Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul 19 10:52:03 2022
| Host         : User-2021FZLJGL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file decode_exdes_timing_summary_routed.rpt -rpx decode_exdes_timing_summary_routed.rpx -warn_on_violation
| Design       : decode_exdes
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.266        0.000                      0                83027        0.057        0.000                      0                82981        1.858        0.000                       0                 45164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
Q2_CLK0_GTREFCLK_PAD_P_IN                                                                   {0.000 6.250}        12.500          80.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK                  {0.000 5.000}        10.000          100.000         
  clk_out1_tenbei                                                                           {0.000 5.000}        10.000          100.000         
  clk_out2_tenbei                                                                           {0.000 2.500}        5.000           200.000         
  clkfbout_tenbei                                                                           {0.000 5.000}        10.000          100.000         
decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLKFABRIC            {0.000 6.250}        12.500          80.000          
decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK                  {0.000 5.000}        10.000          100.000         
decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLKFABRIC            {0.000 6.250}        12.500          80.000          
drpclk_in_i                                                                                 {0.000 5.000}        10.000          100.000         
top_ber_fifo/ber_pll/inst/clk_in1                                                           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0                                                                        {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Q2_CLK0_GTREFCLK_PAD_P_IN                                                                        11.529        0.000                      0                    7        0.172        0.000                      0                    7        5.608        0.000                       0                    12  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.905        0.000                      0                  933        0.058        0.000                      0                  933       15.732        0.000                       0                   488  
decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK                        5.441        0.000                      0                 6377        0.057        0.000                      0                 6377        3.000        0.000                       0                  3955  
  clk_out1_tenbei                                                                                 7.707        0.000                      0                  371        0.108        0.000                      0                  371        4.358        0.000                       0                   223  
  clk_out2_tenbei                                                                                 0.266        0.000                      0                71970        0.059        0.000                      0                71970        1.858        0.000                       0                 38694  
  clkfbout_tenbei                                                                                                                                                                                                                             8.592        0.000                       0                     3  
decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK                        7.506        0.000                      0                  176        0.108        0.000                      0                  176        4.600        0.000                       0                    89  
drpclk_in_i                                                                                       7.285        0.000                      0                  449        0.108        0.000                      0                  449        4.286        0.000                       0                   229  
top_ber_fifo/ber_pll/inst/clk_in1                                                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                              7.250        0.000                      0                 2396        0.073        0.000                      0                 2396        9.358        0.000                       0                  1467  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         18.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                  To Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                  --------                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_tenbei                                                             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK        6.154        0.000                      0                   49        0.413        0.000                      0                   49  
clk_out1_clk_wiz_0                                                          decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK       19.265        0.000                      0                    8                                                                        
decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  clk_out1_tenbei                                                                   6.496        0.000                      0                   68        0.605        0.000                      0                   68  
clk_out2_tenbei                                                             clk_out1_tenbei                                                                   2.228        0.000                      0                   34        0.318        0.000                      0                   19  
clk_out1_tenbei                                                             clk_out2_tenbei                                                                   2.275        0.000                      0                   16        0.296        0.000                      0                    1  
decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  clk_out1_clk_wiz_0                                                                7.017        0.000                      0                   27        0.469        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.414        0.000                      0                  100        0.235        0.000                      0                  100  
**async_default**                                                                           decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK                  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK                        7.326        0.000                      0                  106        0.296        0.000                      0                  106  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Q2_CLK0_GTREFCLK_PAD_P_IN
  To Clock:  Q2_CLK0_GTREFCLK_PAD_P_IN

Setup :            0  Failing Endpoints,  Worst Slack       11.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.529ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.634 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y255        FDRE                                         r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        FDRE                                         r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y255        FDRE (Setup_fdre_C_D)        0.064    16.162    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                 11.529    

Slack (MET) :             11.529ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.634 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X78Y250        FDRE                                         r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y250        FDRE                                         r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y250        FDRE (Setup_fdre_C_D)        0.064    16.162    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                 11.529    

Slack (MET) :             11.692ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     4.371 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.371    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y250        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    16.062    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         16.062    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                 11.692    

Slack (MET) :             11.700ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.377 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.377    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y255        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    16.076    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         16.076    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                 11.700    

Slack (MET) :             11.700ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.377 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.377    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y250        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    16.076    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         16.076    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                 11.700    

Slack (MET) :             11.704ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     4.369 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.369    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y255        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    16.072    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         16.072    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                 11.704    

Slack (MET) :             11.704ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     4.369 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.369    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y250        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    16.072    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         16.072    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                 11.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.166 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.166    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.994    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.286     0.896    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.167 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.167    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.438     1.391    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.495     0.896    
    SLICE_X78Y250        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.995    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.997    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.286     0.896    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.172 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.172    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.438     1.391    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.495     0.896    
    SLICE_X78Y250        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.998    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.286     0.896    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.172 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.172    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.438     1.391    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.896    
    SLICE_X78Y250        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     0.990    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.293 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.293    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y255        FDRE                                         r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        FDRE                                         r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        FDRE (Hold_fdre_C_D)         0.087     0.982    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.286     0.896    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y250        SRLC32E                                      r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y250        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.294 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.294    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X78Y250        FDRE                                         r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    decode_support_i/gt_usrclk_source/q2_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.438     1.391    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y250        FDRE                                         r  decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.495     0.896    
    SLICE_X78Y250        FDRE (Hold_fdre_C_D)         0.087     0.983    decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q2_CLK0_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { Q2_CLK0_GTREFCLK_PAD_P_IN }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         12.500      10.962     GTXE2_CHANNEL_X0Y8  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/GTREFCLK0
Min Period        n/a     BUFH/I                   n/a            1.409         12.500      11.091     BUFHCE_X0Y60        decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/refclk_buf/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         12.500      11.092     IBUFDS_GTE2_X0Y4    decode_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/I
Min Period        n/a     FDRE/C                   n/a            0.700         12.500      11.800     SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         12.500      11.800     SLICE_X78Y250       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y250       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y250       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y250       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y250       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y250       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y250       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y250       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y250       decode_support_i/decode_init_i/inst/decode_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 0.361ns (6.375%)  route 5.302ns (93.625%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.901     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT5 (Prop_lut5_I0_O)        0.043     6.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           3.451     9.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X84Y326        LUT5 (Prop_lut5_I2_O)        0.052     9.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.400     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X87Y325        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X87Y325        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.456    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X87Y325        FDRE (Setup_fdre_C_R)       -0.397    36.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         36.830    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 26.905    

Slack (MET) :             26.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 0.361ns (6.375%)  route 5.302ns (93.625%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.901     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT5 (Prop_lut5_I0_O)        0.043     6.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           3.451     9.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X84Y326        LUT5 (Prop_lut5_I2_O)        0.052     9.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.400     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X87Y325        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X87Y325        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.456    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X87Y325        FDRE (Setup_fdre_C_R)       -0.397    36.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         36.830    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 26.905    

Slack (MET) :             26.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 0.361ns (6.375%)  route 5.302ns (93.625%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.901     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT5 (Prop_lut5_I0_O)        0.043     6.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           3.451     9.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X84Y326        LUT5 (Prop_lut5_I2_O)        0.052     9.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.400     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X87Y325        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X87Y325        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.456    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X87Y325        FDRE (Setup_fdre_C_R)       -0.397    36.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         36.830    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 26.905    

Slack (MET) :             26.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 0.361ns (6.375%)  route 5.302ns (93.625%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.901     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT5 (Prop_lut5_I0_O)        0.043     6.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           3.451     9.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X84Y326        LUT5 (Prop_lut5_I2_O)        0.052     9.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.400     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X87Y325        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X87Y325        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.456    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X87Y325        FDRE (Setup_fdre_C_R)       -0.397    36.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         36.830    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 26.905    

Slack (MET) :             26.957ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.395ns (6.926%)  route 5.308ns (93.074%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.901     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT5 (Prop_lut5_I0_O)        0.043     6.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           3.451     9.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X84Y326        LUT4 (Prop_lut4_I1_O)        0.043     9.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.187     9.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y325        LUT6 (Prop_lut6_I5_O)        0.043     9.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.219     9.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.456    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X85Y324        FDRE (Setup_fdre_C_R)       -0.304    36.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.923    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                 26.957    

Slack (MET) :             26.957ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.395ns (6.926%)  route 5.308ns (93.074%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.901     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT5 (Prop_lut5_I0_O)        0.043     6.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           3.451     9.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X84Y326        LUT4 (Prop_lut4_I1_O)        0.043     9.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.187     9.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y325        LUT6 (Prop_lut6_I5_O)        0.043     9.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.219     9.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.456    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X85Y324        FDRE (Setup_fdre_C_R)       -0.304    36.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.923    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                 26.957    

Slack (MET) :             26.957ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.395ns (6.926%)  route 5.308ns (93.074%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.901     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT5 (Prop_lut5_I0_O)        0.043     6.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           3.451     9.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X84Y326        LUT4 (Prop_lut4_I1_O)        0.043     9.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.187     9.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y325        LUT6 (Prop_lut6_I5_O)        0.043     9.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.219     9.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.456    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X85Y324        FDRE (Setup_fdre_C_R)       -0.304    36.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.923    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                 26.957    

Slack (MET) :             26.957ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.395ns (6.926%)  route 5.308ns (93.074%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.901     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT5 (Prop_lut5_I0_O)        0.043     6.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           3.451     9.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X84Y326        LUT4 (Prop_lut4_I1_O)        0.043     9.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.187     9.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y325        LUT6 (Prop_lut6_I5_O)        0.043     9.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.219     9.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.456    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X85Y324        FDRE (Setup_fdre_C_R)       -0.304    36.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.923    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                 26.957    

Slack (MET) :             26.957ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.395ns (6.926%)  route 5.308ns (93.074%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.901     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT5 (Prop_lut5_I0_O)        0.043     6.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           3.451     9.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X84Y326        LUT4 (Prop_lut4_I1_O)        0.043     9.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.187     9.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y325        LUT6 (Prop_lut6_I5_O)        0.043     9.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.219     9.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.456    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X85Y324        FDRE (Setup_fdre_C_R)       -0.304    36.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.923    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                 26.957    

Slack (MET) :             26.957ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 0.395ns (6.926%)  route 5.308ns (93.074%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.901     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT5 (Prop_lut5_I0_O)        0.043     6.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           3.451     9.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X84Y326        LUT4 (Prop_lut4_I1_O)        0.043     9.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.187     9.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y325        LUT6 (Prop_lut6_I5_O)        0.043     9.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.219     9.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.456    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X85Y324        FDRE (Setup_fdre_C_R)       -0.304    36.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.923    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                 26.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.043%)  route 0.100ns (49.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.684     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X91Y329        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y329        FDCE (Prop_fdce_C_Q)         0.100     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.100     2.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X90Y329        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.926     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X90Y329        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.496     2.221    
    SLICE_X90Y329        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.270%)  route 0.099ns (49.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.686     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X91Y331        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y331        FDCE (Prop_fdce_C_Q)         0.100     2.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.099     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X90Y330        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.927     2.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X90Y330        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.495     2.223    
    SLICE_X90Y330        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.680%)  route 0.101ns (50.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.685     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X89Y330        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y330        FDCE (Prop_fdce_C_Q)         0.100     2.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.101     2.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X90Y330        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.927     2.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X90Y330        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.495     2.223    
    SLICE_X90Y330        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (49.016%)  route 0.095ns (50.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.684     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X91Y329        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y329        FDCE (Prop_fdce_C_Q)         0.091     2.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.095     2.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X90Y330        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.927     2.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X90Y330        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.495     2.223    
    SLICE_X90Y330        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.684     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X91Y329        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y329        FDCE (Prop_fdce_C_Q)         0.100     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.101     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X90Y329        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.926     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X90Y329        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.496     2.221    
    SLICE_X90Y329        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.693     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/m_bscan_tck[0]
    SLICE_X99Y335        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y335        FDRE (Prop_fdre_C_Q)         0.100     2.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.054     2.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg_n_0_[1]
    SLICE_X98Y335        LUT3 (Prop_lut3_I0_O)        0.028     2.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in[0]_i_1/O
                         net (fo=1, routed)           0.000     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_16
    SLICE_X98Y335        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.936     2.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X98Y335        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism             -0.497     2.230    
    SLICE_X98Y335        FDCE (Hold_fdce_C_D)         0.087     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.166%)  route 0.102ns (52.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.686     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X91Y331        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y331        FDCE (Prop_fdce_C_Q)         0.091     2.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.102     2.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X90Y331        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.928     2.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X90Y331        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.496     2.223    
    SLICE_X90Y331        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.587%)  route 0.113ns (55.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.684     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X91Y329        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y329        FDCE (Prop_fdce_C_Q)         0.091     2.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.113     2.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X90Y329        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.926     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X90Y329        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.496     2.221    
    SLICE_X90Y329        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.694     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X101Y336       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y336       FDCE (Prop_fdce_C_Q)         0.100     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X101Y336       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.938     2.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X101Y336       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.509     2.220    
    SLICE_X101Y336       FDCE (Hold_fdce_C_D)         0.047     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.694     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X101Y336       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y336       FDCE (Prop_fdce_C_Q)         0.100     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X101Y336       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.938     2.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X101Y336       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.509     2.220    
    SLICE_X101Y336       FDCE (Hold_fdce_C_D)         0.047     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X93Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X97Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X97Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X88Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X92Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X91Y328  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X89Y327  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X91Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X93Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  To Clock:  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.395ns (9.445%)  route 3.787ns (90.555%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 12.456 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.542     2.754    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y341        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y341        FDRE (Prop_fdre_C_Q)         0.223     2.977 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         1.709     4.686    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/s_daddr[2]
    SLICE_X84Y337        LUT4 (Prop_lut4_I1_O)        0.043     4.729 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.570     5.299    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X80Y337        LUT6 (Prop_lut6_I3_O)        0.043     5.342 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.557     5.898    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X70Y338        LUT5 (Prop_lut5_I0_O)        0.043     5.941 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=13, routed)          0.562     6.503    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X70Y338        LUT6 (Prop_lut6_I5_O)        0.043     6.546 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.390     6.936    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X71Y340        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.329    12.456    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X71Y340        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
                         clock pessimism              0.158    12.614    
                         clock uncertainty           -0.035    12.579    
    SLICE_X71Y340        FDRE (Setup_fdre_C_CE)      -0.201    12.378    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.395ns (9.445%)  route 3.787ns (90.555%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 12.456 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.542     2.754    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y341        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y341        FDRE (Prop_fdre_C_Q)         0.223     2.977 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         1.709     4.686    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/s_daddr[2]
    SLICE_X84Y337        LUT4 (Prop_lut4_I1_O)        0.043     4.729 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.570     5.299    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X80Y337        LUT6 (Prop_lut6_I3_O)        0.043     5.342 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.557     5.898    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X70Y338        LUT5 (Prop_lut5_I0_O)        0.043     5.941 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=13, routed)          0.562     6.503    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X70Y338        LUT6 (Prop_lut6_I5_O)        0.043     6.546 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.390     6.936    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X71Y340        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.329    12.456    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X71Y340        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism              0.158    12.614    
                         clock uncertainty           -0.035    12.579    
    SLICE_X71Y340        FDRE (Setup_fdre_C_CE)      -0.201    12.378    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.395ns (9.445%)  route 3.787ns (90.555%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 12.456 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.542     2.754    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y341        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y341        FDRE (Prop_fdre_C_Q)         0.223     2.977 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         1.709     4.686    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/s_daddr[2]
    SLICE_X84Y337        LUT4 (Prop_lut4_I1_O)        0.043     4.729 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.570     5.299    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X80Y337        LUT6 (Prop_lut6_I3_O)        0.043     5.342 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.557     5.898    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X70Y338        LUT5 (Prop_lut5_I0_O)        0.043     5.941 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=13, routed)          0.562     6.503    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X70Y338        LUT6 (Prop_lut6_I5_O)        0.043     6.546 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.390     6.936    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X71Y340        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.329    12.456    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X71Y340        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism              0.158    12.614    
                         clock uncertainty           -0.035    12.579    
    SLICE_X71Y340        FDRE (Setup_fdre_C_CE)      -0.201    12.378    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.395ns (9.445%)  route 3.787ns (90.555%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 12.456 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.542     2.754    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y341        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y341        FDRE (Prop_fdre_C_Q)         0.223     2.977 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         1.709     4.686    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/s_daddr[2]
    SLICE_X84Y337        LUT4 (Prop_lut4_I1_O)        0.043     4.729 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.570     5.299    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X80Y337        LUT6 (Prop_lut6_I3_O)        0.043     5.342 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.557     5.898    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X70Y338        LUT5 (Prop_lut5_I0_O)        0.043     5.941 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=13, routed)          0.562     6.503    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X70Y338        LUT6 (Prop_lut6_I5_O)        0.043     6.546 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.390     6.936    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X71Y340        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.329    12.456    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X71Y340        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                         clock pessimism              0.158    12.614    
                         clock uncertainty           -0.035    12.579    
    SLICE_X71Y340        FDRE (Setup_fdre_C_CE)      -0.201    12.378    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.395ns (9.633%)  route 3.706ns (90.367%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 12.455 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.542     2.754    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y341        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y341        FDRE (Prop_fdre_C_Q)         0.223     2.977 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         1.709     4.686    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/s_daddr[2]
    SLICE_X84Y337        LUT4 (Prop_lut4_I1_O)        0.043     4.729 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.570     5.299    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X80Y337        LUT6 (Prop_lut6_I3_O)        0.043     5.342 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.557     5.898    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X70Y338        LUT5 (Prop_lut5_I0_O)        0.043     5.941 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=13, routed)          0.562     6.503    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X70Y338        LUT6 (Prop_lut6_I5_O)        0.043     6.546 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.308     6.855    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X71Y339        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.328    12.455    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X71Y339        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism              0.158    12.613    
                         clock uncertainty           -0.035    12.578    
    SLICE_X71Y339        FDRE (Setup_fdre_C_CE)      -0.201    12.377    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.395ns (9.633%)  route 3.706ns (90.367%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 12.455 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.542     2.754    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y341        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y341        FDRE (Prop_fdre_C_Q)         0.223     2.977 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         1.709     4.686    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/s_daddr[2]
    SLICE_X84Y337        LUT4 (Prop_lut4_I1_O)        0.043     4.729 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.570     5.299    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X80Y337        LUT6 (Prop_lut6_I3_O)        0.043     5.342 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.557     5.898    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X70Y338        LUT5 (Prop_lut5_I0_O)        0.043     5.941 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=13, routed)          0.562     6.503    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X70Y338        LUT6 (Prop_lut6_I5_O)        0.043     6.546 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.308     6.855    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X71Y339        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.328    12.455    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X71Y339        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                         clock pessimism              0.158    12.613    
                         clock uncertainty           -0.035    12.578    
    SLICE_X71Y339        FDRE (Setup_fdre_C_CE)      -0.201    12.377    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.395ns (9.633%)  route 3.706ns (90.367%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 12.455 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.542     2.754    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y341        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y341        FDRE (Prop_fdre_C_Q)         0.223     2.977 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         1.709     4.686    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/s_daddr[2]
    SLICE_X84Y337        LUT4 (Prop_lut4_I1_O)        0.043     4.729 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.570     5.299    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X80Y337        LUT6 (Prop_lut6_I3_O)        0.043     5.342 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.557     5.898    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X70Y338        LUT5 (Prop_lut5_I0_O)        0.043     5.941 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=13, routed)          0.562     6.503    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X70Y338        LUT6 (Prop_lut6_I5_O)        0.043     6.546 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.308     6.855    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X71Y339        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.328    12.455    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X71Y339        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism              0.158    12.613    
                         clock uncertainty           -0.035    12.578    
    SLICE_X71Y339        FDRE (Setup_fdre_C_CE)      -0.201    12.377    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.395ns (9.633%)  route 3.706ns (90.367%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 12.455 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.542     2.754    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y341        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y341        FDRE (Prop_fdre_C_Q)         0.223     2.977 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         1.709     4.686    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/s_daddr[2]
    SLICE_X84Y337        LUT4 (Prop_lut4_I1_O)        0.043     4.729 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.570     5.299    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X80Y337        LUT6 (Prop_lut6_I3_O)        0.043     5.342 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.557     5.898    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X70Y338        LUT5 (Prop_lut5_I0_O)        0.043     5.941 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=13, routed)          0.562     6.503    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X70Y338        LUT6 (Prop_lut6_I5_O)        0.043     6.546 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.308     6.855    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X71Y339        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.328    12.455    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X71Y339        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                         clock pessimism              0.158    12.613    
                         clock uncertainty           -0.035    12.578    
    SLICE_X71Y339        FDRE (Setup_fdre_C_CE)      -0.201    12.377    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.395ns (9.633%)  route 3.706ns (90.367%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 12.455 - 10.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.542     2.754    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y341        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y341        FDRE (Prop_fdre_C_Q)         0.223     2.977 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]/Q
                         net (fo=103, routed)         1.709     4.686    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/s_daddr[2]
    SLICE_X84Y337        LUT4 (Prop_lut4_I1_O)        0.043     4.729 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.570     5.299    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X80Y337        LUT6 (Prop_lut6_I3_O)        0.043     5.342 f  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.557     5.898    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X70Y338        LUT5 (Prop_lut5_I0_O)        0.043     5.941 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1/O
                         net (fo=13, routed)          0.562     6.503    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/next_state[0]
    SLICE_X70Y338        LUT6 (Prop_lut6_I5_O)        0.043     6.546 r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1/O
                         net (fo=11, routed)          0.308     6.855    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X71Y339        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.328    12.455    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X71Y339        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                         clock pessimism              0.158    12.613    
                         clock uncertainty           -0.035    12.578    
    SLICE_X71Y339        FDRE (Setup_fdre_C_CE)      -0.201    12.377    top_ber_com/ber_test/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.352ns (7.958%)  route 4.071ns (92.042%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.475ns = ( 12.475 - 10.000 ) 
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.531     2.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X97Y328        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y328        FDRE (Prop_fdre_C_Q)         0.223     2.966 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=133, routed)         3.059     6.025    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[5]
    SLICE_X101Y348       LUT6 (Prop_lut6_I3_O)        0.043     6.068 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_3/O
                         net (fo=1, routed)           0.358     6.425    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_3_n_0
    SLICE_X100Y348       LUT4 (Prop_lut4_I0_O)        0.043     6.468 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_2/O
                         net (fo=1, routed)           0.655     7.123    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_2_n_0
    SLICE_X100Y343       LUT5 (Prop_lut5_I4_O)        0.043     7.166 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_1/O
                         net (fo=1, routed)           0.000     7.166    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]
    SLICE_X100Y343       FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.348    12.475    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X100Y343       FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[5]/C
                         clock pessimism              0.238    12.713    
                         clock uncertainty           -0.035    12.678    
    SLICE_X100Y343       FDRE (Setup_fdre_C_D)        0.034    12.712    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[5]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  5.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.262%)  route 0.140ns (42.738%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.678     1.245    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X79Y335        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y335        FDRE (Prop_fdre_C_Q)         0.100     1.345 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]/Q
                         net (fo=2, routed)           0.140     1.485    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout[3]
    SLICE_X80Y335        LUT5 (Prop_lut5_I0_O)        0.028     1.513 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[3]_i_2/O
                         net (fo=1, routed)           0.000     1.513    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[3]_i_2_n_0
    SLICE_X80Y335        MUXF7 (Prop_muxf7_I0_O)      0.059     1.572 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.572    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_5
    SLICE_X80Y335        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.926     1.537    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X80Y335        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]/C
                         clock pessimism             -0.092     1.445    
    SLICE_X80Y335        FDRE (Hold_fdre_C_D)         0.070     1.515    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 l1/inst/ila_core_inst/shifted_data_in_reg[8][29]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.530%)  route 0.145ns (57.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.726     1.293    l1/inst/ila_core_inst/clk
    SLICE_X126Y316       FDRE                                         r  l1/inst/ila_core_inst/shifted_data_in_reg[8][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y316       FDRE (Prop_fdre_C_Q)         0.107     1.400 r  l1/inst/ila_core_inst/shifted_data_in_reg[8][29]/Q
                         net (fo=1, routed)           0.145     1.545    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[28]
    RAMB36_X4Y63         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.996     1.607    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y63         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.257     1.350    
    RAMB36_X4Y63         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.117     1.467    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 l1/inst/ila_core_inst/shifted_data_in_reg[8][21]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.530%)  route 0.145ns (57.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.727     1.294    l1/inst/ila_core_inst/clk
    SLICE_X126Y315       FDRE                                         r  l1/inst/ila_core_inst/shifted_data_in_reg[8][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y315       FDRE (Prop_fdre_C_Q)         0.107     1.401 r  l1/inst/ila_core_inst/shifted_data_in_reg[8][21]/Q
                         net (fo=1, routed)           0.145     1.546    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[20]
    RAMB36_X4Y63         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.996     1.607    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y63         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.257     1.350    
    RAMB36_X4Y63         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.117     1.467    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 l1/inst/ila_core_inst/shifted_data_in_reg[8][14]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.107ns (43.863%)  route 0.137ns (56.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.721     1.288    l1/inst/ila_core_inst/clk
    SLICE_X122Y320       FDRE                                         r  l1/inst/ila_core_inst/shifted_data_in_reg[8][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y320       FDRE (Prop_fdre_C_Q)         0.107     1.395 r  l1/inst/ila_core_inst/shifted_data_in_reg[8][14]/Q
                         net (fo=1, routed)           0.137     1.532    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[13]
    RAMB36_X4Y63         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.996     1.607    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y63         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.275     1.332    
    RAMB36_X4Y63         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.119     1.451    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 l1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.719     1.286    l1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X131Y325       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y325       FDRE (Prop_fdre_C_Q)         0.100     1.386 r  l1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.054     1.440    l1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg_n_0_[15]
    SLICE_X130Y325       LUT6 (Prop_lut6_I5_O)        0.028     1.468 r  l1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[14]_i_1__2/O
                         net (fo=1, routed)           0.000     1.468    l1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[14]_i_1__2_n_0
    SLICE_X130Y325       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.961     1.572    l1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X130Y325       FDRE                                         r  l1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[14]/C
                         clock pessimism             -0.275     1.297    
    SLICE_X130Y325       FDRE (Hold_fdre_C_D)         0.087     1.384    l1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.685     1.252    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X87Y336        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y336        FDRE (Prop_fdre_C_Q)         0.100     1.352 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     1.407    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/slaveRegDo_890[6]
    SLICE_X86Y336        LUT6 (Prop_lut6_I0_O)        0.028     1.435 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.435    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[6]_i_1_n_0
    SLICE_X86Y336        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.928     1.539    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X86Y336        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[6]/C
                         clock pessimism             -0.276     1.263    
    SLICE_X86Y336        FDRE (Hold_fdre_C_D)         0.087     1.350    top_ber_com/ber_test/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 l1/inst/ila_core_inst/shifted_data_in_reg[8][31]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.166%)  route 0.147ns (57.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.726     1.293    l1/inst/ila_core_inst/clk
    SLICE_X126Y316       FDRE                                         r  l1/inst/ila_core_inst/shifted_data_in_reg[8][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y316       FDRE (Prop_fdre_C_Q)         0.107     1.400 r  l1/inst/ila_core_inst/shifted_data_in_reg[8][31]/Q
                         net (fo=1, routed)           0.147     1.547    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[30]
    RAMB36_X4Y63         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.996     1.607    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y63         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.257     1.350    
    RAMB36_X4Y63         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.111     1.461    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 l1/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.107ns (43.393%)  route 0.140ns (56.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.722     1.289    l1/inst/ila_core_inst/clk
    SLICE_X122Y319       FDRE                                         r  l1/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y319       FDRE (Prop_fdre_C_Q)         0.107     1.396 r  l1/inst/ila_core_inst/shifted_data_in_reg[8][5]/Q
                         net (fo=1, routed)           0.140     1.536    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[5]
    RAMB36_X4Y63         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.996     1.607    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y63         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.275     1.332    
    RAMB36_X4Y63         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.117     1.449    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 l1/inst/ila_core_inst/shifted_data_in_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.147%)  route 0.135ns (55.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.722     1.289    l1/inst/ila_core_inst/clk
    SLICE_X122Y319       FDRE                                         r  l1/inst/ila_core_inst/shifted_data_in_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y319       FDRE (Prop_fdre_C_Q)         0.107     1.396 r  l1/inst/ila_core_inst/shifted_data_in_reg[8][7]/Q
                         net (fo=1, routed)           0.135     1.531    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[7]
    RAMB36_X4Y63         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.996     1.607    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y63         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.275     1.332    
    RAMB36_X4Y63         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.111     1.443    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 l1/inst/ila_core_inst/shifted_data_in_reg[8][30]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.107ns (39.982%)  route 0.161ns (60.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.607ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.726     1.293    l1/inst/ila_core_inst/clk
    SLICE_X126Y316       FDRE                                         r  l1/inst/ila_core_inst/shifted_data_in_reg[8][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y316       FDRE (Prop_fdre_C_Q)         0.107     1.400 r  l1/inst/ila_core_inst/shifted_data_in_reg[8][30]/Q
                         net (fo=1, routed)           0.161     1.561    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[29]
    RAMB36_X4Y63         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.996     1.607    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y63         RAMB36E1                                     r  l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.257     1.350    
    RAMB36_X4Y63         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.119     1.469    l1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         10.000      6.970      GTXE2_CHANNEL_X0Y8  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         10.000      6.970      GTXE2_CHANNEL_X0Y8  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X0Y8  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK       n/a            2.095         10.000      7.905      RAMB18_X1Y136       top_ber_com/ber_test/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         10.000      7.905      RAMB36_X1Y67        top_ber_com/ber_test/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         10.000      7.905      RAMB36_X1Y66        top_ber_com/ber_test/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         10.000      7.905      RAMB36_X2Y67        top_ber_com/ber_test/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         10.000      7.905      RAMB36_X2Y66        top_ber_com/ber_test/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         10.000      7.905      RAMB36_X2Y68        top_ber_com/ber_test/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.095         10.000      7.905      RAMB36_X4Y66        fifo_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1         n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y5      decode_test/ten_bit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1         n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y5      decode_test/ten_bit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1         n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y5      decode_test/ten_bit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X102Y336      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X102Y336      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X102Y336      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X102Y336      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X102Y336      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X102Y336      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK               n/a            0.768         5.000       4.232      SLICE_X102Y336      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK               n/a            0.768         5.000       4.232      SLICE_X102Y336      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1         n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y5      decode_test/ten_bit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1         n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y5      decode_test/ten_bit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X102Y336      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X102Y336      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X102Y336      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X102Y336      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X102Y336      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         5.000       4.232      SLICE_X102Y336      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK               n/a            0.768         5.000       4.232      SLICE_X102Y336      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK               n/a            0.768         5.000       4.232      SLICE_X102Y336      dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tenbei
  To Clock:  clk_out1_tenbei

Setup :            0  Failing Endpoints,  Worst Slack        7.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.707ns  (required time - arrival time)
  Source:                 decode_test/buff1/rd_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.266ns (14.763%)  route 1.536ns (85.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 12.435 - 10.000 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.444     2.656    decode_test/buff1/clk_out1
    SLICE_X143Y263       FDCE                                         r  decode_test/buff1/rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y263       FDCE (Prop_fdce_C_Q)         0.223     2.879 r  decode_test/buff1/rd_en_reg/Q
                         net (fo=3, routed)           0.857     3.736    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X142Y257       LUT2 (Prop_lut2_I0_O)        0.043     3.779 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=29, routed)          0.679     4.458    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X5Y50         RAMB36E1                                     r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.308    12.435    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y50         RAMB36E1                                     r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.208    12.643    
                         clock uncertainty           -0.074    12.569    
    RAMB36_X5Y50         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.404    12.165    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  7.707    

Slack (MET) :             7.735ns  (required time - arrival time)
  Source:                 decode_test/buff1/rd_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.266ns (14.992%)  route 1.508ns (85.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 12.435 - 10.000 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.444     2.656    decode_test/buff1/clk_out1
    SLICE_X143Y263       FDCE                                         r  decode_test/buff1/rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y263       FDCE (Prop_fdce_C_Q)         0.223     2.879 r  decode_test/buff1/rd_en_reg/Q
                         net (fo=3, routed)           0.857     3.736    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X142Y257       LUT2 (Prop_lut2_I0_O)        0.043     3.779 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=29, routed)          0.652     4.430    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X5Y50         RAMB36E1                                     r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.308    12.435    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y50         RAMB36E1                                     r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.208    12.643    
                         clock uncertainty           -0.074    12.569    
    RAMB36_X5Y50         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.404    12.165    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                  7.735    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.266ns (14.802%)  route 1.531ns (85.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.496ns = ( 12.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.725ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.513     2.725    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y327        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y327        FDRE (Prop_fdre_C_Q)         0.223     2.948 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.773     3.721    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]
    SLICE_X87Y323        LUT2 (Prop_lut2_I0_O)        0.043     3.764 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=2, routed)           0.758     4.522    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.369    12.496    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.158    12.654    
                         clock uncertainty           -0.074    12.580    
    RAMB18_X3Y128        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.282    12.298    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 decode_test/buff1/rd_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.266ns (15.726%)  route 1.425ns (84.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 12.435 - 10.000 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.444     2.656    decode_test/buff1/clk_out1
    SLICE_X143Y263       FDCE                                         r  decode_test/buff1/rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y263       FDCE (Prop_fdce_C_Q)         0.223     2.879 r  decode_test/buff1/rd_en_reg/Q
                         net (fo=3, routed)           0.857     3.736    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X142Y257       LUT2 (Prop_lut2_I0_O)        0.043     3.779 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=29, routed)          0.569     4.347    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X5Y50         RAMB36E1                                     r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.308    12.435    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y50         RAMB36E1                                     r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.208    12.643    
                         clock uncertainty           -0.074    12.569    
    RAMB36_X5Y50         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.404    12.165    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 decode_test/buff1/rd_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.266ns (15.726%)  route 1.425ns (84.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 12.435 - 10.000 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.444     2.656    decode_test/buff1/clk_out1
    SLICE_X143Y263       FDCE                                         r  decode_test/buff1/rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y263       FDCE (Prop_fdce_C_Q)         0.223     2.879 r  decode_test/buff1/rd_en_reg/Q
                         net (fo=3, routed)           0.857     3.736    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X142Y257       LUT2 (Prop_lut2_I0_O)        0.043     3.779 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=29, routed)          0.569     4.347    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X5Y50         RAMB36E1                                     r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.308    12.435    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y50         RAMB36E1                                     r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.208    12.643    
                         clock uncertainty           -0.074    12.569    
    RAMB36_X5Y50         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.404    12.165    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 decode_test/buff1/rd_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.266ns (15.726%)  route 1.425ns (84.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 12.435 - 10.000 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.444     2.656    decode_test/buff1/clk_out1
    SLICE_X143Y263       FDCE                                         r  decode_test/buff1/rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y263       FDCE (Prop_fdce_C_Q)         0.223     2.879 r  decode_test/buff1/rd_en_reg/Q
                         net (fo=3, routed)           0.857     3.736    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X142Y257       LUT2 (Prop_lut2_I0_O)        0.043     3.779 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=29, routed)          0.569     4.347    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X5Y50         RAMB36E1                                     r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.308    12.435    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y50         RAMB36E1                                     r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.208    12.643    
                         clock uncertainty           -0.074    12.569    
    RAMB36_X5Y50         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.404    12.165    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.852ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.451ns (22.552%)  route 1.549ns (77.448%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 12.454 - 10.000 ) 
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.524     2.736    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X84Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y322        FDRE (Prop_fdre_C_Q)         0.223     2.959 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.735     3.694    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X83Y322        LUT4 (Prop_lut4_I2_O)        0.043     3.737 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_8/O
                         net (fo=1, routed)           0.355     4.091    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_8_n_0
    SLICE_X83Y322        LUT5 (Prop_lut5_I4_O)        0.049     4.140 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_4/O
                         net (fo=1, routed)           0.234     4.374    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/dest_out_bin_ff_reg[1]
    SLICE_X83Y322        LUT5 (Prop_lut5_I3_O)        0.136     4.510 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.226     4.736    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X83Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.327    12.454    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X83Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.238    12.692    
                         clock uncertainty           -0.074    12.618    
    SLICE_X83Y322        FDRE (Setup_fdre_C_D)       -0.031    12.587    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  7.852    

Slack (MET) :             7.860ns  (required time - arrival time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.445ns (22.138%)  route 1.565ns (77.862%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 12.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.448     2.660    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X142Y256       FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y256       FDRE (Prop_fdre_C_Q)         0.236     2.896 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/Q
                         net (fo=2, routed)           0.559     3.455    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_14_out[5]
    SLICE_X142Y256       LUT6 (Prop_lut6_I0_O)        0.123     3.578 f  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_6/O
                         net (fo=1, routed)           0.266     3.844    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_6_n_0
    SLICE_X143Y256       LUT6 (Prop_lut6_I0_O)        0.043     3.887 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.439     4.326    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gwas.wsts/comp1
    SLICE_X143Y257       LUT5 (Prop_lut5_I4_O)        0.043     4.369 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.301     4.670    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d3_reg
    SLICE_X143Y257       FDSE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.278    12.405    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X143Y257       FDSE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.230    12.635    
                         clock uncertainty           -0.074    12.561    
    SLICE_X143Y257       FDSE (Setup_fdse_C_D)       -0.031    12.530    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  7.860    

Slack (MET) :             7.861ns  (required time - arrival time)
  Source:                 decode_test/buff1/rd_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.266ns (16.139%)  route 1.382ns (83.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 12.435 - 10.000 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.444     2.656    decode_test/buff1/clk_out1
    SLICE_X143Y263       FDCE                                         r  decode_test/buff1/rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y263       FDCE (Prop_fdce_C_Q)         0.223     2.879 r  decode_test/buff1/rd_en_reg/Q
                         net (fo=3, routed)           0.857     3.736    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X142Y257       LUT2 (Prop_lut2_I0_O)        0.043     3.779 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=29, routed)          0.525     4.304    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X5Y50         RAMB36E1                                     r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.308    12.435    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y50         RAMB36E1                                     r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.208    12.643    
                         clock uncertainty           -0.074    12.569    
    RAMB36_X5Y50         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.404    12.165    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  7.861    

Slack (MET) :             7.861ns  (required time - arrival time)
  Source:                 decode_test/buff1/rd_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.266ns (16.139%)  route 1.382ns (83.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 12.435 - 10.000 ) 
    Source Clock Delay      (SCD):    2.656ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.444     2.656    decode_test/buff1/clk_out1
    SLICE_X143Y263       FDCE                                         r  decode_test/buff1/rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y263       FDCE (Prop_fdce_C_Q)         0.223     2.879 r  decode_test/buff1/rd_en_reg/Q
                         net (fo=3, routed)           0.857     3.736    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X142Y257       LUT2 (Prop_lut2_I0_O)        0.043     3.779 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=29, routed)          0.525     4.304    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB36_X5Y50         RAMB36E1                                     r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.308    12.435    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y50         RAMB36E1                                     r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.208    12.643    
                         clock uncertainty           -0.074    12.569    
    RAMB36_X5Y50         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.404    12.165    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  7.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.677     1.244    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y321        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y321        FDRE (Prop_fdre_C_Q)         0.100     1.344 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.399    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X81Y321        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.919     1.530    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y321        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.286     1.244    
    SLICE_X81Y321        FDRE (Hold_fdre_C_D)         0.047     1.291    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.677     1.244    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y321        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y321        FDRE (Prop_fdre_C_Q)         0.100     1.344 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     1.399    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X81Y321        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.919     1.530    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y321        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.286     1.244    
    SLICE_X81Y321        FDRE (Hold_fdre_C_D)         0.047     1.291    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.655     1.222    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X141Y255       FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y255       FDRE (Prop_fdre_C_Q)         0.100     1.322 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.377    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X141Y255       FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.881     1.492    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X141Y255       FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.270     1.222    
    SLICE_X141Y255       FDRE (Hold_fdre_C_D)         0.047     1.269    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.655     1.222    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X141Y254       FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y254       FDRE (Prop_fdre_C_Q)         0.100     1.322 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     1.377    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X141Y254       FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.881     1.492    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X141Y254       FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.270     1.222    
    SLICE_X141Y254       FDRE (Hold_fdre_C_D)         0.047     1.269    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.652     1.219    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X145Y262       FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y262       FDRE (Prop_fdre_C_Q)         0.100     1.319 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.374    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X145Y262       FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.877     1.488    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X145Y262       FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.269     1.219    
    SLICE_X145Y262       FDRE (Hold_fdre_C_D)         0.047     1.266    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.673     1.240    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X71Y327        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y327        FDRE (Prop_fdre_C_Q)         0.100     1.340 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.395    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X71Y327        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.916     1.527    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X71Y327        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.287     1.240    
    SLICE_X71Y327        FDRE (Hold_fdre_C_D)         0.047     1.287    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.676     1.243    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X80Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y322        FDRE (Prop_fdre_C_Q)         0.100     1.343 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.058     1.401    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X80Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.918     1.529    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X80Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.286     1.243    
    SLICE_X80Y322        FDRE (Hold_fdre_C_D)         0.049     1.292    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.676     1.243    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X80Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y322        FDRE (Prop_fdre_C_Q)         0.100     1.343 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.057     1.400    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X80Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.918     1.529    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X80Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.286     1.243    
    SLICE_X80Y322        FDRE (Hold_fdre_C_D)         0.047     1.290    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.677     1.244    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y321        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y321        FDRE (Prop_fdre_C_Q)         0.100     1.344 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     1.399    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X81Y321        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.919     1.530    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y321        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.286     1.244    
    SLICE_X81Y321        FDRE (Hold_fdre_C_D)         0.044     1.288    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.655     1.222    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X141Y255       FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y255       FDRE (Prop_fdre_C_Q)         0.100     1.322 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.377    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X141Y255       FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.881     1.492    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X141Y255       FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.270     1.222    
    SLICE_X141Y255       FDRE (Hold_fdre_C_D)         0.044     1.266    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_tenbei
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X5Y50    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X3Y128   decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y20  decode_test/ten_bit/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y5  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X144Y267  decode_test/buff1/cnt3_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X144Y264  decode_test/buff1/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X144Y264  decode_test/buff1/cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X142Y257  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X142Y257  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X141Y255  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y5  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X134Y256  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X134Y256  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X94Y323   decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X134Y256  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X134Y256  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X94Y323   decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X144Y256  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X144Y256  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X144Y256  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X142Y257  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X94Y323   decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X134Y256  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X134Y256  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X134Y256  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X134Y256  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X94Y323   decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X144Y267  decode_test/buff1/cnt3_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X144Y267  decode_test/buff1/cnt3_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X144Y267  decode_test/buff1/cnt3_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         5.000       4.650      SLICE_X144Y267  decode_test/buff1/cnt3_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_tenbei
  To Clock:  clk_out2_tenbei

Setup :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 decode_test/f_start2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/f_con2/com_in3_reg[34]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.223ns (5.131%)  route 4.123ns (94.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 7.229 - 5.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.222     2.434    decode_test/clk_500
    SLICE_X96Y211        FDCE                                         r  decode_test/f_start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y211        FDCE (Prop_fdce_C_Q)         0.223     2.657 r  decode_test/f_start2_reg/Q
                         net (fo=262, routed)         4.123     6.780    decode_test/f_con2/f_start2_reg_0
    SLICE_X115Y175       FDCE                                         r  decode_test/f_con2/com_in3_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398     7.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.049     4.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.568     6.044    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.102     7.229    decode_test/f_con2/clk_out2
    SLICE_X115Y175       FDCE                                         r  decode_test/f_con2/com_in3_reg[34]/C
                         clock pessimism              0.085     7.314    
                         clock uncertainty           -0.067     7.247    
    SLICE_X115Y175       FDCE (Setup_fdce_C_CE)      -0.201     7.046    decode_test/f_con2/com_in3_reg[34]
  -------------------------------------------------------------------
                         required time                          7.046    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 decode_test/f_start2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/f_con2/com_in3_reg[40]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.223ns (5.131%)  route 4.123ns (94.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 7.229 - 5.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.222     2.434    decode_test/clk_500
    SLICE_X96Y211        FDCE                                         r  decode_test/f_start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y211        FDCE (Prop_fdce_C_Q)         0.223     2.657 r  decode_test/f_start2_reg/Q
                         net (fo=262, routed)         4.123     6.780    decode_test/f_con2/f_start2_reg_0
    SLICE_X115Y175       FDCE                                         r  decode_test/f_con2/com_in3_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398     7.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.049     4.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.568     6.044    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.102     7.229    decode_test/f_con2/clk_out2
    SLICE_X115Y175       FDCE                                         r  decode_test/f_con2/com_in3_reg[40]/C
                         clock pessimism              0.085     7.314    
                         clock uncertainty           -0.067     7.247    
    SLICE_X115Y175       FDCE (Setup_fdce_C_CE)      -0.201     7.046    decode_test/f_con2/com_in3_reg[40]
  -------------------------------------------------------------------
                         required time                          7.046    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 decode_test/f_start2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/f_con2/com_in3_reg[37]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.223ns (5.146%)  route 4.110ns (94.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 7.229 - 5.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.222     2.434    decode_test/clk_500
    SLICE_X96Y211        FDCE                                         r  decode_test/f_start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y211        FDCE (Prop_fdce_C_Q)         0.223     2.657 r  decode_test/f_start2_reg/Q
                         net (fo=262, routed)         4.110     6.767    decode_test/f_con2/f_start2_reg_0
    SLICE_X112Y174       FDCE                                         r  decode_test/f_con2/com_in3_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398     7.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.049     4.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.568     6.044    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.102     7.229    decode_test/f_con2/clk_out2
    SLICE_X112Y174       FDCE                                         r  decode_test/f_con2/com_in3_reg[37]/C
                         clock pessimism              0.085     7.314    
                         clock uncertainty           -0.067     7.247    
    SLICE_X112Y174       FDCE (Setup_fdce_C_CE)      -0.201     7.046    decode_test/f_con2/com_in3_reg[37]
  -------------------------------------------------------------------
                         required time                          7.046    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 decode_test/f_start2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/f_con2/com_in3_reg[39]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.223ns (5.146%)  route 4.110ns (94.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns = ( 7.229 - 5.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.222     2.434    decode_test/clk_500
    SLICE_X96Y211        FDCE                                         r  decode_test/f_start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y211        FDCE (Prop_fdce_C_Q)         0.223     2.657 r  decode_test/f_start2_reg/Q
                         net (fo=262, routed)         4.110     6.767    decode_test/f_con2/f_start2_reg_0
    SLICE_X112Y174       FDCE                                         r  decode_test/f_con2/com_in3_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398     7.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.049     4.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.568     6.044    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.102     7.229    decode_test/f_con2/clk_out2
    SLICE_X112Y174       FDCE                                         r  decode_test/f_con2/com_in3_reg[39]/C
                         clock pessimism              0.085     7.314    
                         clock uncertainty           -0.067     7.247    
    SLICE_X112Y174       FDCE (Setup_fdce_C_CE)      -0.201     7.046    decode_test/f_con2/com_in3_reg[39]
  -------------------------------------------------------------------
                         required time                          7.046    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 decode_test/f_start2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/f_con2/com_in3_reg[47]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.223ns (5.148%)  route 4.108ns (94.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 7.237 - 5.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.222     2.434    decode_test/clk_500
    SLICE_X96Y211        FDCE                                         r  decode_test/f_start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y211        FDCE (Prop_fdce_C_Q)         0.223     2.657 r  decode_test/f_start2_reg/Q
                         net (fo=262, routed)         4.108     6.765    decode_test/f_con2/f_start2_reg_0
    SLICE_X107Y186       FDCE                                         r  decode_test/f_con2/com_in3_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398     7.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.049     4.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.568     6.044    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.110     7.237    decode_test/f_con2/clk_out2
    SLICE_X107Y186       FDCE                                         r  decode_test/f_con2/com_in3_reg[47]/C
                         clock pessimism              0.085     7.322    
                         clock uncertainty           -0.067     7.255    
    SLICE_X107Y186       FDCE (Setup_fdce_C_CE)      -0.201     7.054    decode_test/f_con2/com_in3_reg[47]
  -------------------------------------------------------------------
                         required time                          7.054    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 decode_test/f_start2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/f_con2/com_in1_reg[51]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 0.223ns (5.114%)  route 4.138ns (94.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 7.285 - 5.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.222     2.434    decode_test/clk_500
    SLICE_X96Y211        FDCE                                         r  decode_test/f_start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y211        FDCE (Prop_fdce_C_Q)         0.223     2.657 r  decode_test/f_start2_reg/Q
                         net (fo=262, routed)         4.138     6.795    decode_test/f_con2/f_start2_reg_0
    SLICE_X133Y179       FDCE                                         r  decode_test/f_con2/com_in1_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398     7.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.049     4.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.568     6.044    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.158     7.285    decode_test/f_con2/clk_out2
    SLICE_X133Y179       FDCE                                         r  decode_test/f_con2/com_in1_reg[51]/C
                         clock pessimism              0.085     7.370    
                         clock uncertainty           -0.067     7.303    
    SLICE_X133Y179       FDCE (Setup_fdce_C_CE)      -0.201     7.102    decode_test/f_con2/com_in1_reg[51]
  -------------------------------------------------------------------
                         required time                          7.102    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 decode_test/f_start2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/f_con2/com_in1_reg[53]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 0.223ns (5.114%)  route 4.138ns (94.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 7.285 - 5.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.222     2.434    decode_test/clk_500
    SLICE_X96Y211        FDCE                                         r  decode_test/f_start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y211        FDCE (Prop_fdce_C_Q)         0.223     2.657 r  decode_test/f_start2_reg/Q
                         net (fo=262, routed)         4.138     6.795    decode_test/f_con2/f_start2_reg_0
    SLICE_X133Y179       FDCE                                         r  decode_test/f_con2/com_in1_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398     7.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.049     4.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.568     6.044    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.158     7.285    decode_test/f_con2/clk_out2
    SLICE_X133Y179       FDCE                                         r  decode_test/f_con2/com_in1_reg[53]/C
                         clock pessimism              0.085     7.370    
                         clock uncertainty           -0.067     7.303    
    SLICE_X133Y179       FDCE (Setup_fdce_C_CE)      -0.201     7.102    decode_test/f_con2/com_in1_reg[53]
  -------------------------------------------------------------------
                         required time                          7.102    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 decode_test/f_start2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/f_con2/com_in2_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 0.223ns (5.114%)  route 4.138ns (94.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 7.285 - 5.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.222     2.434    decode_test/clk_500
    SLICE_X96Y211        FDCE                                         r  decode_test/f_start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y211        FDCE (Prop_fdce_C_Q)         0.223     2.657 r  decode_test/f_start2_reg/Q
                         net (fo=262, routed)         4.138     6.795    decode_test/f_con2/f_start2_reg_0
    SLICE_X133Y179       FDCE                                         r  decode_test/f_con2/com_in2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398     7.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.049     4.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.568     6.044    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.158     7.285    decode_test/f_con2/clk_out2
    SLICE_X133Y179       FDCE                                         r  decode_test/f_con2/com_in2_reg[25]/C
                         clock pessimism              0.085     7.370    
                         clock uncertainty           -0.067     7.303    
    SLICE_X133Y179       FDCE (Setup_fdce_C_CE)      -0.201     7.102    decode_test/f_con2/com_in2_reg[25]
  -------------------------------------------------------------------
                         required time                          7.102    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 decode_test/f_start2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/f_con2/com_in2_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 0.223ns (5.114%)  route 4.138ns (94.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 7.285 - 5.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.222     2.434    decode_test/clk_500
    SLICE_X96Y211        FDCE                                         r  decode_test/f_start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y211        FDCE (Prop_fdce_C_Q)         0.223     2.657 r  decode_test/f_start2_reg/Q
                         net (fo=262, routed)         4.138     6.795    decode_test/f_con2/f_start2_reg_0
    SLICE_X133Y179       FDCE                                         r  decode_test/f_con2/com_in2_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398     7.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.049     4.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.568     6.044    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.158     7.285    decode_test/f_con2/clk_out2
    SLICE_X133Y179       FDCE                                         r  decode_test/f_con2/com_in2_reg[31]/C
                         clock pessimism              0.085     7.370    
                         clock uncertainty           -0.067     7.303    
    SLICE_X133Y179       FDCE (Setup_fdce_C_CE)      -0.201     7.102    decode_test/f_con2/com_in2_reg[31]
  -------------------------------------------------------------------
                         required time                          7.102    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 decode_test/f_start2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/f_con2/com_in3_reg[63]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.223ns (5.200%)  route 4.065ns (94.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 7.234 - 5.000 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.222     2.434    decode_test/clk_500
    SLICE_X96Y211        FDCE                                         r  decode_test/f_start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y211        FDCE (Prop_fdce_C_Q)         0.223     2.657 r  decode_test/f_start2_reg/Q
                         net (fo=262, routed)         4.065     6.722    decode_test/f_con2/f_start2_reg_0
    SLICE_X103Y191       FDCE                                         r  decode_test/f_con2/com_in3_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398     7.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.049     4.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.568     6.044    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.107     7.234    decode_test/f_con2/clk_out2
    SLICE_X103Y191       FDCE                                         r  decode_test/f_con2/com_in3_reg[63]/C
                         clock pessimism              0.085     7.319    
                         clock uncertainty           -0.067     7.252    
    SLICE_X103Y191       FDCE (Setup_fdce_C_CE)      -0.201     7.051    decode_test/f_con2/com_in3_reg[63]
  -------------------------------------------------------------------
                         required time                          7.051    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  0.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 decode_test/find1/loop_megs6[1].u_s6meg/count_max_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find1/loop_megs7[0].u_s7meg/count_max_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.850%)  route 0.178ns (58.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.547     1.114    decode_test/find1/loop_megs6[1].u_s6meg/clk_out2
    SLICE_X51Y199        FDCE                                         r  decode_test/find1/loop_megs6[1].u_s6meg/count_max_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y199        FDCE (Prop_fdce_C_Q)         0.100     1.214 r  decode_test/find1/loop_megs6[1].u_s6meg/count_max_reg[0]/Q
                         net (fo=1, routed)           0.178     1.392    decode_test/find1/loop_megs6[0].u_s6meg/count_max_reg[5]_2[0]
    SLICE_X51Y200        LUT3 (Prop_lut3_I1_O)        0.028     1.420 r  decode_test/find1/loop_megs6[0].u_s6meg/count_max[0]_i_1__116/O
                         net (fo=1, routed)           0.000     1.420    decode_test/find1/loop_megs7[0].u_s7meg/count_max_reg[6]_1[0]
    SLICE_X51Y200        FDCE                                         r  decode_test/find1/loop_megs7[0].u_s7meg/count_max_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.733     1.344    decode_test/find1/loop_megs7[0].u_s7meg/clk_out2
    SLICE_X51Y200        FDCE                                         r  decode_test/find1/loop_megs7[0].u_s7meg/count_max_reg[0]/C
                         clock pessimism             -0.044     1.300    
    SLICE_X51Y200        FDCE (Hold_fdce_C_D)         0.061     1.361    decode_test/find1/loop_megs7[0].u_s7meg/count_max_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 decode_test/inv3/c_code_reg[425]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/inv3/invert_out_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.205ns (62.023%)  route 0.126ns (37.977%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.598     1.165    decode_test/inv3/clk_out2
    SLICE_X78Y264        FDCE                                         r  decode_test/inv3/c_code_reg[425]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y264        FDCE (Prop_fdce_C_Q)         0.118     1.283 r  decode_test/inv3/c_code_reg[425]/Q
                         net (fo=4, routed)           0.126     1.409    decode_test/inv3/c_code3[425]
    SLICE_X81Y264        LUT6 (Prop_lut6_I3_O)        0.028     1.437 r  decode_test/inv3/invert_out[41]_i_2__2/O
                         net (fo=1, routed)           0.000     1.437    decode_test/inv3/invert_out[41]_i_2__2_n_0
    SLICE_X81Y264        MUXF7 (Prop_muxf7_I0_O)      0.059     1.496 r  decode_test/inv3/invert_out_reg[41]_i_1__2/O
                         net (fo=1, routed)           0.000     1.496    decode_test/inv3/invert_out_reg[41]_i_1__2_n_0
    SLICE_X81Y264        FDCE                                         r  decode_test/inv3/invert_out_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.826     1.437    decode_test/inv3/clk_out2
    SLICE_X81Y264        FDCE                                         r  decode_test/inv3/invert_out_reg[41]/C
                         clock pessimism             -0.072     1.365    
    SLICE_X81Y264        FDCE (Hold_fdce_C_D)         0.070     1.435    decode_test/inv3/invert_out_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 decode_test/find1/loop_megs5[2].u_s5meg/count_max_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find1/loop_megs6[1].u_s6meg/count_max_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.130ns (34.547%)  route 0.246ns (65.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.528     1.095    decode_test/find1/loop_megs5[2].u_s5meg/clk_out2
    SLICE_X55Y200        FDCE                                         r  decode_test/find1/loop_megs5[2].u_s5meg/count_max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y200        FDCE (Prop_fdce_C_Q)         0.100     1.195 r  decode_test/find1/loop_megs5[2].u_s5meg/count_max_reg[4]/Q
                         net (fo=1, routed)           0.246     1.441    decode_test/find1/loop_megs5[2].u_s5meg/s5_count[2]_243[4]
    SLICE_X50Y199        LUT3 (Prop_lut3_I0_O)        0.030     1.471 r  decode_test/find1/loop_megs5[2].u_s5meg/count_max[4]_i_1__25/O
                         net (fo=1, routed)           0.000     1.471    decode_test/find1/loop_megs6[1].u_s6meg/count_max_reg[6]_0[4]
    SLICE_X50Y199        FDCE                                         r  decode_test/find1/loop_megs6[1].u_s6meg/count_max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.746     1.357    decode_test/find1/loop_megs6[1].u_s6meg/clk_out2
    SLICE_X50Y199        FDCE                                         r  decode_test/find1/loop_megs6[1].u_s6meg/count_max_reg[4]/C
                         clock pessimism             -0.044     1.313    
    SLICE_X50Y199        FDCE (Hold_fdce_C_D)         0.096     1.409    decode_test/find1/loop_megs6[1].u_s6meg/count_max_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 decode_test/find3/loop_comp[249].s1_count_reg[249][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find3/loop_megs2[124].u_s2meg/count_max_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.652%)  route 0.128ns (46.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.702     1.269    decode_test/find3/clk_out2
    SLICE_X108Y300       FDCE                                         r  decode_test/find3/loop_comp[249].s1_count_reg[249][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y300       FDCE (Prop_fdce_C_Q)         0.118     1.387 r  decode_test/find3/loop_comp[249].s1_count_reg[249][8]/Q
                         net (fo=2, routed)           0.128     1.515    decode_test/find3/loop_megs2[124].u_s2meg/loop_comp[249].s1_count_reg[249][8][1]
    SLICE_X108Y299       LUT3 (Prop_lut3_I1_O)        0.030     1.545 r  decode_test/find3/loop_megs2[124].u_s2meg/count_max[8]_i_1__294/O
                         net (fo=1, routed)           0.000     1.545    decode_test/find3/loop_megs2[124].u_s2meg/count_max[8]_i_1__294_n_0
    SLICE_X108Y299       FDCE                                         r  decode_test/find3/loop_megs2[124].u_s2meg/count_max_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.847     1.458    decode_test/find3/loop_megs2[124].u_s2meg/clk_out2
    SLICE_X108Y299       FDCE                                         r  decode_test/find3/loop_megs2[124].u_s2meg/count_max_reg[8]/C
                         clock pessimism             -0.072     1.386    
    SLICE_X108Y299       FDCE (Hold_fdce_C_D)         0.096     1.482    decode_test/find3/loop_megs2[124].u_s2meg/count_max_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 decode_test/f_con5/com_in3_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/f_con5/f3/data_out30_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.146ns (45.605%)  route 0.174ns (54.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.520     1.087    decode_test/f_con5/clk_out2
    SLICE_X82Y231        FDCE                                         r  decode_test/f_con5/com_in3_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y231        FDCE (Prop_fdce_C_Q)         0.118     1.205 r  decode_test/f_con5/com_in3_reg[37]/Q
                         net (fo=7, routed)           0.174     1.379    decode_test/f_con5/f3/com_in3_reg[63][37]
    SLICE_X77Y235        LUT6 (Prop_lut6_I1_O)        0.028     1.407 r  decode_test/f_con5/f3/data_out30[1]_i_1__13/O
                         net (fo=1, routed)           0.000     1.407    decode_test/f_con5/f3/data_out30[1]_i_1__13_n_0
    SLICE_X77Y235        FDCE                                         r  decode_test/f_con5/f3/data_out30_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.723     1.334    decode_test/f_con5/f3/clk_out2
    SLICE_X77Y235        FDCE                                         r  decode_test/f_con5/f3/data_out30_reg[1]/C
                         clock pessimism             -0.052     1.282    
    SLICE_X77Y235        FDCE (Hold_fdce_C_D)         0.061     1.343    decode_test/f_con5/f3/data_out30_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 decode_test/find4/loop_megs3[27].u_s3meg/count_max_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find4/loop_megs4[13].u_s4meg/count_max_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.157ns (37.037%)  route 0.267ns (62.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.607     1.174    decode_test/find4/loop_megs3[27].u_s3meg/clk_out2
    SLICE_X65Y298        FDCE                                         r  decode_test/find4/loop_megs3[27].u_s3meg/count_max_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y298        FDCE (Prop_fdce_C_Q)         0.091     1.265 r  decode_test/find4/loop_megs3[27].u_s3meg/count_max_reg[1]/Q
                         net (fo=1, routed)           0.267     1.532    decode_test/find4/loop_megs3[26].u_s3meg/Q[1]
    SLICE_X59Y300        LUT3 (Prop_lut3_I1_O)        0.066     1.598 r  decode_test/find4/loop_megs3[26].u_s3meg/count_max[1]_i_1__814/O
                         net (fo=1, routed)           0.000     1.598    decode_test/find4/loop_megs4[13].u_s4meg/count_max_reg[7]_0[1]
    SLICE_X59Y300        FDCE                                         r  decode_test/find4/loop_megs4[13].u_s4meg/count_max_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.932     1.543    decode_test/find4/loop_megs4[13].u_s4meg/clk_out2
    SLICE_X59Y300        FDCE                                         r  decode_test/find4/loop_megs4[13].u_s4meg/count_max_reg[1]/C
                         clock pessimism             -0.072     1.471    
    SLICE_X59Y300        FDCE (Hold_fdce_C_D)         0.060     1.531    decode_test/find4/loop_megs4[13].u_s4meg/count_max_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 decode_test/find5/loop_megs7[2].u_s7meg/count_max_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find5/loop_megs8[1].u_s8meg/count_max_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.126ns (27.416%)  route 0.334ns (72.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.565     1.132    decode_test/find5/loop_megs7[2].u_s7meg/clk_out2
    SLICE_X37Y247        FDCE                                         r  decode_test/find5/loop_megs7[2].u_s7meg/count_max_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y247        FDCE (Prop_fdce_C_Q)         0.100     1.232 r  decode_test/find5/loop_megs7[2].u_s7meg/count_max_reg[6]/Q
                         net (fo=1, routed)           0.334     1.566    decode_test/find5/loop_megs7[2].u_s7meg/s7_count[2]_331[6]
    SLICE_X38Y251        LUT3 (Prop_lut3_I0_O)        0.026     1.592 r  decode_test/find5/loop_megs7[2].u_s7meg/count_max[6]_i_1__147/O
                         net (fo=1, routed)           0.000     1.592    decode_test/find5/loop_megs8[1].u_s8meg/count_max_reg[8]_0[6]
    SLICE_X38Y251        FDCE                                         r  decode_test/find5/loop_megs8[1].u_s8meg/count_max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.869     1.480    decode_test/find5/loop_megs8[1].u_s8meg/clk_out2
    SLICE_X38Y251        FDCE                                         r  decode_test/find5/loop_megs8[1].u_s8meg/count_max_reg[6]/C
                         clock pessimism             -0.052     1.428    
    SLICE_X38Y251        FDCE (Hold_fdce_C_D)         0.096     1.524    decode_test/find5/loop_megs8[1].u_s8meg/count_max_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 decode_test/find3/loop_megs3[53].u_s3meg/count_max_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find3/loop_megs4[26].u_s4meg/count_max_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.146ns (32.023%)  route 0.310ns (67.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.617     1.184    decode_test/find3/loop_megs3[53].u_s3meg/clk_out2
    SLICE_X102Y299       FDCE                                         r  decode_test/find3/loop_megs3[53].u_s3meg/count_max_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y299       FDCE (Prop_fdce_C_Q)         0.118     1.302 r  decode_test/find3/loop_megs3[53].u_s3meg/count_max_reg[0]/Q
                         net (fo=1, routed)           0.310     1.612    decode_test/find3/loop_megs3[52].u_s3meg/Q[0]
    SLICE_X104Y302       LUT3 (Prop_lut3_I1_O)        0.028     1.640 r  decode_test/find3/loop_megs3[52].u_s3meg/count_max[0]_i_1__512/O
                         net (fo=1, routed)           0.000     1.640    decode_test/find3/loop_megs4[26].u_s4meg/count_max_reg[8]_0[0]
    SLICE_X104Y302       FDCE                                         r  decode_test/find3/loop_megs4[26].u_s4meg/count_max_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.946     1.557    decode_test/find3/loop_megs4[26].u_s4meg/clk_out2
    SLICE_X104Y302       FDCE                                         r  decode_test/find3/loop_megs4[26].u_s4meg/count_max_reg[0]/C
                         clock pessimism             -0.072     1.485    
    SLICE_X104Y302       FDCE (Hold_fdce_C_D)         0.087     1.572    decode_test/find3/loop_megs4[26].u_s4meg/count_max_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 decode_test/find3/loop_megs2[59].u_s2meg/max1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find3/loop_megs3[29].u_s3meg/max1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.155ns (47.172%)  route 0.174ns (52.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.170ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.603     1.170    decode_test/find3/loop_megs2[59].u_s2meg/clk_out2
    SLICE_X77Y294        FDCE                                         r  decode_test/find3/loop_megs2[59].u_s2meg/max1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y294        FDCE (Prop_fdce_C_Q)         0.091     1.261 r  decode_test/find3/loop_megs2[59].u_s2meg/max1_reg[2]/Q
                         net (fo=5, routed)           0.174     1.435    decode_test/find3/loop_megs2[58].u_s2meg/max1[2]
    SLICE_X81Y295        LUT3 (Prop_lut3_I1_O)        0.064     1.499 r  decode_test/find3/loop_megs2[58].u_s2meg/max1[2]_i_1__460/O
                         net (fo=1, routed)           0.000     1.499    decode_test/find3/loop_megs3[29].u_s3meg/max1_reg[3]_2[2]
    SLICE_X81Y295        FDCE                                         r  decode_test/find3/loop_megs3[29].u_s3meg/max1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.831     1.442    decode_test/find3/loop_megs3[29].u_s3meg/clk_out2
    SLICE_X81Y295        FDCE                                         r  decode_test/find3/loop_megs3[29].u_s3meg/max1_reg[2]/C
                         clock pessimism             -0.072     1.370    
    SLICE_X81Y295        FDCE (Hold_fdce_C_D)         0.060     1.430    decode_test/find3/loop_megs3[29].u_s3meg/max1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 decode_test/find3/loop_comp[81].s1_max_reg[81][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/find3/loop_megs2[40].u_s2meg/max1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.711%)  route 0.221ns (63.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.688     1.255    decode_test/find3/clk_out2
    SLICE_X80Y301        FDCE                                         r  decode_test/find3/loop_comp[81].s1_max_reg[81][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y301        FDCE (Prop_fdce_C_Q)         0.100     1.355 r  decode_test/find3/loop_comp[81].s1_max_reg[81][2]/Q
                         net (fo=5, routed)           0.221     1.576    decode_test/find3/loop_megs2[40].u_s2meg/loop_comp[81].s1_max_reg[81][3][2]
    SLICE_X78Y302        LUT3 (Prop_lut3_I1_O)        0.028     1.604 r  decode_test/find3/loop_megs2[40].u_s2meg/max1[2]_i_1__489/O
                         net (fo=1, routed)           0.000     1.604    decode_test/find3/loop_megs2[40].u_s2meg/p_0_in[2]
    SLICE_X78Y302        FDCE                                         r  decode_test/find3/loop_megs2[40].u_s2meg/max1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.928     1.539    decode_test/find3/loop_megs2[40].u_s2meg/clk_out2
    SLICE_X78Y302        FDCE                                         r  decode_test/find3/loop_megs2[40].u_s2meg/max1_reg[2]/C
                         clock pessimism             -0.092     1.447    
    SLICE_X78Y302        FDCE (Hold_fdce_C_D)         0.087     1.534    decode_test/find3/loop_megs2[40].u_s2meg/max1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_tenbei
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X5Y50    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB18_X3Y128   decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y18  decode_test/ten_bit/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y5  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X131Y313  decode_test/f_con3/com_in4_reg[49]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X77Y210   decode_test/find1/loop_megs2[16].u_s2meg/count_max_reg[6]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X105Y159  decode_test/find2/loop_comp[39].s1_max_reg[39][1]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X105Y159  decode_test/find2/loop_comp[39].s1_max_reg[39][3]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X72Y155   decode_test/find2/loop_comp[3].s1_max_reg[3][1]/C
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X72Y155   decode_test/find2/loop_comp[3].s1_max_reg[3][3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y5  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X138Y260  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X138Y260  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X98Y316   decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X98Y316   decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X98Y316   decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X98Y316   decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X82Y300   decode_test/find3/loop_megs4[14].u_s4meg/count_max_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X83Y300   decode_test/find3/loop_megs4[14].u_s4meg/max1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X82Y300   decode_test/find3/loop_megs4[14].u_s4meg/max1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X136Y317  decode_test/uu3/addar_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X138Y260  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X138Y260  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X98Y316   decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X98Y316   decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X98Y316   decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.500       1.858      SLICE_X98Y316   decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X128Y311  decode_test/f_con3/com_in4_reg[50]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X128Y311  decode_test/f_con3/com_in4_reg[51]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X128Y311  decode_test/f_con3/com_in4_reg[52]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X128Y311  decode_test/f_con3/com_in4_reg[54]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tenbei
  To Clock:  clkfbout_tenbei

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tenbei
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { decode_test/ten_bit/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y21  decode_test/ten_bit/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y5  decode_test/ten_bit/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y5  decode_test/ten_bit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y5  decode_test/ten_bit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y5  decode_test/ten_bit/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  To Clock:  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        7.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.506ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.352ns (15.756%)  route 1.882ns (84.244%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 12.270 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.282     2.494    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y235       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y235       FDRE (Prop_fdre_C_Q)         0.223     2.717 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.712     3.429    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X141Y236       LUT4 (Prop_lut4_I1_O)        0.043     3.472 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.432     3.904    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X141Y235       LUT4 (Prop_lut4_I2_O)        0.043     3.947 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.366     4.313    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X141Y237       LUT2 (Prop_lut2_I0_O)        0.043     4.356 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.372     4.728    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X140Y234       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.143    12.270    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y234       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.200    12.470    
                         clock uncertainty           -0.035    12.435    
    SLICE_X140Y234       FDRE (Setup_fdre_C_CE)      -0.201    12.234    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  7.506    

Slack (MET) :             7.506ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.352ns (15.756%)  route 1.882ns (84.244%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 12.270 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.282     2.494    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y235       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y235       FDRE (Prop_fdre_C_Q)         0.223     2.717 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.712     3.429    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X141Y236       LUT4 (Prop_lut4_I1_O)        0.043     3.472 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.432     3.904    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X141Y235       LUT4 (Prop_lut4_I2_O)        0.043     3.947 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.366     4.313    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X141Y237       LUT2 (Prop_lut2_I0_O)        0.043     4.356 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.372     4.728    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X140Y234       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.143    12.270    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y234       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.200    12.470    
                         clock uncertainty           -0.035    12.435    
    SLICE_X140Y234       FDRE (Setup_fdre_C_CE)      -0.201    12.234    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  7.506    

Slack (MET) :             7.506ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.352ns (15.756%)  route 1.882ns (84.244%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 12.270 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.282     2.494    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y235       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y235       FDRE (Prop_fdre_C_Q)         0.223     2.717 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.712     3.429    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X141Y236       LUT4 (Prop_lut4_I1_O)        0.043     3.472 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.432     3.904    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X141Y235       LUT4 (Prop_lut4_I2_O)        0.043     3.947 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.366     4.313    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X141Y237       LUT2 (Prop_lut2_I0_O)        0.043     4.356 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.372     4.728    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X140Y234       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.143    12.270    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y234       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.200    12.470    
                         clock uncertainty           -0.035    12.435    
    SLICE_X140Y234       FDRE (Setup_fdre_C_CE)      -0.201    12.234    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  7.506    

Slack (MET) :             7.506ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.352ns (15.756%)  route 1.882ns (84.244%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 12.270 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.282     2.494    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y235       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y235       FDRE (Prop_fdre_C_Q)         0.223     2.717 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.712     3.429    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X141Y236       LUT4 (Prop_lut4_I1_O)        0.043     3.472 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.432     3.904    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X141Y235       LUT4 (Prop_lut4_I2_O)        0.043     3.947 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.366     4.313    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X141Y237       LUT2 (Prop_lut2_I0_O)        0.043     4.356 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.372     4.728    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X140Y234       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.143    12.270    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y234       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.200    12.470    
                         clock uncertainty           -0.035    12.435    
    SLICE_X140Y234       FDRE (Setup_fdre_C_CE)      -0.201    12.234    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  7.506    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.352ns (16.138%)  route 1.829ns (83.862%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 12.272 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.282     2.494    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y235       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y235       FDRE (Prop_fdre_C_Q)         0.223     2.717 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.712     3.429    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X141Y236       LUT4 (Prop_lut4_I1_O)        0.043     3.472 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.432     3.904    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X141Y235       LUT4 (Prop_lut4_I2_O)        0.043     3.947 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.366     4.313    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X141Y237       LUT2 (Prop_lut2_I0_O)        0.043     4.356 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     4.675    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X140Y236       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.145    12.272    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y236       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.200    12.472    
                         clock uncertainty           -0.035    12.437    
    SLICE_X140Y236       FDRE (Setup_fdre_C_CE)      -0.201    12.236    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.352ns (16.138%)  route 1.829ns (83.862%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 12.272 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.282     2.494    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y235       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y235       FDRE (Prop_fdre_C_Q)         0.223     2.717 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.712     3.429    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X141Y236       LUT4 (Prop_lut4_I1_O)        0.043     3.472 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.432     3.904    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X141Y235       LUT4 (Prop_lut4_I2_O)        0.043     3.947 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.366     4.313    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X141Y237       LUT2 (Prop_lut2_I0_O)        0.043     4.356 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     4.675    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X140Y236       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.145    12.272    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y236       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.200    12.472    
                         clock uncertainty           -0.035    12.437    
    SLICE_X140Y236       FDRE (Setup_fdre_C_CE)      -0.201    12.236    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.352ns (16.138%)  route 1.829ns (83.862%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 12.272 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.282     2.494    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y235       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y235       FDRE (Prop_fdre_C_Q)         0.223     2.717 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.712     3.429    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X141Y236       LUT4 (Prop_lut4_I1_O)        0.043     3.472 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.432     3.904    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X141Y235       LUT4 (Prop_lut4_I2_O)        0.043     3.947 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.366     4.313    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X141Y237       LUT2 (Prop_lut2_I0_O)        0.043     4.356 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     4.675    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X140Y236       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.145    12.272    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y236       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.200    12.472    
                         clock uncertainty           -0.035    12.437    
    SLICE_X140Y236       FDRE (Setup_fdre_C_CE)      -0.201    12.236    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.352ns (16.138%)  route 1.829ns (83.862%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 12.272 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.282     2.494    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y235       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y235       FDRE (Prop_fdre_C_Q)         0.223     2.717 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.712     3.429    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X141Y236       LUT4 (Prop_lut4_I1_O)        0.043     3.472 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.432     3.904    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X141Y235       LUT4 (Prop_lut4_I2_O)        0.043     3.947 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.366     4.313    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X141Y237       LUT2 (Prop_lut2_I0_O)        0.043     4.356 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.319     4.675    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X140Y236       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.145    12.272    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y236       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.200    12.472    
                         clock uncertainty           -0.035    12.437    
    SLICE_X140Y236       FDRE (Setup_fdre_C_CE)      -0.201    12.236    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.236    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.352ns (16.194%)  route 1.822ns (83.806%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 12.269 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.282     2.494    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y235       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y235       FDRE (Prop_fdre_C_Q)         0.223     2.717 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.712     3.429    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X141Y236       LUT4 (Prop_lut4_I1_O)        0.043     3.472 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.432     3.904    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X141Y235       LUT4 (Prop_lut4_I2_O)        0.043     3.947 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.366     4.313    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X141Y237       LUT2 (Prop_lut2_I0_O)        0.043     4.356 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.312     4.668    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X140Y233       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.142    12.269    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y233       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.200    12.469    
                         clock uncertainty           -0.035    12.434    
    SLICE_X140Y233       FDRE (Setup_fdre_C_CE)      -0.201    12.233    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                          -4.668    
  -------------------------------------------------------------------
                         slack                                  7.565    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.352ns (16.194%)  route 1.822ns (83.806%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 12.269 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.282     2.494    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y235       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y235       FDRE (Prop_fdre_C_Q)         0.223     2.717 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.712     3.429    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X141Y236       LUT4 (Prop_lut4_I1_O)        0.043     3.472 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.432     3.904    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X141Y235       LUT4 (Prop_lut4_I2_O)        0.043     3.947 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.366     4.313    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X141Y237       LUT2 (Prop_lut2_I0_O)        0.043     4.356 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.312     4.668    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X140Y233       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.142    12.269    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X140Y233       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.200    12.469    
                         clock uncertainty           -0.035    12.434    
    SLICE_X140Y233       FDRE (Setup_fdre_C_CE)      -0.201    12.233    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                          -4.668    
  -------------------------------------------------------------------
                         slack                                  7.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.573     1.140    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X141Y238       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y238       FDRE (Prop_fdre_C_Q)         0.100     1.240 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.295    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X141Y238       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.779     1.390    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X141Y238       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.250     1.140    
    SLICE_X141Y238       FDRE (Hold_fdre_C_D)         0.047     1.187    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.573     1.140    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X141Y239       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y239       FDRE (Prop_fdre_C_Q)         0.100     1.240 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.295    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X141Y239       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.779     1.390    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X141Y239       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.250     1.140    
    SLICE_X141Y239       FDRE (Hold_fdre_C_D)         0.047     1.187    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gt0_frame_gen/tx_data_ram_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_frame_gen/TX_DATA_OUT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.655     1.222    gt0_frame_gen/gt0_txusrclk2_out
    SLICE_X145Y253       FDRE                                         r  gt0_frame_gen/tx_data_ram_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y253       FDRE (Prop_fdre_C_Q)         0.100     1.322 r  gt0_frame_gen/tx_data_ram_r_reg[31]/Q
                         net (fo=1, routed)           0.097     1.419    gt0_frame_gen/tx_data_ram_r_reg_n_0_[31]
    SLICE_X145Y254       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.881     1.492    gt0_frame_gen/gt0_txusrclk2_out
    SLICE_X145Y254       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[31]/C
                         clock pessimism             -0.256     1.236    
    SLICE_X145Y254       FDRE (Hold_fdre_C_D)         0.049     1.285    gt0_frame_gen/TX_DATA_OUT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gt0_frame_gen/tx_data_ram_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_frame_gen/TX_DATA_OUT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.655     1.222    gt0_frame_gen/gt0_txusrclk2_out
    SLICE_X145Y253       FDRE                                         r  gt0_frame_gen/tx_data_ram_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y253       FDRE (Prop_fdre_C_Q)         0.100     1.322 r  gt0_frame_gen/tx_data_ram_r_reg[25]/Q
                         net (fo=1, routed)           0.095     1.417    gt0_frame_gen/tx_data_ram_r_reg_n_0_[25]
    SLICE_X145Y254       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.881     1.492    gt0_frame_gen/gt0_txusrclk2_out
    SLICE_X145Y254       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[25]/C
                         clock pessimism             -0.256     1.236    
    SLICE_X145Y254       FDRE (Hold_fdre_C_D)         0.047     1.283    gt0_frame_gen/TX_DATA_OUT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 gt0_frame_gen/tx_data_ram_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_frame_gen/TX_DATA_OUT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.655     1.222    gt0_frame_gen/gt0_txusrclk2_out
    SLICE_X145Y253       FDRE                                         r  gt0_frame_gen/tx_data_ram_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y253       FDRE (Prop_fdre_C_Q)         0.100     1.322 r  gt0_frame_gen/tx_data_ram_r_reg[27]/Q
                         net (fo=1, routed)           0.095     1.417    gt0_frame_gen/tx_data_ram_r_reg_n_0_[27]
    SLICE_X144Y254       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.881     1.492    gt0_frame_gen/gt0_txusrclk2_out
    SLICE_X144Y254       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[27]/C
                         clock pessimism             -0.256     1.236    
    SLICE_X144Y254       FDRE (Hold_fdre_C_D)         0.044     1.280    gt0_frame_gen/TX_DATA_OUT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gt0_frame_gen/TX_DATA_OUT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXDATA[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.100ns (24.853%)  route 0.302ns (75.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.655     1.222    gt0_frame_gen/gt0_txusrclk2_out
    SLICE_X144Y254       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y254       FDRE (Prop_fdre_C_Q)         0.100     1.322 r  gt0_frame_gen/TX_DATA_OUT_reg[16]/Q
                         net (fo=1, routed)           0.302     1.624    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_txdata_in[0]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          1.052     1.663    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_txusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.256     1.407    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[0])
                                                      0.078     1.485    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 gt0_frame_gen/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_frame_gen/TX_DATA_OUT_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.100ns (23.318%)  route 0.329ns (76.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.575     1.142    gt0_frame_gen/gt0_txusrclk2_out
    SLICE_X144Y245       FDRE                                         r  gt0_frame_gen/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y245       FDRE (Prop_fdre_C_Q)         0.100     1.242 r  gt0_frame_gen/system_reset_r2_reg/Q
                         net (fo=18, routed)          0.329     1.571    gt0_frame_gen/system_reset_r2
    SLICE_X144Y252       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.882     1.493    gt0_frame_gen/gt0_txusrclk2_out
    SLICE_X144Y252       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[18]/C
                         clock pessimism             -0.052     1.441    
    SLICE_X144Y252       FDRE (Hold_fdre_C_R)        -0.014     1.427    gt0_frame_gen/TX_DATA_OUT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 gt0_frame_gen/system_reset_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_frame_gen/TX_DATA_OUT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.100ns (23.318%)  route 0.329ns (76.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.575     1.142    gt0_frame_gen/gt0_txusrclk2_out
    SLICE_X144Y245       FDRE                                         r  gt0_frame_gen/system_reset_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y245       FDRE (Prop_fdre_C_Q)         0.100     1.242 r  gt0_frame_gen/system_reset_r2_reg/Q
                         net (fo=18, routed)          0.329     1.571    gt0_frame_gen/system_reset_r2
    SLICE_X144Y252       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.882     1.493    gt0_frame_gen/gt0_txusrclk2_out
    SLICE_X144Y252       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[23]/C
                         clock pessimism             -0.052     1.441    
    SLICE_X144Y252       FDRE (Hold_fdre_C_R)        -0.014     1.427    gt0_frame_gen/TX_DATA_OUT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 gt0_frame_gen/tx_data_ram_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_frame_gen/TX_DATA_OUT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.158%)  route 0.099ns (49.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.655     1.222    gt0_frame_gen/gt0_txusrclk2_out
    SLICE_X144Y253       FDRE                                         r  gt0_frame_gen/tx_data_ram_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y253       FDRE (Prop_fdre_C_Q)         0.100     1.322 r  gt0_frame_gen/tx_data_ram_r_reg[16]/Q
                         net (fo=1, routed)           0.099     1.421    gt0_frame_gen/tx_data_ram_r_reg_n_0_[16]
    SLICE_X144Y254       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.881     1.492    gt0_frame_gen/gt0_txusrclk2_out
    SLICE_X144Y254       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[16]/C
                         clock pessimism             -0.256     1.236    
    SLICE_X144Y254       FDRE (Hold_fdre_C_D)         0.032     1.268    gt0_frame_gen/TX_DATA_OUT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 gt0_frame_gen/tx_data_ram_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_frame_gen/TX_DATA_OUT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.926%)  route 0.100ns (50.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.656     1.223    gt0_frame_gen/gt0_txusrclk2_out
    SLICE_X145Y252       FDRE                                         r  gt0_frame_gen/tx_data_ram_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y252       FDRE (Prop_fdre_C_Q)         0.100     1.323 r  gt0_frame_gen/tx_data_ram_r_reg[22]/Q
                         net (fo=1, routed)           0.100     1.423    gt0_frame_gen/tx_data_ram_r_reg_n_0_[22]
    SLICE_X145Y254       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=87, routed)          0.881     1.492    gt0_frame_gen/gt0_txusrclk2_out
    SLICE_X145Y254       FDRE                                         r  gt0_frame_gen/TX_DATA_OUT_reg[22]/C
                         clock pessimism             -0.256     1.236    
    SLICE_X145Y254       FDRE (Hold_fdre_C_D)         0.033     1.269    gt0_frame_gen/TX_DATA_OUT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         10.000      6.970      GTXE2_CHANNEL_X0Y8  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         10.000      6.970      GTXE2_CHANNEL_X0Y8  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X0Y8  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y17      decode_support_i/gt_usrclk_source/txoutclk_bufg0_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         10.000      9.250      SLICE_X141Y238      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         10.000      9.250      SLICE_X141Y238      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         10.000      9.250      SLICE_X141Y238      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.750         10.000      9.250      SLICE_X141Y239      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         10.000      9.250      SLICE_X141Y239      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         10.000      9.250      SLICE_X141Y239      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         5.000       4.600      SLICE_X141Y237      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         5.000       4.600      SLICE_X141Y238      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         5.000       4.600      SLICE_X141Y238      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         5.000       4.600      SLICE_X141Y238      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         5.000       4.600      SLICE_X141Y239      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         5.000       4.600      SLICE_X141Y239      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         5.000       4.600      SLICE_X141Y239      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         5.000       4.600      SLICE_X145Y254      gt0_frame_gen/TX_DATA_OUT_reg[25]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         5.000       4.600      SLICE_X145Y254      gt0_frame_gen/TX_DATA_OUT_reg[25]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         5.000       4.600      SLICE_X144Y254      gt0_frame_gen/TX_DATA_OUT_reg[26]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         5.000       4.650      SLICE_X141Y239      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         5.000       4.650      SLICE_X141Y239      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         5.000       4.650      SLICE_X141Y239      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         5.000       4.650      SLICE_X141Y239      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         5.000       4.650      SLICE_X141Y239      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         5.000       4.650      SLICE_X141Y239      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         5.000       4.650      SLICE_X140Y233      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         5.000       4.650      SLICE_X140Y233      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         5.000       4.650      SLICE_X140Y233      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         5.000       4.650      SLICE_X140Y233      decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        7.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.541ns (22.059%)  route 1.912ns (77.942%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.289     4.587    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X144Y239       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y239       FDRE (Prop_fdre_C_Q)         0.223     4.810 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          0.710     5.519    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X144Y238       LUT3 (Prop_lut3_I1_O)        0.043     5.562 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.540     6.103    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X139Y238       LUT6 (Prop_lut6_I0_O)        0.043     6.146 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     6.146    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X139Y238       MUXF7 (Prop_muxf7_I1_O)      0.108     6.254 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.349     6.602    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X142Y238       LUT5 (Prop_lut5_I1_O)        0.124     6.726 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.313     7.039    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock_n_1
    SLICE_X145Y238       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.147    14.206    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X145Y238       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.354    14.561    
                         clock uncertainty           -0.035    14.525    
    SLICE_X145Y238       FDRE (Setup_fdre_C_CE)      -0.201    14.324    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.541ns (22.258%)  route 1.890ns (77.742%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.289     4.587    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X144Y239       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y239       FDRE (Prop_fdre_C_Q)         0.223     4.810 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          0.710     5.519    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X144Y238       LUT3 (Prop_lut3_I1_O)        0.043     5.562 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.540     6.103    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X139Y238       LUT6 (Prop_lut6_I0_O)        0.043     6.146 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     6.146    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X139Y238       MUXF7 (Prop_muxf7_I1_O)      0.108     6.254 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.349     6.602    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X142Y238       LUT5 (Prop_lut5_I1_O)        0.124     6.726 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.291     7.017    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock_n_1
    SLICE_X145Y239       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.148    14.207    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X145Y239       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.358    14.566    
                         clock uncertainty           -0.035    14.530    
    SLICE_X145Y239       FDRE (Setup_fdre_C_CE)      -0.201    14.329    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.395ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.541ns (23.098%)  route 1.801ns (76.902%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.289     4.587    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X144Y239       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y239       FDRE (Prop_fdre_C_Q)         0.223     4.810 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          0.710     5.519    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X144Y238       LUT3 (Prop_lut3_I1_O)        0.043     5.562 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.540     6.103    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X139Y238       LUT6 (Prop_lut6_I0_O)        0.043     6.146 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     6.146    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X139Y238       MUXF7 (Prop_muxf7_I1_O)      0.108     6.254 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.349     6.602    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X142Y238       LUT5 (Prop_lut5_I1_O)        0.124     6.726 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.203     6.929    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock_n_1
    SLICE_X144Y238       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.147    14.206    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X144Y238       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.354    14.561    
                         clock uncertainty           -0.035    14.525    
    SLICE_X144Y238       FDRE (Setup_fdre_C_CE)      -0.201    14.324    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                  7.395    

Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.541ns (23.104%)  route 1.801ns (76.896%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.289     4.587    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X144Y239       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y239       FDRE (Prop_fdre_C_Q)         0.223     4.810 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          0.710     5.519    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X144Y238       LUT3 (Prop_lut3_I1_O)        0.043     5.562 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.540     6.103    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X139Y238       LUT6 (Prop_lut6_I0_O)        0.043     6.146 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     6.146    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X139Y238       MUXF7 (Prop_muxf7_I1_O)      0.108     6.254 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.349     6.602    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X142Y238       LUT5 (Prop_lut5_I1_O)        0.124     6.726 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.202     6.928    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock_n_1
    SLICE_X142Y239       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.148    14.207    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X142Y239       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.331    14.539    
                         clock uncertainty           -0.035    14.503    
    SLICE_X142Y239       FDRE (Setup_fdre_C_CE)      -0.178    14.325    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  7.397    

Slack (MET) :             7.499ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.541ns (23.868%)  route 1.726ns (76.132%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.278     4.576    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y229       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y229       FDRE (Prop_fdre_C_Q)         0.223     4.799 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/Q
                         net (fo=6, routed)           0.587     5.385    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/time_out_2ms_reg
    SLICE_X139Y231       LUT2 (Prop_lut2_I1_O)        0.043     5.428 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state[3]_i_13/O
                         net (fo=1, routed)           0.302     5.730    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state[3]_i_13_n_0
    SLICE_X139Y233       LUT6 (Prop_lut6_I0_O)        0.043     5.773 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state[3]_i_11/O
                         net (fo=1, routed)           0.000     5.773    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state[3]_i_11_n_0
    SLICE_X139Y233       MUXF7 (Prop_muxf7_I1_O)      0.108     5.881 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state_reg[3]_i_5/O
                         net (fo=1, routed)           0.350     6.231    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]_0
    SLICE_X139Y232       LUT5 (Prop_lut5_I4_O)        0.124     6.355 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.487     6.842    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X138Y230       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.142    14.201    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X138Y230       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.353    14.555    
                         clock uncertainty           -0.035    14.519    
    SLICE_X138Y230       FDRE (Setup_fdre_C_CE)      -0.178    14.341    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  7.499    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.455ns (21.108%)  route 1.701ns (78.892%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.284     4.582    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X143Y235       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y235       FDRE (Prop_fdre_C_Q)         0.223     4.805 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/Q
                         net (fo=5, routed)           0.448     5.252    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]
    SLICE_X142Y236       LUT2 (Prop_lut2_I1_O)        0.051     5.303 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.164     5.467    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0_n_0
    SLICE_X142Y236       LUT6 (Prop_lut6_I5_O)        0.138     5.605 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.439     6.044    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0_n_0
    SLICE_X142Y237       LUT5 (Prop_lut5_I3_O)        0.043     6.087 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=18, routed)          0.650     6.737    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter
    SLICE_X143Y237       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.147    14.206    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X143Y237       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[12]/C
                         clock pessimism              0.353    14.560    
                         clock uncertainty           -0.035    14.524    
    SLICE_X143Y237       FDRE (Setup_fdre_C_CE)      -0.201    14.323    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  7.586    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.455ns (21.108%)  route 1.701ns (78.892%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.284     4.582    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X143Y235       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y235       FDRE (Prop_fdre_C_Q)         0.223     4.805 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/Q
                         net (fo=5, routed)           0.448     5.252    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]
    SLICE_X142Y236       LUT2 (Prop_lut2_I1_O)        0.051     5.303 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.164     5.467    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0_n_0
    SLICE_X142Y236       LUT6 (Prop_lut6_I5_O)        0.138     5.605 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.439     6.044    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0_n_0
    SLICE_X142Y237       LUT5 (Prop_lut5_I3_O)        0.043     6.087 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=18, routed)          0.650     6.737    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter
    SLICE_X143Y237       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.147    14.206    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X143Y237       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/C
                         clock pessimism              0.353    14.560    
                         clock uncertainty           -0.035    14.524    
    SLICE_X143Y237       FDRE (Setup_fdre_C_CE)      -0.201    14.323    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  7.586    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.455ns (21.108%)  route 1.701ns (78.892%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.284     4.582    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X143Y235       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y235       FDRE (Prop_fdre_C_Q)         0.223     4.805 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/Q
                         net (fo=5, routed)           0.448     5.252    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]
    SLICE_X142Y236       LUT2 (Prop_lut2_I1_O)        0.051     5.303 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.164     5.467    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0_n_0
    SLICE_X142Y236       LUT6 (Prop_lut6_I5_O)        0.138     5.605 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.439     6.044    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0_n_0
    SLICE_X142Y237       LUT5 (Prop_lut5_I3_O)        0.043     6.087 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=18, routed)          0.650     6.737    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter
    SLICE_X143Y237       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.147    14.206    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X143Y237       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[14]/C
                         clock pessimism              0.353    14.560    
                         clock uncertainty           -0.035    14.524    
    SLICE_X143Y237       FDRE (Setup_fdre_C_CE)      -0.201    14.323    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  7.586    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.455ns (21.108%)  route 1.701ns (78.892%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 14.206 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.284     4.582    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X143Y235       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y235       FDRE (Prop_fdre_C_Q)         0.223     4.805 f  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]/Q
                         net (fo=5, routed)           0.448     5.252    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[6]
    SLICE_X142Y236       LUT2 (Prop_lut2_I1_O)        0.051     5.303 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.164     5.467    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0_n_0
    SLICE_X142Y236       LUT6 (Prop_lut6_I5_O)        0.138     5.605 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.439     6.044    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0_n_0
    SLICE_X142Y237       LUT5 (Prop_lut5_I3_O)        0.043     6.087 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=18, routed)          0.650     6.737    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter
    SLICE_X143Y237       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.147    14.206    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X143Y237       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[15]/C
                         clock pessimism              0.353    14.560    
                         clock uncertainty           -0.035    14.524    
    SLICE_X143Y237       FDRE (Setup_fdre_C_CE)      -0.201    14.323    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  7.586    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.541ns (25.090%)  route 1.615ns (74.910%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 14.201 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.278     4.576    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y229       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y229       FDRE (Prop_fdre_C_Q)         0.223     4.799 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/Q
                         net (fo=6, routed)           0.587     5.385    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/time_out_2ms_reg
    SLICE_X139Y231       LUT2 (Prop_lut2_I1_O)        0.043     5.428 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state[3]_i_13/O
                         net (fo=1, routed)           0.302     5.730    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state[3]_i_13_n_0
    SLICE_X139Y233       LUT6 (Prop_lut6_I0_O)        0.043     5.773 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state[3]_i_11/O
                         net (fo=1, routed)           0.000     5.773    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state[3]_i_11_n_0
    SLICE_X139Y233       MUXF7 (Prop_muxf7_I1_O)      0.108     5.881 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state_reg[3]_i_5/O
                         net (fo=1, routed)           0.350     6.231    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]_0
    SLICE_X139Y232       LUT5 (Prop_lut5_I4_O)        0.124     6.355 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.377     6.732    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X139Y230       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.142    14.201    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y230       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.353    14.555    
                         clock uncertainty           -0.035    14.519    
    SLICE_X139Y230       FDRE (Setup_fdre_C_CE)      -0.201    14.318    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                          -6.732    
  -------------------------------------------------------------------
                         slack                                  7.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.565     2.062    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X137Y226       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y226       FDRE (Prop_fdre_C_Q)         0.100     2.162 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.217    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X137Y226       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.768     2.422    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X137Y226       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.359     2.062    
    SLICE_X137Y226       FDRE (Hold_fdre_C_D)         0.047     2.109    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.569     2.066    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X135Y230       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y230       FDRE (Prop_fdre_C_Q)         0.100     2.166 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.221    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X135Y230       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.772     2.426    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X135Y230       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.359     2.066    
    SLICE_X135Y230       FDRE (Hold_fdre_C_D)         0.047     2.113    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.897%)  route 0.082ns (39.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.566     2.063    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X139Y222       FDCE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y222       FDCE (Prop_fdce_C_Q)         0.100     2.163 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/Q
                         net (fo=4, routed)           0.082     2.246    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg__0[6]
    SLICE_X138Y222       LUT3 (Prop_lut3_I2_O)        0.028     2.274 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count[7]_i_2__0/O
                         net (fo=1, routed)           0.000     2.274    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/p_0_in[7]
    SLICE_X138Y222       FDCE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.770     2.424    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X138Y222       FDCE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.349     2.074    
    SLICE_X138Y222       FDCE (Hold_fdce_C_D)         0.087     2.161    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.577     2.074    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X144Y243       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y243       FDRE (Prop_fdre_C_Q)         0.100     2.174 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     2.235    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X144Y243       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.783     2.437    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X144Y243       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.362     2.074    
    SLICE_X144Y243       FDRE (Hold_fdre_C_D)         0.047     2.121    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.574     2.071    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X144Y237       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y237       FDRE (Prop_fdre_C_Q)         0.100     2.171 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     2.232    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync1
    SLICE_X144Y237       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.779     2.433    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X144Y237       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/C
                         clock pessimism             -0.361     2.071    
    SLICE_X144Y237       FDRE (Hold_fdre_C_D)         0.047     2.118    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.573     2.070    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X144Y235       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y235       FDRE (Prop_fdre_C_Q)         0.100     2.170 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.060     2.231    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X144Y235       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.778     2.432    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X144Y235       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.361     2.070    
    SLICE_X144Y235       FDRE (Hold_fdre_C_D)         0.047     2.117    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.571     2.068    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X138Y232       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y232       FDRE (Prop_fdre_C_Q)         0.118     2.186 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.241    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X138Y232       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.775     2.429    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X138Y232       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.360     2.068    
    SLICE_X138Y232       FDRE (Hold_fdre_C_D)         0.042     2.110    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.572     2.069    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X142Y233       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y233       FDRE (Prop_fdre_C_Q)         0.118     2.187 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.242    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync1
    SLICE_X142Y233       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.776     2.430    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X142Y233       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/C
                         clock pessimism             -0.360     2.069    
    SLICE_X142Y233       FDRE (Hold_fdre_C_D)         0.042     2.111    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.568     2.065    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X138Y229       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y229       FDRE (Prop_fdre_C_Q)         0.118     2.183 r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.238    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X138Y229       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.772     2.426    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X138Y229       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.360     2.065    
    SLICE_X138Y229       FDRE (Hold_fdre_C_D)         0.042     2.107    decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.576     2.073    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X142Y240       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y240       FDRE (Prop_fdre_C_Q)         0.118     2.191 r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.246    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X142Y240       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.782     2.436    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X142Y240       FDRE                                         r  decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.362     2.073    
    SLICE_X142Y240       FDRE (Hold_fdre_C_D)         0.042     2.115    decode_support_i/decode_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drpclk_in_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DRP_CLK_IN_P }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y8  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y8  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y2   decode_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0       DRP_CLK_BUFG/I
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X137Y222      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X139Y222      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X136Y227      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[1]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X136Y227      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[3]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X137Y227      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[8]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X138Y232      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X138Y229      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X138Y229      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X138Y229      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X135Y230      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X135Y230      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X135Y230      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5/C
Low Pulse Width   Slow    FDCE/C                        n/a            0.400         5.000       4.600      SLICE_X137Y222      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.400         5.000       4.600      SLICE_X137Y222      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C                        n/a            0.400         5.000       4.600      SLICE_X139Y222      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.400         5.000       4.600      SLICE_X139Y222      decode_support_i/decode_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X145Y224      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X145Y224      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X145Y225      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X143Y225      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X145Y225      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X143Y225      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X145Y229      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[28]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X145Y229      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[29]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X145Y229      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[30]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X143Y229      decode_support_i/decode_init_i/inst/gt0_rx_cdrlock_counter_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  top_ber_fifo/ber_pll/inst/clk_in1
  To Clock:  top_ber_fifo/ber_pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_ber_fifo/ber_pll/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_ber_fifo/ber_pll/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y6  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y6  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y6  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y6  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y6  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y6  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.250ns  (required time - arrival time)
  Source:                 top_ber_com/error_num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/error_num_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.637ns  (logic 6.783ns (53.675%)  route 5.854ns (46.325%))
  Logic Levels:           34  (CARRY4=22 LUT2=12)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 21.391 - 20.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.752     1.752    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -2.030 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -0.093    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.598     1.598    top_ber_com/clk
    SLICE_X23Y333        FDRE                                         r  top_ber_com/error_num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y333        FDRE (Prop_fdre_C_Q)         0.223     1.821 r  top_ber_com/error_num2_reg[0]/Q
                         net (fo=2, routed)           0.463     2.284    top_ber_com/error_num2_reg[0]
    SLICE_X27Y333        LUT2 (Prop_lut2_I1_O)        0.043     2.327 r  top_ber_com/error_num[3]_i_75/O
                         net (fo=1, routed)           0.000     2.327    top_ber_com/error_num[3]_i_75_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.586 r  top_ber_com/error_num_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000     2.586    top_ber_com/error_num_reg[3]_i_67_n_0
    SLICE_X27Y334        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.752 r  top_ber_com/error_num_reg[7]_i_67/O[1]
                         net (fo=2, routed)           0.355     3.108    top_ber_com/error_num_reg14[5]
    SLICE_X26Y334        LUT2 (Prop_lut2_I0_O)        0.123     3.231 r  top_ber_com/error_num[7]_i_70/O
                         net (fo=1, routed)           0.000     3.231    top_ber_com/error_num[7]_i_70_n_0
    SLICE_X26Y334        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     3.543 r  top_ber_com/error_num_reg[7]_i_62/O[3]
                         net (fo=2, routed)           0.580     4.123    top_ber_com/error_num_reg[7]_i_62_n_4
    SLICE_X28Y339        LUT2 (Prop_lut2_I0_O)        0.120     4.243 r  top_ber_com/error_num[7]_i_63/O
                         net (fo=1, routed)           0.000     4.243    top_ber_com/error_num[7]_i_63_n_0
    SLICE_X28Y339        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.436 r  top_ber_com/error_num_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.436    top_ber_com/error_num_reg[7]_i_57_n_0
    SLICE_X28Y340        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.602 r  top_ber_com/error_num_reg[11]_i_57/O[1]
                         net (fo=2, routed)           0.570     5.172    top_ber_com/error_num_reg12[9]
    SLICE_X25Y335        LUT2 (Prop_lut2_I0_O)        0.123     5.295 r  top_ber_com/error_num[11]_i_60/O
                         net (fo=1, routed)           0.000     5.295    top_ber_com/error_num[11]_i_60_n_0
    SLICE_X25Y335        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     5.607 r  top_ber_com/error_num_reg[11]_i_52/O[3]
                         net (fo=2, routed)           0.418     6.025    top_ber_com/error_num_reg[11]_i_52_n_4
    SLICE_X30Y335        LUT2 (Prop_lut2_I0_O)        0.120     6.145 r  top_ber_com/error_num[11]_i_53/O
                         net (fo=1, routed)           0.000     6.145    top_ber_com/error_num[11]_i_53_n_0
    SLICE_X30Y335        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.338 r  top_ber_com/error_num_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.338    top_ber_com/error_num_reg[11]_i_47_n_0
    SLICE_X30Y336        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.504 r  top_ber_com/error_num_reg[15]_i_47/O[1]
                         net (fo=2, routed)           0.250     6.753    top_ber_com/error_num_reg[15]_i_47_n_6
    SLICE_X33Y337        LUT2 (Prop_lut2_I0_O)        0.123     6.876 r  top_ber_com/error_num[15]_i_50/O
                         net (fo=1, routed)           0.000     6.876    top_ber_com/error_num[15]_i_50_n_0
    SLICE_X33Y337        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     7.188 r  top_ber_com/error_num_reg[15]_i_42/O[3]
                         net (fo=2, routed)           0.326     7.514    top_ber_com/error_num_reg[15]_i_42_n_4
    SLICE_X34Y337        LUT2 (Prop_lut2_I0_O)        0.120     7.634 r  top_ber_com/error_num[15]_i_43/O
                         net (fo=1, routed)           0.000     7.634    top_ber_com/error_num[15]_i_43_n_0
    SLICE_X34Y337        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.827 r  top_ber_com/error_num_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.827    top_ber_com/error_num_reg[15]_i_37_n_0
    SLICE_X34Y338        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.993 r  top_ber_com/error_num_reg[19]_i_37/O[1]
                         net (fo=2, routed)           0.325     8.318    top_ber_com/error_num_reg8[17]
    SLICE_X37Y338        LUT2 (Prop_lut2_I0_O)        0.123     8.441 r  top_ber_com/error_num[19]_i_40/O
                         net (fo=1, routed)           0.000     8.441    top_ber_com/error_num[19]_i_40_n_0
    SLICE_X37Y338        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     8.753 r  top_ber_com/error_num_reg[19]_i_32/O[3]
                         net (fo=2, routed)           0.578     9.331    top_ber_com/p_0_in__0[19]
    SLICE_X39Y344        LUT2 (Prop_lut2_I0_O)        0.120     9.451 r  top_ber_com/error_num[19]_i_33/O
                         net (fo=1, routed)           0.000     9.451    top_ber_com/error_num[19]_i_33_n_0
    SLICE_X39Y344        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.644 r  top_ber_com/error_num_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.644    top_ber_com/error_num_reg[19]_i_27_n_0
    SLICE_X39Y345        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.810 r  top_ber_com/error_num_reg[23]_i_27/O[1]
                         net (fo=2, routed)           0.240    10.050    top_ber_com/p_1_in__1[21]
    SLICE_X41Y346        LUT2 (Prop_lut2_I0_O)        0.123    10.173 r  top_ber_com/error_num[23]_i_30/O
                         net (fo=1, routed)           0.000    10.173    top_ber_com/error_num[23]_i_30_n_0
    SLICE_X41Y346        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    10.485 r  top_ber_com/error_num_reg[23]_i_22/O[3]
                         net (fo=2, routed)           0.376    10.861    top_ber_com/p_2_in[23]
    SLICE_X42Y346        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    11.131 r  top_ber_com/error_num_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.131    top_ber_com/error_num_reg[23]_i_17_n_0
    SLICE_X42Y347        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.239 r  top_ber_com/error_num_reg[27]_i_17/O[0]
                         net (fo=2, routed)           0.325    11.564    top_ber_com/p_3_in[24]
    SLICE_X44Y347        LUT2 (Prop_lut2_I0_O)        0.123    11.687 r  top_ber_com/error_num[27]_i_21/O
                         net (fo=1, routed)           0.000    11.687    top_ber_com/error_num[27]_i_21_n_0
    SLICE_X44Y347        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    11.905 r  top_ber_com/error_num_reg[27]_i_12/O[1]
                         net (fo=2, routed)           0.413    12.318    top_ber_com/p_4_in[25]
    SLICE_X45Y344        LUT2 (Prop_lut2_I0_O)        0.123    12.441 r  top_ber_com/error_num[27]_i_15/O
                         net (fo=1, routed)           0.000    12.441    top_ber_com/error_num[27]_i_15_n_0
    SLICE_X45Y344        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    12.723 r  top_ber_com/error_num_reg[27]_i_7/O[2]
                         net (fo=2, routed)           0.370    13.093    top_ber_com/p_5_in[26]
    SLICE_X47Y342        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276    13.369 r  top_ber_com/error_num_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.369    top_ber_com/error_num_reg[27]_i_2_n_0
    SLICE_X47Y343        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.535 r  top_ber_com/error_num_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.265    13.800    top_ber_com/p_6_in[29]
    SLICE_X48Y342        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.435    14.235 r  top_ber_com/error_num_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    14.235    top_ber_com/error_num_reg0[31]
    SLICE_X48Y342        FDRE                                         r  top_ber_com/error_num_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.391    21.391    top_ber_com/clk
    SLICE_X48Y342        FDRE                                         r  top_ber_com/error_num_reg[31]/C
                         clock pessimism              0.153    21.544    
                         clock uncertainty           -0.108    21.436    
    SLICE_X48Y342        FDRE (Setup_fdre_C_D)        0.049    21.485    top_ber_com/error_num_reg[31]
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                  7.250    

Slack (MET) :             7.280ns  (required time - arrival time)
  Source:                 top_ber_com/error_num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/error_num_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.607ns  (logic 6.753ns (53.565%)  route 5.854ns (46.435%))
  Logic Levels:           34  (CARRY4=22 LUT2=12)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 21.391 - 20.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.752     1.752    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -2.030 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -0.093    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.598     1.598    top_ber_com/clk
    SLICE_X23Y333        FDRE                                         r  top_ber_com/error_num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y333        FDRE (Prop_fdre_C_Q)         0.223     1.821 r  top_ber_com/error_num2_reg[0]/Q
                         net (fo=2, routed)           0.463     2.284    top_ber_com/error_num2_reg[0]
    SLICE_X27Y333        LUT2 (Prop_lut2_I1_O)        0.043     2.327 r  top_ber_com/error_num[3]_i_75/O
                         net (fo=1, routed)           0.000     2.327    top_ber_com/error_num[3]_i_75_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.586 r  top_ber_com/error_num_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000     2.586    top_ber_com/error_num_reg[3]_i_67_n_0
    SLICE_X27Y334        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.752 r  top_ber_com/error_num_reg[7]_i_67/O[1]
                         net (fo=2, routed)           0.355     3.108    top_ber_com/error_num_reg14[5]
    SLICE_X26Y334        LUT2 (Prop_lut2_I0_O)        0.123     3.231 r  top_ber_com/error_num[7]_i_70/O
                         net (fo=1, routed)           0.000     3.231    top_ber_com/error_num[7]_i_70_n_0
    SLICE_X26Y334        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     3.543 r  top_ber_com/error_num_reg[7]_i_62/O[3]
                         net (fo=2, routed)           0.580     4.123    top_ber_com/error_num_reg[7]_i_62_n_4
    SLICE_X28Y339        LUT2 (Prop_lut2_I0_O)        0.120     4.243 r  top_ber_com/error_num[7]_i_63/O
                         net (fo=1, routed)           0.000     4.243    top_ber_com/error_num[7]_i_63_n_0
    SLICE_X28Y339        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.436 r  top_ber_com/error_num_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.436    top_ber_com/error_num_reg[7]_i_57_n_0
    SLICE_X28Y340        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.602 r  top_ber_com/error_num_reg[11]_i_57/O[1]
                         net (fo=2, routed)           0.570     5.172    top_ber_com/error_num_reg12[9]
    SLICE_X25Y335        LUT2 (Prop_lut2_I0_O)        0.123     5.295 r  top_ber_com/error_num[11]_i_60/O
                         net (fo=1, routed)           0.000     5.295    top_ber_com/error_num[11]_i_60_n_0
    SLICE_X25Y335        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     5.607 r  top_ber_com/error_num_reg[11]_i_52/O[3]
                         net (fo=2, routed)           0.418     6.025    top_ber_com/error_num_reg[11]_i_52_n_4
    SLICE_X30Y335        LUT2 (Prop_lut2_I0_O)        0.120     6.145 r  top_ber_com/error_num[11]_i_53/O
                         net (fo=1, routed)           0.000     6.145    top_ber_com/error_num[11]_i_53_n_0
    SLICE_X30Y335        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.338 r  top_ber_com/error_num_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.338    top_ber_com/error_num_reg[11]_i_47_n_0
    SLICE_X30Y336        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.504 r  top_ber_com/error_num_reg[15]_i_47/O[1]
                         net (fo=2, routed)           0.250     6.753    top_ber_com/error_num_reg[15]_i_47_n_6
    SLICE_X33Y337        LUT2 (Prop_lut2_I0_O)        0.123     6.876 r  top_ber_com/error_num[15]_i_50/O
                         net (fo=1, routed)           0.000     6.876    top_ber_com/error_num[15]_i_50_n_0
    SLICE_X33Y337        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     7.188 r  top_ber_com/error_num_reg[15]_i_42/O[3]
                         net (fo=2, routed)           0.326     7.514    top_ber_com/error_num_reg[15]_i_42_n_4
    SLICE_X34Y337        LUT2 (Prop_lut2_I0_O)        0.120     7.634 r  top_ber_com/error_num[15]_i_43/O
                         net (fo=1, routed)           0.000     7.634    top_ber_com/error_num[15]_i_43_n_0
    SLICE_X34Y337        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.827 r  top_ber_com/error_num_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.827    top_ber_com/error_num_reg[15]_i_37_n_0
    SLICE_X34Y338        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.993 r  top_ber_com/error_num_reg[19]_i_37/O[1]
                         net (fo=2, routed)           0.325     8.318    top_ber_com/error_num_reg8[17]
    SLICE_X37Y338        LUT2 (Prop_lut2_I0_O)        0.123     8.441 r  top_ber_com/error_num[19]_i_40/O
                         net (fo=1, routed)           0.000     8.441    top_ber_com/error_num[19]_i_40_n_0
    SLICE_X37Y338        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     8.753 r  top_ber_com/error_num_reg[19]_i_32/O[3]
                         net (fo=2, routed)           0.578     9.331    top_ber_com/p_0_in__0[19]
    SLICE_X39Y344        LUT2 (Prop_lut2_I0_O)        0.120     9.451 r  top_ber_com/error_num[19]_i_33/O
                         net (fo=1, routed)           0.000     9.451    top_ber_com/error_num[19]_i_33_n_0
    SLICE_X39Y344        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.644 r  top_ber_com/error_num_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.644    top_ber_com/error_num_reg[19]_i_27_n_0
    SLICE_X39Y345        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.810 r  top_ber_com/error_num_reg[23]_i_27/O[1]
                         net (fo=2, routed)           0.240    10.050    top_ber_com/p_1_in__1[21]
    SLICE_X41Y346        LUT2 (Prop_lut2_I0_O)        0.123    10.173 r  top_ber_com/error_num[23]_i_30/O
                         net (fo=1, routed)           0.000    10.173    top_ber_com/error_num[23]_i_30_n_0
    SLICE_X41Y346        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    10.485 r  top_ber_com/error_num_reg[23]_i_22/O[3]
                         net (fo=2, routed)           0.376    10.861    top_ber_com/p_2_in[23]
    SLICE_X42Y346        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    11.131 r  top_ber_com/error_num_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.131    top_ber_com/error_num_reg[23]_i_17_n_0
    SLICE_X42Y347        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.239 r  top_ber_com/error_num_reg[27]_i_17/O[0]
                         net (fo=2, routed)           0.325    11.564    top_ber_com/p_3_in[24]
    SLICE_X44Y347        LUT2 (Prop_lut2_I0_O)        0.123    11.687 r  top_ber_com/error_num[27]_i_21/O
                         net (fo=1, routed)           0.000    11.687    top_ber_com/error_num[27]_i_21_n_0
    SLICE_X44Y347        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    11.905 r  top_ber_com/error_num_reg[27]_i_12/O[1]
                         net (fo=2, routed)           0.413    12.318    top_ber_com/p_4_in[25]
    SLICE_X45Y344        LUT2 (Prop_lut2_I0_O)        0.123    12.441 r  top_ber_com/error_num[27]_i_15/O
                         net (fo=1, routed)           0.000    12.441    top_ber_com/error_num[27]_i_15_n_0
    SLICE_X45Y344        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    12.723 r  top_ber_com/error_num_reg[27]_i_7/O[2]
                         net (fo=2, routed)           0.370    13.093    top_ber_com/p_5_in[26]
    SLICE_X47Y342        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276    13.369 r  top_ber_com/error_num_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.369    top_ber_com/error_num_reg[27]_i_2_n_0
    SLICE_X47Y343        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.535 r  top_ber_com/error_num_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.265    13.800    top_ber_com/p_6_in[29]
    SLICE_X48Y342        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.405    14.205 r  top_ber_com/error_num_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    14.205    top_ber_com/error_num_reg0[30]
    SLICE_X48Y342        FDRE                                         r  top_ber_com/error_num_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.391    21.391    top_ber_com/clk
    SLICE_X48Y342        FDRE                                         r  top_ber_com/error_num_reg[30]/C
                         clock pessimism              0.153    21.544    
                         clock uncertainty           -0.108    21.436    
    SLICE_X48Y342        FDRE (Setup_fdre_C_D)        0.049    21.485    top_ber_com/error_num_reg[30]
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                         -14.205    
  -------------------------------------------------------------------
                         slack                                  7.280    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 top_ber_com/error_num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/error_num_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.522ns  (logic 6.628ns (52.929%)  route 5.894ns (47.071%))
  Logic Levels:           36  (CARRY4=22 LUT2=14)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 21.391 - 20.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.752     1.752    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -2.030 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -0.093    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.598     1.598    top_ber_com/clk
    SLICE_X23Y333        FDRE                                         r  top_ber_com/error_num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y333        FDRE (Prop_fdre_C_Q)         0.223     1.821 r  top_ber_com/error_num2_reg[0]/Q
                         net (fo=2, routed)           0.463     2.284    top_ber_com/error_num2_reg[0]
    SLICE_X27Y333        LUT2 (Prop_lut2_I1_O)        0.043     2.327 r  top_ber_com/error_num[3]_i_75/O
                         net (fo=1, routed)           0.000     2.327    top_ber_com/error_num[3]_i_75_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.586 r  top_ber_com/error_num_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000     2.586    top_ber_com/error_num_reg[3]_i_67_n_0
    SLICE_X27Y334        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.752 r  top_ber_com/error_num_reg[7]_i_67/O[1]
                         net (fo=2, routed)           0.355     3.108    top_ber_com/error_num_reg14[5]
    SLICE_X26Y334        LUT2 (Prop_lut2_I0_O)        0.123     3.231 r  top_ber_com/error_num[7]_i_70/O
                         net (fo=1, routed)           0.000     3.231    top_ber_com/error_num[7]_i_70_n_0
    SLICE_X26Y334        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     3.543 r  top_ber_com/error_num_reg[7]_i_62/O[3]
                         net (fo=2, routed)           0.580     4.123    top_ber_com/error_num_reg[7]_i_62_n_4
    SLICE_X28Y339        LUT2 (Prop_lut2_I0_O)        0.120     4.243 r  top_ber_com/error_num[7]_i_63/O
                         net (fo=1, routed)           0.000     4.243    top_ber_com/error_num[7]_i_63_n_0
    SLICE_X28Y339        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.436 r  top_ber_com/error_num_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.436    top_ber_com/error_num_reg[7]_i_57_n_0
    SLICE_X28Y340        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.602 r  top_ber_com/error_num_reg[11]_i_57/O[1]
                         net (fo=2, routed)           0.570     5.172    top_ber_com/error_num_reg12[9]
    SLICE_X25Y335        LUT2 (Prop_lut2_I0_O)        0.123     5.295 r  top_ber_com/error_num[11]_i_60/O
                         net (fo=1, routed)           0.000     5.295    top_ber_com/error_num[11]_i_60_n_0
    SLICE_X25Y335        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     5.607 r  top_ber_com/error_num_reg[11]_i_52/O[3]
                         net (fo=2, routed)           0.418     6.025    top_ber_com/error_num_reg[11]_i_52_n_4
    SLICE_X30Y335        LUT2 (Prop_lut2_I0_O)        0.120     6.145 r  top_ber_com/error_num[11]_i_53/O
                         net (fo=1, routed)           0.000     6.145    top_ber_com/error_num[11]_i_53_n_0
    SLICE_X30Y335        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.338 r  top_ber_com/error_num_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.338    top_ber_com/error_num_reg[11]_i_47_n_0
    SLICE_X30Y336        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.504 r  top_ber_com/error_num_reg[15]_i_47/O[1]
                         net (fo=2, routed)           0.250     6.753    top_ber_com/error_num_reg[15]_i_47_n_6
    SLICE_X33Y337        LUT2 (Prop_lut2_I0_O)        0.123     6.876 r  top_ber_com/error_num[15]_i_50/O
                         net (fo=1, routed)           0.000     6.876    top_ber_com/error_num[15]_i_50_n_0
    SLICE_X33Y337        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     7.188 r  top_ber_com/error_num_reg[15]_i_42/O[3]
                         net (fo=2, routed)           0.326     7.514    top_ber_com/error_num_reg[15]_i_42_n_4
    SLICE_X34Y337        LUT2 (Prop_lut2_I0_O)        0.120     7.634 r  top_ber_com/error_num[15]_i_43/O
                         net (fo=1, routed)           0.000     7.634    top_ber_com/error_num[15]_i_43_n_0
    SLICE_X34Y337        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.827 r  top_ber_com/error_num_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.827    top_ber_com/error_num_reg[15]_i_37_n_0
    SLICE_X34Y338        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.993 r  top_ber_com/error_num_reg[19]_i_37/O[1]
                         net (fo=2, routed)           0.325     8.318    top_ber_com/error_num_reg8[17]
    SLICE_X37Y338        LUT2 (Prop_lut2_I0_O)        0.123     8.441 r  top_ber_com/error_num[19]_i_40/O
                         net (fo=1, routed)           0.000     8.441    top_ber_com/error_num[19]_i_40_n_0
    SLICE_X37Y338        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     8.753 r  top_ber_com/error_num_reg[19]_i_32/O[3]
                         net (fo=2, routed)           0.578     9.331    top_ber_com/p_0_in__0[19]
    SLICE_X39Y344        LUT2 (Prop_lut2_I0_O)        0.120     9.451 r  top_ber_com/error_num[19]_i_33/O
                         net (fo=1, routed)           0.000     9.451    top_ber_com/error_num[19]_i_33_n_0
    SLICE_X39Y344        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.644 r  top_ber_com/error_num_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.644    top_ber_com/error_num_reg[19]_i_27_n_0
    SLICE_X39Y345        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.810 r  top_ber_com/error_num_reg[23]_i_27/O[1]
                         net (fo=2, routed)           0.240    10.050    top_ber_com/p_1_in__1[21]
    SLICE_X41Y346        LUT2 (Prop_lut2_I0_O)        0.123    10.173 r  top_ber_com/error_num[23]_i_30/O
                         net (fo=1, routed)           0.000    10.173    top_ber_com/error_num[23]_i_30_n_0
    SLICE_X41Y346        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    10.485 r  top_ber_com/error_num_reg[23]_i_22/O[3]
                         net (fo=2, routed)           0.376    10.861    top_ber_com/p_2_in[23]
    SLICE_X42Y346        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    11.131 r  top_ber_com/error_num_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.131    top_ber_com/error_num_reg[23]_i_17_n_0
    SLICE_X42Y347        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.239 r  top_ber_com/error_num_reg[27]_i_17/O[0]
                         net (fo=2, routed)           0.325    11.564    top_ber_com/p_3_in[24]
    SLICE_X44Y347        LUT2 (Prop_lut2_I0_O)        0.123    11.687 r  top_ber_com/error_num[27]_i_21/O
                         net (fo=1, routed)           0.000    11.687    top_ber_com/error_num[27]_i_21_n_0
    SLICE_X44Y347        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    11.905 r  top_ber_com/error_num_reg[27]_i_12/O[1]
                         net (fo=2, routed)           0.413    12.318    top_ber_com/p_4_in[25]
    SLICE_X45Y344        LUT2 (Prop_lut2_I0_O)        0.123    12.441 r  top_ber_com/error_num[27]_i_15/O
                         net (fo=1, routed)           0.000    12.441    top_ber_com/error_num[27]_i_15_n_0
    SLICE_X45Y344        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    12.723 r  top_ber_com/error_num_reg[27]_i_7/O[2]
                         net (fo=2, routed)           0.323    13.046    top_ber_com/p_5_in[26]
    SLICE_X47Y342        LUT2 (Prop_lut2_I0_O)        0.122    13.168 r  top_ber_com/error_num[27]_i_9/O
                         net (fo=1, routed)           0.000    13.168    top_ber_com/error_num[27]_i_9_n_0
    SLICE_X47Y342        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    13.285 r  top_ber_com/error_num_reg[27]_i_2/O[2]
                         net (fo=2, routed)           0.352    13.637    top_ber_com/p_6_in[26]
    SLICE_X48Y341        LUT2 (Prop_lut2_I0_O)        0.122    13.759 r  top_ber_com/error_num[27]_i_4/O
                         net (fo=1, routed)           0.000    13.759    top_ber_com/error_num[27]_i_4_n_0
    SLICE_X48Y341        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.954 r  top_ber_com/error_num_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.954    top_ber_com/error_num_reg[27]_i_1_n_0
    SLICE_X48Y342        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    14.120 r  top_ber_com/error_num_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.120    top_ber_com/error_num_reg0[29]
    SLICE_X48Y342        FDRE                                         r  top_ber_com/error_num_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.391    21.391    top_ber_com/clk
    SLICE_X48Y342        FDRE                                         r  top_ber_com/error_num_reg[29]/C
                         clock pessimism              0.153    21.544    
                         clock uncertainty           -0.108    21.436    
    SLICE_X48Y342        FDRE (Setup_fdre_C_D)        0.049    21.485    top_ber_com/error_num_reg[29]
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                         -14.120    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 top_ber_com/error_num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/error_num_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.467ns  (logic 6.573ns (52.721%)  route 5.894ns (47.279%))
  Logic Levels:           36  (CARRY4=22 LUT2=14)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.391ns = ( 21.391 - 20.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.752     1.752    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -2.030 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -0.093    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.598     1.598    top_ber_com/clk
    SLICE_X23Y333        FDRE                                         r  top_ber_com/error_num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y333        FDRE (Prop_fdre_C_Q)         0.223     1.821 r  top_ber_com/error_num2_reg[0]/Q
                         net (fo=2, routed)           0.463     2.284    top_ber_com/error_num2_reg[0]
    SLICE_X27Y333        LUT2 (Prop_lut2_I1_O)        0.043     2.327 r  top_ber_com/error_num[3]_i_75/O
                         net (fo=1, routed)           0.000     2.327    top_ber_com/error_num[3]_i_75_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.586 r  top_ber_com/error_num_reg[3]_i_67/CO[3]
                         net (fo=1, routed)           0.000     2.586    top_ber_com/error_num_reg[3]_i_67_n_0
    SLICE_X27Y334        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.752 r  top_ber_com/error_num_reg[7]_i_67/O[1]
                         net (fo=2, routed)           0.355     3.108    top_ber_com/error_num_reg14[5]
    SLICE_X26Y334        LUT2 (Prop_lut2_I0_O)        0.123     3.231 r  top_ber_com/error_num[7]_i_70/O
                         net (fo=1, routed)           0.000     3.231    top_ber_com/error_num[7]_i_70_n_0
    SLICE_X26Y334        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     3.543 r  top_ber_com/error_num_reg[7]_i_62/O[3]
                         net (fo=2, routed)           0.580     4.123    top_ber_com/error_num_reg[7]_i_62_n_4
    SLICE_X28Y339        LUT2 (Prop_lut2_I0_O)        0.120     4.243 r  top_ber_com/error_num[7]_i_63/O
                         net (fo=1, routed)           0.000     4.243    top_ber_com/error_num[7]_i_63_n_0
    SLICE_X28Y339        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.436 r  top_ber_com/error_num_reg[7]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.436    top_ber_com/error_num_reg[7]_i_57_n_0
    SLICE_X28Y340        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.602 r  top_ber_com/error_num_reg[11]_i_57/O[1]
                         net (fo=2, routed)           0.570     5.172    top_ber_com/error_num_reg12[9]
    SLICE_X25Y335        LUT2 (Prop_lut2_I0_O)        0.123     5.295 r  top_ber_com/error_num[11]_i_60/O
                         net (fo=1, routed)           0.000     5.295    top_ber_com/error_num[11]_i_60_n_0
    SLICE_X25Y335        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     5.607 r  top_ber_com/error_num_reg[11]_i_52/O[3]
                         net (fo=2, routed)           0.418     6.025    top_ber_com/error_num_reg[11]_i_52_n_4
    SLICE_X30Y335        LUT2 (Prop_lut2_I0_O)        0.120     6.145 r  top_ber_com/error_num[11]_i_53/O
                         net (fo=1, routed)           0.000     6.145    top_ber_com/error_num[11]_i_53_n_0
    SLICE_X30Y335        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.338 r  top_ber_com/error_num_reg[11]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.338    top_ber_com/error_num_reg[11]_i_47_n_0
    SLICE_X30Y336        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.504 r  top_ber_com/error_num_reg[15]_i_47/O[1]
                         net (fo=2, routed)           0.250     6.753    top_ber_com/error_num_reg[15]_i_47_n_6
    SLICE_X33Y337        LUT2 (Prop_lut2_I0_O)        0.123     6.876 r  top_ber_com/error_num[15]_i_50/O
                         net (fo=1, routed)           0.000     6.876    top_ber_com/error_num[15]_i_50_n_0
    SLICE_X33Y337        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     7.188 r  top_ber_com/error_num_reg[15]_i_42/O[3]
                         net (fo=2, routed)           0.326     7.514    top_ber_com/error_num_reg[15]_i_42_n_4
    SLICE_X34Y337        LUT2 (Prop_lut2_I0_O)        0.120     7.634 r  top_ber_com/error_num[15]_i_43/O
                         net (fo=1, routed)           0.000     7.634    top_ber_com/error_num[15]_i_43_n_0
    SLICE_X34Y337        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.827 r  top_ber_com/error_num_reg[15]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.827    top_ber_com/error_num_reg[15]_i_37_n_0
    SLICE_X34Y338        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.993 r  top_ber_com/error_num_reg[19]_i_37/O[1]
                         net (fo=2, routed)           0.325     8.318    top_ber_com/error_num_reg8[17]
    SLICE_X37Y338        LUT2 (Prop_lut2_I0_O)        0.123     8.441 r  top_ber_com/error_num[19]_i_40/O
                         net (fo=1, routed)           0.000     8.441    top_ber_com/error_num[19]_i_40_n_0
    SLICE_X37Y338        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     8.753 r  top_ber_com/error_num_reg[19]_i_32/O[3]
                         net (fo=2, routed)           0.578     9.331    top_ber_com/p_0_in__0[19]
    SLICE_X39Y344        LUT2 (Prop_lut2_I0_O)        0.120     9.451 r  top_ber_com/error_num[19]_i_33/O
                         net (fo=1, routed)           0.000     9.451    top_ber_com/error_num[19]_i_33_n_0
    SLICE_X39Y344        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.644 r  top_ber_com/error_num_reg[19]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.644    top_ber_com/error_num_reg[19]_i_27_n_0
    SLICE_X39Y345        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.810 r  top_ber_com/error_num_reg[23]_i_27/O[1]
                         net (fo=2, routed)           0.240    10.050    top_ber_com/p_1_in__1[21]
    SLICE_X41Y346        LUT2 (Prop_lut2_I0_O)        0.123    10.173 r  top_ber_com/error_num[23]_i_30/O
                         net (fo=1, routed)           0.000    10.173    top_ber_com/error_num[23]_i_30_n_0
    SLICE_X41Y346        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    10.485 r  top_ber_com/error_num_reg[23]_i_22/O[3]
                         net (fo=2, routed)           0.376    10.861    top_ber_com/p_2_in[23]
    SLICE_X42Y346        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    11.131 r  top_ber_com/error_num_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000    11.131    top_ber_com/error_num_reg[23]_i_17_n_0
    SLICE_X42Y347        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.239 r  top_ber_com/error_num_reg[27]_i_17/O[0]
                         net (fo=2, routed)           0.325    11.564    top_ber_com/p_3_in[24]
    SLICE_X44Y347        LUT2 (Prop_lut2_I0_O)        0.123    11.687 r  top_ber_com/error_num[27]_i_21/O
                         net (fo=1, routed)           0.000    11.687    top_ber_com/error_num[27]_i_21_n_0
    SLICE_X44Y347        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    11.905 r  top_ber_com/error_num_reg[27]_i_12/O[1]
                         net (fo=2, routed)           0.413    12.318    top_ber_com/p_4_in[25]
    SLICE_X45Y344        LUT2 (Prop_lut2_I0_O)        0.123    12.441 r  top_ber_com/error_num[27]_i_15/O
                         net (fo=1, routed)           0.000    12.441    top_ber_com/error_num[27]_i_15_n_0
    SLICE_X45Y344        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    12.723 r  top_ber_com/error_num_reg[27]_i_7/O[2]
                         net (fo=2, routed)           0.323    13.046    top_ber_com/p_5_in[26]
    SLICE_X47Y342        LUT2 (Prop_lut2_I0_O)        0.122    13.168 r  top_ber_com/error_num[27]_i_9/O
                         net (fo=1, routed)           0.000    13.168    top_ber_com/error_num[27]_i_9_n_0
    SLICE_X47Y342        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    13.285 r  top_ber_com/error_num_reg[27]_i_2/O[2]
                         net (fo=2, routed)           0.352    13.637    top_ber_com/p_6_in[26]
    SLICE_X48Y341        LUT2 (Prop_lut2_I0_O)        0.122    13.759 r  top_ber_com/error_num[27]_i_4/O
                         net (fo=1, routed)           0.000    13.759    top_ber_com/error_num[27]_i_4_n_0
    SLICE_X48Y341        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.954 r  top_ber_com/error_num_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.954    top_ber_com/error_num_reg[27]_i_1_n_0
    SLICE_X48Y342        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    14.065 r  top_ber_com/error_num_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.065    top_ber_com/error_num_reg0[28]
    SLICE_X48Y342        FDRE                                         r  top_ber_com/error_num_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.391    21.391    top_ber_com/clk
    SLICE_X48Y342        FDRE                                         r  top_ber_com/error_num_reg[28]/C
                         clock pessimism              0.153    21.544    
                         clock uncertainty           -0.108    21.436    
    SLICE_X48Y342        FDRE (Setup_fdre_C_D)        0.049    21.485    top_ber_com/error_num_reg[28]
  -------------------------------------------------------------------
                         required time                         21.485    
                         arrival time                         -14.065    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.509ns  (required time - arrival time)
  Source:                 top_ber_com/error_num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/error_num_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.377ns  (logic 6.425ns (51.910%)  route 5.952ns (48.090%))
  Logic Levels:           33  (CARRY4=21 LUT2=12)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 21.390 - 20.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.752     1.752    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -2.030 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -0.093    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.598     1.598    top_ber_com/clk
    SLICE_X23Y333        FDRE                                         r  top_ber_com/error_num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y333        FDRE (Prop_fdre_C_Q)         0.223     1.821 r  top_ber_com/error_num2_reg[0]/Q
                         net (fo=2, routed)           0.463     2.284    top_ber_com/error_num2_reg[0]
    SLICE_X27Y333        LUT2 (Prop_lut2_I1_O)        0.043     2.327 r  top_ber_com/error_num[3]_i_75/O
                         net (fo=1, routed)           0.000     2.327    top_ber_com/error_num[3]_i_75_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266     2.593 r  top_ber_com/error_num_reg[3]_i_67/O[2]
                         net (fo=2, routed)           0.354     2.948    top_ber_com/error_num_reg14[2]
    SLICE_X26Y333        LUT2 (Prop_lut2_I0_O)        0.122     3.070 r  top_ber_com/error_num[3]_i_69/O
                         net (fo=1, routed)           0.000     3.070    top_ber_com/error_num[3]_i_69_n_0
    SLICE_X26Y333        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     3.248 r  top_ber_com/error_num_reg[3]_i_62/O[3]
                         net (fo=2, routed)           0.557     3.804    top_ber_com/error_num_reg[3]_i_62_n_4
    SLICE_X28Y338        LUT2 (Prop_lut2_I0_O)        0.120     3.924 r  top_ber_com/error_num[3]_i_63/O
                         net (fo=1, routed)           0.000     3.924    top_ber_com/error_num[3]_i_63_n_0
    SLICE_X28Y338        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.117 r  top_ber_com/error_num_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.117    top_ber_com/error_num_reg[3]_i_57_n_0
    SLICE_X28Y339        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.283 r  top_ber_com/error_num_reg[7]_i_57/O[1]
                         net (fo=2, routed)           0.570     4.853    top_ber_com/error_num_reg12[5]
    SLICE_X25Y334        LUT2 (Prop_lut2_I0_O)        0.123     4.976 r  top_ber_com/error_num[7]_i_60/O
                         net (fo=1, routed)           0.000     4.976    top_ber_com/error_num[7]_i_60_n_0
    SLICE_X25Y334        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     5.288 r  top_ber_com/error_num_reg[7]_i_52/O[3]
                         net (fo=2, routed)           0.418     5.706    top_ber_com/error_num_reg[7]_i_52_n_4
    SLICE_X30Y334        LUT2 (Prop_lut2_I0_O)        0.120     5.826 r  top_ber_com/error_num[7]_i_53/O
                         net (fo=1, routed)           0.000     5.826    top_ber_com/error_num[7]_i_53_n_0
    SLICE_X30Y334        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.019 r  top_ber_com/error_num_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.019    top_ber_com/error_num_reg[7]_i_47_n_0
    SLICE_X30Y335        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.185 r  top_ber_com/error_num_reg[11]_i_47/O[1]
                         net (fo=2, routed)           0.250     6.434    top_ber_com/error_num_reg[11]_i_47_n_6
    SLICE_X33Y336        LUT2 (Prop_lut2_I0_O)        0.123     6.557 r  top_ber_com/error_num[11]_i_50/O
                         net (fo=1, routed)           0.000     6.557    top_ber_com/error_num[11]_i_50_n_0
    SLICE_X33Y336        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     6.869 r  top_ber_com/error_num_reg[11]_i_42/O[3]
                         net (fo=2, routed)           0.326     7.195    top_ber_com/error_num_reg[11]_i_42_n_4
    SLICE_X34Y336        LUT2 (Prop_lut2_I0_O)        0.120     7.315 r  top_ber_com/error_num[11]_i_43/O
                         net (fo=1, routed)           0.000     7.315    top_ber_com/error_num[11]_i_43_n_0
    SLICE_X34Y336        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.508 r  top_ber_com/error_num_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.508    top_ber_com/error_num_reg[11]_i_37_n_0
    SLICE_X34Y337        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.674 r  top_ber_com/error_num_reg[15]_i_37/O[1]
                         net (fo=2, routed)           0.325     7.999    top_ber_com/error_num_reg8[13]
    SLICE_X37Y337        LUT2 (Prop_lut2_I0_O)        0.123     8.122 r  top_ber_com/error_num[15]_i_40/O
                         net (fo=1, routed)           0.000     8.122    top_ber_com/error_num[15]_i_40_n_0
    SLICE_X37Y337        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     8.434 r  top_ber_com/error_num_reg[15]_i_32/O[3]
                         net (fo=2, routed)           0.578     9.012    top_ber_com/p_0_in__0[15]
    SLICE_X39Y343        LUT2 (Prop_lut2_I0_O)        0.120     9.132 r  top_ber_com/error_num[15]_i_33/O
                         net (fo=1, routed)           0.000     9.132    top_ber_com/error_num[15]_i_33_n_0
    SLICE_X39Y343        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.325 r  top_ber_com/error_num_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.325    top_ber_com/error_num_reg[15]_i_27_n_0
    SLICE_X39Y344        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.491 r  top_ber_com/error_num_reg[19]_i_27/O[1]
                         net (fo=2, routed)           0.240     9.731    top_ber_com/p_1_in__1[17]
    SLICE_X41Y345        LUT2 (Prop_lut2_I0_O)        0.123     9.854 r  top_ber_com/error_num[19]_i_30/O
                         net (fo=1, routed)           0.000     9.854    top_ber_com/error_num[19]_i_30_n_0
    SLICE_X41Y345        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    10.166 r  top_ber_com/error_num_reg[19]_i_22/O[3]
                         net (fo=2, routed)           0.376    10.542    top_ber_com/p_2_in[19]
    SLICE_X42Y345        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    10.812 r  top_ber_com/error_num_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.812    top_ber_com/error_num_reg[19]_i_17_n_0
    SLICE_X42Y346        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    10.920 r  top_ber_com/error_num_reg[23]_i_17/O[0]
                         net (fo=2, routed)           0.325    11.245    top_ber_com/p_3_in[20]
    SLICE_X44Y346        LUT2 (Prop_lut2_I0_O)        0.123    11.368 r  top_ber_com/error_num[23]_i_21/O
                         net (fo=1, routed)           0.000    11.368    top_ber_com/error_num[23]_i_21_n_0
    SLICE_X44Y346        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    11.586 r  top_ber_com/error_num_reg[23]_i_12/O[1]
                         net (fo=2, routed)           0.413    12.000    top_ber_com/p_4_in[21]
    SLICE_X45Y343        LUT2 (Prop_lut2_I0_O)        0.123    12.123 r  top_ber_com/error_num[23]_i_15/O
                         net (fo=1, routed)           0.000    12.123    top_ber_com/error_num[23]_i_15_n_0
    SLICE_X45Y343        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    12.405 r  top_ber_com/error_num_reg[23]_i_7/O[2]
                         net (fo=2, routed)           0.372    12.777    top_ber_com/p_5_in[22]
    SLICE_X47Y341        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276    13.053 r  top_ber_com/error_num_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.053    top_ber_com/error_num_reg[23]_i_2_n_0
    SLICE_X47Y342        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.219 r  top_ber_com/error_num_reg[27]_i_2/O[1]
                         net (fo=2, routed)           0.386    13.604    top_ber_com/p_6_in[25]
    SLICE_X48Y341        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.371    13.975 r  top_ber_com/error_num_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.975    top_ber_com/error_num_reg0[27]
    SLICE_X48Y341        FDRE                                         r  top_ber_com/error_num_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.390    21.390    top_ber_com/clk
    SLICE_X48Y341        FDRE                                         r  top_ber_com/error_num_reg[27]/C
                         clock pessimism              0.153    21.543    
                         clock uncertainty           -0.108    21.435    
    SLICE_X48Y341        FDRE (Setup_fdre_C_D)        0.049    21.484    top_ber_com/error_num_reg[27]
  -------------------------------------------------------------------
                         required time                         21.484    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  7.509    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 top_ber_com/error_num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/error_num_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.348ns  (logic 6.396ns (51.797%)  route 5.952ns (48.203%))
  Logic Levels:           33  (CARRY4=21 LUT2=12)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 21.390 - 20.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.752     1.752    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -2.030 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -0.093    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.598     1.598    top_ber_com/clk
    SLICE_X23Y333        FDRE                                         r  top_ber_com/error_num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y333        FDRE (Prop_fdre_C_Q)         0.223     1.821 r  top_ber_com/error_num2_reg[0]/Q
                         net (fo=2, routed)           0.463     2.284    top_ber_com/error_num2_reg[0]
    SLICE_X27Y333        LUT2 (Prop_lut2_I1_O)        0.043     2.327 r  top_ber_com/error_num[3]_i_75/O
                         net (fo=1, routed)           0.000     2.327    top_ber_com/error_num[3]_i_75_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266     2.593 r  top_ber_com/error_num_reg[3]_i_67/O[2]
                         net (fo=2, routed)           0.354     2.948    top_ber_com/error_num_reg14[2]
    SLICE_X26Y333        LUT2 (Prop_lut2_I0_O)        0.122     3.070 r  top_ber_com/error_num[3]_i_69/O
                         net (fo=1, routed)           0.000     3.070    top_ber_com/error_num[3]_i_69_n_0
    SLICE_X26Y333        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     3.248 r  top_ber_com/error_num_reg[3]_i_62/O[3]
                         net (fo=2, routed)           0.557     3.804    top_ber_com/error_num_reg[3]_i_62_n_4
    SLICE_X28Y338        LUT2 (Prop_lut2_I0_O)        0.120     3.924 r  top_ber_com/error_num[3]_i_63/O
                         net (fo=1, routed)           0.000     3.924    top_ber_com/error_num[3]_i_63_n_0
    SLICE_X28Y338        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.117 r  top_ber_com/error_num_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.117    top_ber_com/error_num_reg[3]_i_57_n_0
    SLICE_X28Y339        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.283 r  top_ber_com/error_num_reg[7]_i_57/O[1]
                         net (fo=2, routed)           0.570     4.853    top_ber_com/error_num_reg12[5]
    SLICE_X25Y334        LUT2 (Prop_lut2_I0_O)        0.123     4.976 r  top_ber_com/error_num[7]_i_60/O
                         net (fo=1, routed)           0.000     4.976    top_ber_com/error_num[7]_i_60_n_0
    SLICE_X25Y334        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     5.288 r  top_ber_com/error_num_reg[7]_i_52/O[3]
                         net (fo=2, routed)           0.418     5.706    top_ber_com/error_num_reg[7]_i_52_n_4
    SLICE_X30Y334        LUT2 (Prop_lut2_I0_O)        0.120     5.826 r  top_ber_com/error_num[7]_i_53/O
                         net (fo=1, routed)           0.000     5.826    top_ber_com/error_num[7]_i_53_n_0
    SLICE_X30Y334        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.019 r  top_ber_com/error_num_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.019    top_ber_com/error_num_reg[7]_i_47_n_0
    SLICE_X30Y335        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.185 r  top_ber_com/error_num_reg[11]_i_47/O[1]
                         net (fo=2, routed)           0.250     6.434    top_ber_com/error_num_reg[11]_i_47_n_6
    SLICE_X33Y336        LUT2 (Prop_lut2_I0_O)        0.123     6.557 r  top_ber_com/error_num[11]_i_50/O
                         net (fo=1, routed)           0.000     6.557    top_ber_com/error_num[11]_i_50_n_0
    SLICE_X33Y336        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     6.869 r  top_ber_com/error_num_reg[11]_i_42/O[3]
                         net (fo=2, routed)           0.326     7.195    top_ber_com/error_num_reg[11]_i_42_n_4
    SLICE_X34Y336        LUT2 (Prop_lut2_I0_O)        0.120     7.315 r  top_ber_com/error_num[11]_i_43/O
                         net (fo=1, routed)           0.000     7.315    top_ber_com/error_num[11]_i_43_n_0
    SLICE_X34Y336        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.508 r  top_ber_com/error_num_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.508    top_ber_com/error_num_reg[11]_i_37_n_0
    SLICE_X34Y337        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.674 r  top_ber_com/error_num_reg[15]_i_37/O[1]
                         net (fo=2, routed)           0.325     7.999    top_ber_com/error_num_reg8[13]
    SLICE_X37Y337        LUT2 (Prop_lut2_I0_O)        0.123     8.122 r  top_ber_com/error_num[15]_i_40/O
                         net (fo=1, routed)           0.000     8.122    top_ber_com/error_num[15]_i_40_n_0
    SLICE_X37Y337        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     8.434 r  top_ber_com/error_num_reg[15]_i_32/O[3]
                         net (fo=2, routed)           0.578     9.012    top_ber_com/p_0_in__0[15]
    SLICE_X39Y343        LUT2 (Prop_lut2_I0_O)        0.120     9.132 r  top_ber_com/error_num[15]_i_33/O
                         net (fo=1, routed)           0.000     9.132    top_ber_com/error_num[15]_i_33_n_0
    SLICE_X39Y343        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.325 r  top_ber_com/error_num_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.325    top_ber_com/error_num_reg[15]_i_27_n_0
    SLICE_X39Y344        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.491 r  top_ber_com/error_num_reg[19]_i_27/O[1]
                         net (fo=2, routed)           0.240     9.731    top_ber_com/p_1_in__1[17]
    SLICE_X41Y345        LUT2 (Prop_lut2_I0_O)        0.123     9.854 r  top_ber_com/error_num[19]_i_30/O
                         net (fo=1, routed)           0.000     9.854    top_ber_com/error_num[19]_i_30_n_0
    SLICE_X41Y345        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    10.166 r  top_ber_com/error_num_reg[19]_i_22/O[3]
                         net (fo=2, routed)           0.376    10.542    top_ber_com/p_2_in[19]
    SLICE_X42Y345        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    10.812 r  top_ber_com/error_num_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.812    top_ber_com/error_num_reg[19]_i_17_n_0
    SLICE_X42Y346        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    10.920 r  top_ber_com/error_num_reg[23]_i_17/O[0]
                         net (fo=2, routed)           0.325    11.245    top_ber_com/p_3_in[20]
    SLICE_X44Y346        LUT2 (Prop_lut2_I0_O)        0.123    11.368 r  top_ber_com/error_num[23]_i_21/O
                         net (fo=1, routed)           0.000    11.368    top_ber_com/error_num[23]_i_21_n_0
    SLICE_X44Y346        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218    11.586 r  top_ber_com/error_num_reg[23]_i_12/O[1]
                         net (fo=2, routed)           0.413    12.000    top_ber_com/p_4_in[21]
    SLICE_X45Y343        LUT2 (Prop_lut2_I0_O)        0.123    12.123 r  top_ber_com/error_num[23]_i_15/O
                         net (fo=1, routed)           0.000    12.123    top_ber_com/error_num[23]_i_15_n_0
    SLICE_X45Y343        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    12.405 r  top_ber_com/error_num_reg[23]_i_7/O[2]
                         net (fo=2, routed)           0.372    12.777    top_ber_com/p_5_in[22]
    SLICE_X47Y341        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.276    13.053 r  top_ber_com/error_num_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.053    top_ber_com/error_num_reg[23]_i_2_n_0
    SLICE_X47Y342        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.219 r  top_ber_com/error_num_reg[27]_i_2/O[1]
                         net (fo=2, routed)           0.386    13.604    top_ber_com/p_6_in[25]
    SLICE_X48Y341        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.342    13.946 r  top_ber_com/error_num_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.946    top_ber_com/error_num_reg0[26]
    SLICE_X48Y341        FDRE                                         r  top_ber_com/error_num_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.390    21.390    top_ber_com/clk
    SLICE_X48Y341        FDRE                                         r  top_ber_com/error_num_reg[26]/C
                         clock pessimism              0.153    21.543    
                         clock uncertainty           -0.108    21.435    
    SLICE_X48Y341        FDRE (Setup_fdre_C_D)        0.049    21.484    top_ber_com/error_num_reg[26]
  -------------------------------------------------------------------
                         required time                         21.484    
                         arrival time                         -13.946    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 top_ber_com/error_num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/error_num_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.259ns  (logic 6.212ns (50.673%)  route 6.047ns (49.327%))
  Logic Levels:           33  (CARRY4=21 LUT2=12)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 21.390 - 20.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.752     1.752    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -2.030 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -0.093    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.598     1.598    top_ber_com/clk
    SLICE_X23Y333        FDRE                                         r  top_ber_com/error_num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y333        FDRE (Prop_fdre_C_Q)         0.223     1.821 r  top_ber_com/error_num2_reg[0]/Q
                         net (fo=2, routed)           0.463     2.284    top_ber_com/error_num2_reg[0]
    SLICE_X27Y333        LUT2 (Prop_lut2_I1_O)        0.043     2.327 r  top_ber_com/error_num[3]_i_75/O
                         net (fo=1, routed)           0.000     2.327    top_ber_com/error_num[3]_i_75_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266     2.593 r  top_ber_com/error_num_reg[3]_i_67/O[2]
                         net (fo=2, routed)           0.354     2.948    top_ber_com/error_num_reg14[2]
    SLICE_X26Y333        LUT2 (Prop_lut2_I0_O)        0.122     3.070 r  top_ber_com/error_num[3]_i_69/O
                         net (fo=1, routed)           0.000     3.070    top_ber_com/error_num[3]_i_69_n_0
    SLICE_X26Y333        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     3.248 r  top_ber_com/error_num_reg[3]_i_62/O[3]
                         net (fo=2, routed)           0.557     3.804    top_ber_com/error_num_reg[3]_i_62_n_4
    SLICE_X28Y338        LUT2 (Prop_lut2_I0_O)        0.120     3.924 r  top_ber_com/error_num[3]_i_63/O
                         net (fo=1, routed)           0.000     3.924    top_ber_com/error_num[3]_i_63_n_0
    SLICE_X28Y338        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.117 r  top_ber_com/error_num_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.117    top_ber_com/error_num_reg[3]_i_57_n_0
    SLICE_X28Y339        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.283 r  top_ber_com/error_num_reg[7]_i_57/O[1]
                         net (fo=2, routed)           0.570     4.853    top_ber_com/error_num_reg12[5]
    SLICE_X25Y334        LUT2 (Prop_lut2_I0_O)        0.123     4.976 r  top_ber_com/error_num[7]_i_60/O
                         net (fo=1, routed)           0.000     4.976    top_ber_com/error_num[7]_i_60_n_0
    SLICE_X25Y334        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     5.288 r  top_ber_com/error_num_reg[7]_i_52/O[3]
                         net (fo=2, routed)           0.418     5.706    top_ber_com/error_num_reg[7]_i_52_n_4
    SLICE_X30Y334        LUT2 (Prop_lut2_I0_O)        0.120     5.826 r  top_ber_com/error_num[7]_i_53/O
                         net (fo=1, routed)           0.000     5.826    top_ber_com/error_num[7]_i_53_n_0
    SLICE_X30Y334        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.019 r  top_ber_com/error_num_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.019    top_ber_com/error_num_reg[7]_i_47_n_0
    SLICE_X30Y335        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.185 r  top_ber_com/error_num_reg[11]_i_47/O[1]
                         net (fo=2, routed)           0.250     6.434    top_ber_com/error_num_reg[11]_i_47_n_6
    SLICE_X33Y336        LUT2 (Prop_lut2_I0_O)        0.123     6.557 r  top_ber_com/error_num[11]_i_50/O
                         net (fo=1, routed)           0.000     6.557    top_ber_com/error_num[11]_i_50_n_0
    SLICE_X33Y336        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     6.869 r  top_ber_com/error_num_reg[11]_i_42/O[3]
                         net (fo=2, routed)           0.326     7.195    top_ber_com/error_num_reg[11]_i_42_n_4
    SLICE_X34Y336        LUT2 (Prop_lut2_I0_O)        0.120     7.315 r  top_ber_com/error_num[11]_i_43/O
                         net (fo=1, routed)           0.000     7.315    top_ber_com/error_num[11]_i_43_n_0
    SLICE_X34Y336        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.508 r  top_ber_com/error_num_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.508    top_ber_com/error_num_reg[11]_i_37_n_0
    SLICE_X34Y337        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.674 r  top_ber_com/error_num_reg[15]_i_37/O[1]
                         net (fo=2, routed)           0.325     7.999    top_ber_com/error_num_reg8[13]
    SLICE_X37Y337        LUT2 (Prop_lut2_I0_O)        0.123     8.122 r  top_ber_com/error_num[15]_i_40/O
                         net (fo=1, routed)           0.000     8.122    top_ber_com/error_num[15]_i_40_n_0
    SLICE_X37Y337        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     8.434 r  top_ber_com/error_num_reg[15]_i_32/O[3]
                         net (fo=2, routed)           0.578     9.012    top_ber_com/p_0_in__0[15]
    SLICE_X39Y343        LUT2 (Prop_lut2_I0_O)        0.120     9.132 r  top_ber_com/error_num[15]_i_33/O
                         net (fo=1, routed)           0.000     9.132    top_ber_com/error_num[15]_i_33_n_0
    SLICE_X39Y343        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.325 r  top_ber_com/error_num_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.325    top_ber_com/error_num_reg[15]_i_27_n_0
    SLICE_X39Y344        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.491 r  top_ber_com/error_num_reg[19]_i_27/O[1]
                         net (fo=2, routed)           0.240     9.731    top_ber_com/p_1_in__1[17]
    SLICE_X41Y345        LUT2 (Prop_lut2_I0_O)        0.123     9.854 r  top_ber_com/error_num[19]_i_30/O
                         net (fo=1, routed)           0.000     9.854    top_ber_com/error_num[19]_i_30_n_0
    SLICE_X41Y345        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    10.166 r  top_ber_com/error_num_reg[19]_i_22/O[3]
                         net (fo=2, routed)           0.376    10.542    top_ber_com/p_2_in[19]
    SLICE_X42Y345        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    10.812 r  top_ber_com/error_num_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.812    top_ber_com/error_num_reg[19]_i_17_n_0
    SLICE_X42Y346        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    10.920 r  top_ber_com/error_num_reg[23]_i_17/O[0]
                         net (fo=2, routed)           0.325    11.245    top_ber_com/p_3_in[20]
    SLICE_X44Y346        LUT2 (Prop_lut2_I0_O)        0.123    11.368 r  top_ber_com/error_num[23]_i_21/O
                         net (fo=1, routed)           0.000    11.368    top_ber_com/error_num[23]_i_21_n_0
    SLICE_X44Y346        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    11.492 r  top_ber_com/error_num_reg[23]_i_12/O[0]
                         net (fo=2, routed)           0.509    12.001    top_ber_com/p_4_in[20]
    SLICE_X45Y343        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.274    12.275 r  top_ber_com/error_num_reg[23]_i_7/O[1]
                         net (fo=2, routed)           0.405    12.680    top_ber_com/p_5_in[21]
    SLICE_X47Y341        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.342    13.022 r  top_ber_com/error_num_reg[23]_i_2/O[2]
                         net (fo=2, routed)           0.352    13.374    top_ber_com/p_6_in[22]
    SLICE_X48Y340        LUT2 (Prop_lut2_I0_O)        0.122    13.496 r  top_ber_com/error_num[23]_i_4/O
                         net (fo=1, routed)           0.000    13.496    top_ber_com/error_num[23]_i_4_n_0
    SLICE_X48Y340        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.691 r  top_ber_com/error_num_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.691    top_ber_com/error_num_reg[23]_i_1_n_0
    SLICE_X48Y341        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.857 r  top_ber_com/error_num_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.857    top_ber_com/error_num_reg0[25]
    SLICE_X48Y341        FDRE                                         r  top_ber_com/error_num_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.390    21.390    top_ber_com/clk
    SLICE_X48Y341        FDRE                                         r  top_ber_com/error_num_reg[25]/C
                         clock pessimism              0.153    21.543    
                         clock uncertainty           -0.108    21.435    
    SLICE_X48Y341        FDRE (Setup_fdre_C_D)        0.049    21.484    top_ber_com/error_num_reg[25]
  -------------------------------------------------------------------
                         required time                         21.484    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.682ns  (required time - arrival time)
  Source:                 top_ber_com/error_num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/error_num_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.204ns  (logic 6.157ns (50.451%)  route 6.047ns (49.549%))
  Logic Levels:           33  (CARRY4=21 LUT2=12)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 21.390 - 20.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.752     1.752    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -2.030 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -0.093    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.598     1.598    top_ber_com/clk
    SLICE_X23Y333        FDRE                                         r  top_ber_com/error_num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y333        FDRE (Prop_fdre_C_Q)         0.223     1.821 r  top_ber_com/error_num2_reg[0]/Q
                         net (fo=2, routed)           0.463     2.284    top_ber_com/error_num2_reg[0]
    SLICE_X27Y333        LUT2 (Prop_lut2_I1_O)        0.043     2.327 r  top_ber_com/error_num[3]_i_75/O
                         net (fo=1, routed)           0.000     2.327    top_ber_com/error_num[3]_i_75_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266     2.593 r  top_ber_com/error_num_reg[3]_i_67/O[2]
                         net (fo=2, routed)           0.354     2.948    top_ber_com/error_num_reg14[2]
    SLICE_X26Y333        LUT2 (Prop_lut2_I0_O)        0.122     3.070 r  top_ber_com/error_num[3]_i_69/O
                         net (fo=1, routed)           0.000     3.070    top_ber_com/error_num[3]_i_69_n_0
    SLICE_X26Y333        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     3.248 r  top_ber_com/error_num_reg[3]_i_62/O[3]
                         net (fo=2, routed)           0.557     3.804    top_ber_com/error_num_reg[3]_i_62_n_4
    SLICE_X28Y338        LUT2 (Prop_lut2_I0_O)        0.120     3.924 r  top_ber_com/error_num[3]_i_63/O
                         net (fo=1, routed)           0.000     3.924    top_ber_com/error_num[3]_i_63_n_0
    SLICE_X28Y338        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.117 r  top_ber_com/error_num_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.117    top_ber_com/error_num_reg[3]_i_57_n_0
    SLICE_X28Y339        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.283 r  top_ber_com/error_num_reg[7]_i_57/O[1]
                         net (fo=2, routed)           0.570     4.853    top_ber_com/error_num_reg12[5]
    SLICE_X25Y334        LUT2 (Prop_lut2_I0_O)        0.123     4.976 r  top_ber_com/error_num[7]_i_60/O
                         net (fo=1, routed)           0.000     4.976    top_ber_com/error_num[7]_i_60_n_0
    SLICE_X25Y334        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     5.288 r  top_ber_com/error_num_reg[7]_i_52/O[3]
                         net (fo=2, routed)           0.418     5.706    top_ber_com/error_num_reg[7]_i_52_n_4
    SLICE_X30Y334        LUT2 (Prop_lut2_I0_O)        0.120     5.826 r  top_ber_com/error_num[7]_i_53/O
                         net (fo=1, routed)           0.000     5.826    top_ber_com/error_num[7]_i_53_n_0
    SLICE_X30Y334        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.019 r  top_ber_com/error_num_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.019    top_ber_com/error_num_reg[7]_i_47_n_0
    SLICE_X30Y335        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.185 r  top_ber_com/error_num_reg[11]_i_47/O[1]
                         net (fo=2, routed)           0.250     6.434    top_ber_com/error_num_reg[11]_i_47_n_6
    SLICE_X33Y336        LUT2 (Prop_lut2_I0_O)        0.123     6.557 r  top_ber_com/error_num[11]_i_50/O
                         net (fo=1, routed)           0.000     6.557    top_ber_com/error_num[11]_i_50_n_0
    SLICE_X33Y336        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     6.869 r  top_ber_com/error_num_reg[11]_i_42/O[3]
                         net (fo=2, routed)           0.326     7.195    top_ber_com/error_num_reg[11]_i_42_n_4
    SLICE_X34Y336        LUT2 (Prop_lut2_I0_O)        0.120     7.315 r  top_ber_com/error_num[11]_i_43/O
                         net (fo=1, routed)           0.000     7.315    top_ber_com/error_num[11]_i_43_n_0
    SLICE_X34Y336        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.508 r  top_ber_com/error_num_reg[11]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.508    top_ber_com/error_num_reg[11]_i_37_n_0
    SLICE_X34Y337        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.674 r  top_ber_com/error_num_reg[15]_i_37/O[1]
                         net (fo=2, routed)           0.325     7.999    top_ber_com/error_num_reg8[13]
    SLICE_X37Y337        LUT2 (Prop_lut2_I0_O)        0.123     8.122 r  top_ber_com/error_num[15]_i_40/O
                         net (fo=1, routed)           0.000     8.122    top_ber_com/error_num[15]_i_40_n_0
    SLICE_X37Y337        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     8.434 r  top_ber_com/error_num_reg[15]_i_32/O[3]
                         net (fo=2, routed)           0.578     9.012    top_ber_com/p_0_in__0[15]
    SLICE_X39Y343        LUT2 (Prop_lut2_I0_O)        0.120     9.132 r  top_ber_com/error_num[15]_i_33/O
                         net (fo=1, routed)           0.000     9.132    top_ber_com/error_num[15]_i_33_n_0
    SLICE_X39Y343        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.325 r  top_ber_com/error_num_reg[15]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.325    top_ber_com/error_num_reg[15]_i_27_n_0
    SLICE_X39Y344        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.491 r  top_ber_com/error_num_reg[19]_i_27/O[1]
                         net (fo=2, routed)           0.240     9.731    top_ber_com/p_1_in__1[17]
    SLICE_X41Y345        LUT2 (Prop_lut2_I0_O)        0.123     9.854 r  top_ber_com/error_num[19]_i_30/O
                         net (fo=1, routed)           0.000     9.854    top_ber_com/error_num[19]_i_30_n_0
    SLICE_X41Y345        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    10.166 r  top_ber_com/error_num_reg[19]_i_22/O[3]
                         net (fo=2, routed)           0.376    10.542    top_ber_com/p_2_in[19]
    SLICE_X42Y345        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.270    10.812 r  top_ber_com/error_num_reg[19]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.812    top_ber_com/error_num_reg[19]_i_17_n_0
    SLICE_X42Y346        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    10.920 r  top_ber_com/error_num_reg[23]_i_17/O[0]
                         net (fo=2, routed)           0.325    11.245    top_ber_com/p_3_in[20]
    SLICE_X44Y346        LUT2 (Prop_lut2_I0_O)        0.123    11.368 r  top_ber_com/error_num[23]_i_21/O
                         net (fo=1, routed)           0.000    11.368    top_ber_com/error_num[23]_i_21_n_0
    SLICE_X44Y346        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    11.492 r  top_ber_com/error_num_reg[23]_i_12/O[0]
                         net (fo=2, routed)           0.509    12.001    top_ber_com/p_4_in[20]
    SLICE_X45Y343        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.274    12.275 r  top_ber_com/error_num_reg[23]_i_7/O[1]
                         net (fo=2, routed)           0.405    12.680    top_ber_com/p_5_in[21]
    SLICE_X47Y341        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.342    13.022 r  top_ber_com/error_num_reg[23]_i_2/O[2]
                         net (fo=2, routed)           0.352    13.374    top_ber_com/p_6_in[22]
    SLICE_X48Y340        LUT2 (Prop_lut2_I0_O)        0.122    13.496 r  top_ber_com/error_num[23]_i_4/O
                         net (fo=1, routed)           0.000    13.496    top_ber_com/error_num[23]_i_4_n_0
    SLICE_X48Y340        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.691 r  top_ber_com/error_num_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.691    top_ber_com/error_num_reg[23]_i_1_n_0
    SLICE_X48Y341        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    13.802 r  top_ber_com/error_num_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.802    top_ber_com/error_num_reg0[24]
    SLICE_X48Y341        FDRE                                         r  top_ber_com/error_num_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.390    21.390    top_ber_com/clk
    SLICE_X48Y341        FDRE                                         r  top_ber_com/error_num_reg[24]/C
                         clock pessimism              0.153    21.543    
                         clock uncertainty           -0.108    21.435    
    SLICE_X48Y341        FDRE (Setup_fdre_C_D)        0.049    21.484    top_ber_com/error_num_reg[24]
  -------------------------------------------------------------------
                         required time                         21.484    
                         arrival time                         -13.802    
  -------------------------------------------------------------------
                         slack                                  7.682    

Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 top_ber_com/error_num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/error_num_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.103ns  (logic 5.651ns (46.690%)  route 6.452ns (53.310%))
  Logic Levels:           30  (CARRY4=20 LUT2=10)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 21.390 - 20.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.752     1.752    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -2.030 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -0.093    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.598     1.598    top_ber_com/clk
    SLICE_X23Y333        FDRE                                         r  top_ber_com/error_num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y333        FDRE (Prop_fdre_C_Q)         0.223     1.821 r  top_ber_com/error_num2_reg[0]/Q
                         net (fo=2, routed)           0.463     2.284    top_ber_com/error_num2_reg[0]
    SLICE_X27Y333        LUT2 (Prop_lut2_I1_O)        0.043     2.327 r  top_ber_com/error_num[3]_i_75/O
                         net (fo=1, routed)           0.000     2.327    top_ber_com/error_num[3]_i_75_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     2.451 r  top_ber_com/error_num_reg[3]_i_67/O[0]
                         net (fo=2, routed)           0.248     2.699    top_ber_com/error_num_reg14[0]
    SLICE_X26Y333        LUT2 (Prop_lut2_I0_O)        0.124     2.823 r  top_ber_com/error_num[3]_i_71/O
                         net (fo=1, routed)           0.000     2.823    top_ber_com/error_num[3]_i_71_n_0
    SLICE_X26Y333        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     2.947 r  top_ber_com/error_num_reg[3]_i_62/O[0]
                         net (fo=2, routed)           0.464     3.412    top_ber_com/error_num_reg[3]_i_62_n_7
    SLICE_X28Y338        LUT2 (Prop_lut2_I0_O)        0.124     3.536 r  top_ber_com/error_num[3]_i_66/O
                         net (fo=1, routed)           0.000     3.536    top_ber_com/error_num[3]_i_66_n_0
    SLICE_X28Y338        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.660 r  top_ber_com/error_num_reg[3]_i_57/O[0]
                         net (fo=2, routed)           0.667     4.327    top_ber_com/error_num_reg12[0]
    SLICE_X25Y333        LUT2 (Prop_lut2_I0_O)        0.124     4.451 r  top_ber_com/error_num[3]_i_61/O
                         net (fo=1, routed)           0.000     4.451    top_ber_com/error_num[3]_i_61_n_0
    SLICE_X25Y333        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     4.669 r  top_ber_com/error_num_reg[3]_i_52/O[1]
                         net (fo=2, routed)           0.454     5.123    top_ber_com/error_num_reg[3]_i_52_n_6
    SLICE_X30Y333        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.342     5.465 r  top_ber_com/error_num_reg[3]_i_47/O[2]
                         net (fo=2, routed)           0.417     5.883    top_ber_com/error_num_reg[3]_i_47_n_5
    SLICE_X33Y334        LUT2 (Prop_lut2_I0_O)        0.122     6.005 r  top_ber_com/error_num[3]_i_49/O
                         net (fo=1, routed)           0.000     6.005    top_ber_com/error_num[3]_i_49_n_0
    SLICE_X33Y334        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     6.183 r  top_ber_com/error_num_reg[3]_i_42/O[3]
                         net (fo=2, routed)           0.369     6.552    top_ber_com/error_num_reg[3]_i_42_n_4
    SLICE_X34Y334        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.267     6.819 r  top_ber_com/error_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.819    top_ber_com/error_num_reg[3]_i_37_n_0
    SLICE_X34Y335        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.985 r  top_ber_com/error_num_reg[7]_i_37/O[1]
                         net (fo=2, routed)           0.325     7.310    top_ber_com/error_num_reg8[5]
    SLICE_X37Y335        LUT2 (Prop_lut2_I0_O)        0.123     7.433 r  top_ber_com/error_num[7]_i_40/O
                         net (fo=1, routed)           0.000     7.433    top_ber_com/error_num[7]_i_40_n_0
    SLICE_X37Y335        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     7.715 r  top_ber_com/error_num_reg[7]_i_32/O[2]
                         net (fo=2, routed)           0.673     8.388    top_ber_com/p_0_in__0[6]
    SLICE_X39Y341        LUT2 (Prop_lut2_I0_O)        0.122     8.510 r  top_ber_com/error_num[7]_i_34/O
                         net (fo=1, routed)           0.000     8.510    top_ber_com/error_num[7]_i_34_n_0
    SLICE_X39Y341        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     8.627 r  top_ber_com/error_num_reg[7]_i_27/O[2]
                         net (fo=2, routed)           0.409     9.035    top_ber_com/p_1_in__1[6]
    SLICE_X41Y342        LUT2 (Prop_lut2_I0_O)        0.122     9.157 r  top_ber_com/error_num[7]_i_29/O
                         net (fo=1, routed)           0.000     9.157    top_ber_com/error_num[7]_i_29_n_0
    SLICE_X41Y342        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.352 r  top_ber_com/error_num_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.352    top_ber_com/error_num_reg[7]_i_22_n_0
    SLICE_X41Y343        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.463 r  top_ber_com/error_num_reg[11]_i_22/O[0]
                         net (fo=2, routed)           0.338     9.801    top_ber_com/p_2_in[8]
    SLICE_X42Y343        LUT2 (Prop_lut2_I0_O)        0.124     9.925 r  top_ber_com/error_num[11]_i_26/O
                         net (fo=1, routed)           0.000     9.925    top_ber_com/error_num[11]_i_26_n_0
    SLICE_X42Y343        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292    10.217 r  top_ber_com/error_num_reg[11]_i_17/O[3]
                         net (fo=2, routed)           0.409    10.626    top_ber_com/p_3_in[11]
    SLICE_X44Y343        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.267    10.893 r  top_ber_com/error_num_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.893    top_ber_com/error_num_reg[11]_i_12_n_0
    SLICE_X44Y344        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.059 r  top_ber_com/error_num_reg[15]_i_12/O[1]
                         net (fo=2, routed)           0.539    11.598    top_ber_com/p_4_in[13]
    SLICE_X45Y341        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.330    11.928 r  top_ber_com/error_num_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.928    top_ber_com/error_num_reg[15]_i_7_n_0
    SLICE_X45Y342        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.094 r  top_ber_com/error_num_reg[19]_i_7/O[1]
                         net (fo=2, routed)           0.405    12.499    top_ber_com/p_5_in[17]
    SLICE_X47Y340        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.330    12.829 r  top_ber_com/error_num_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.829    top_ber_com/error_num_reg[19]_i_2_n_0
    SLICE_X47Y341        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.995 r  top_ber_com/error_num_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.272    13.266    top_ber_com/p_6_in[21]
    SLICE_X48Y340        LUT2 (Prop_lut2_I0_O)        0.123    13.389 r  top_ber_com/error_num[23]_i_5/O
                         net (fo=1, routed)           0.000    13.389    top_ber_com/error_num[23]_i_5_n_0
    SLICE_X48Y340        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    13.701 r  top_ber_com/error_num_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.701    top_ber_com/error_num_reg0[23]
    SLICE_X48Y340        FDRE                                         r  top_ber_com/error_num_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.390    21.390    top_ber_com/clk
    SLICE_X48Y340        FDRE                                         r  top_ber_com/error_num_reg[23]/C
                         clock pessimism              0.153    21.543    
                         clock uncertainty           -0.108    21.435    
    SLICE_X48Y340        FDRE (Setup_fdre_C_D)        0.049    21.484    top_ber_com/error_num_reg[23]
  -------------------------------------------------------------------
                         required time                         21.484    
                         arrival time                         -13.701    
  -------------------------------------------------------------------
                         slack                                  7.783    

Slack (MET) :             7.808ns  (required time - arrival time)
  Source:                 top_ber_com/error_num2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/error_num_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.078ns  (logic 5.545ns (45.910%)  route 6.533ns (54.090%))
  Logic Levels:           30  (CARRY4=20 LUT2=10)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 21.390 - 20.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.752     1.752    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -2.030 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -0.093    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.598     1.598    top_ber_com/clk
    SLICE_X23Y333        FDRE                                         r  top_ber_com/error_num2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y333        FDRE (Prop_fdre_C_Q)         0.223     1.821 r  top_ber_com/error_num2_reg[0]/Q
                         net (fo=2, routed)           0.463     2.284    top_ber_com/error_num2_reg[0]
    SLICE_X27Y333        LUT2 (Prop_lut2_I1_O)        0.043     2.327 r  top_ber_com/error_num[3]_i_75/O
                         net (fo=1, routed)           0.000     2.327    top_ber_com/error_num[3]_i_75_n_0
    SLICE_X27Y333        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     2.451 r  top_ber_com/error_num_reg[3]_i_67/O[0]
                         net (fo=2, routed)           0.248     2.699    top_ber_com/error_num_reg14[0]
    SLICE_X26Y333        LUT2 (Prop_lut2_I0_O)        0.124     2.823 r  top_ber_com/error_num[3]_i_71/O
                         net (fo=1, routed)           0.000     2.823    top_ber_com/error_num[3]_i_71_n_0
    SLICE_X26Y333        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     2.947 r  top_ber_com/error_num_reg[3]_i_62/O[0]
                         net (fo=2, routed)           0.464     3.412    top_ber_com/error_num_reg[3]_i_62_n_7
    SLICE_X28Y338        LUT2 (Prop_lut2_I0_O)        0.124     3.536 r  top_ber_com/error_num[3]_i_66/O
                         net (fo=1, routed)           0.000     3.536    top_ber_com/error_num[3]_i_66_n_0
    SLICE_X28Y338        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.660 r  top_ber_com/error_num_reg[3]_i_57/O[0]
                         net (fo=2, routed)           0.667     4.327    top_ber_com/error_num_reg12[0]
    SLICE_X25Y333        LUT2 (Prop_lut2_I0_O)        0.124     4.451 r  top_ber_com/error_num[3]_i_61/O
                         net (fo=1, routed)           0.000     4.451    top_ber_com/error_num[3]_i_61_n_0
    SLICE_X25Y333        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     4.669 r  top_ber_com/error_num_reg[3]_i_52/O[1]
                         net (fo=2, routed)           0.454     5.123    top_ber_com/error_num_reg[3]_i_52_n_6
    SLICE_X30Y333        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.342     5.465 r  top_ber_com/error_num_reg[3]_i_47/O[2]
                         net (fo=2, routed)           0.417     5.883    top_ber_com/error_num_reg[3]_i_47_n_5
    SLICE_X33Y334        LUT2 (Prop_lut2_I0_O)        0.122     6.005 r  top_ber_com/error_num[3]_i_49/O
                         net (fo=1, routed)           0.000     6.005    top_ber_com/error_num[3]_i_49_n_0
    SLICE_X33Y334        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178     6.183 r  top_ber_com/error_num_reg[3]_i_42/O[3]
                         net (fo=2, routed)           0.369     6.552    top_ber_com/error_num_reg[3]_i_42_n_4
    SLICE_X34Y334        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.267     6.819 r  top_ber_com/error_num_reg[3]_i_37/CO[3]
                         net (fo=1, routed)           0.000     6.819    top_ber_com/error_num_reg[3]_i_37_n_0
    SLICE_X34Y335        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.985 r  top_ber_com/error_num_reg[7]_i_37/O[1]
                         net (fo=2, routed)           0.325     7.310    top_ber_com/error_num_reg8[5]
    SLICE_X37Y335        LUT2 (Prop_lut2_I0_O)        0.123     7.433 r  top_ber_com/error_num[7]_i_40/O
                         net (fo=1, routed)           0.000     7.433    top_ber_com/error_num[7]_i_40_n_0
    SLICE_X37Y335        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     7.715 r  top_ber_com/error_num_reg[7]_i_32/O[2]
                         net (fo=2, routed)           0.673     8.388    top_ber_com/p_0_in__0[6]
    SLICE_X39Y341        LUT2 (Prop_lut2_I0_O)        0.122     8.510 r  top_ber_com/error_num[7]_i_34/O
                         net (fo=1, routed)           0.000     8.510    top_ber_com/error_num[7]_i_34_n_0
    SLICE_X39Y341        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     8.627 r  top_ber_com/error_num_reg[7]_i_27/O[2]
                         net (fo=2, routed)           0.409     9.035    top_ber_com/p_1_in__1[6]
    SLICE_X41Y342        LUT2 (Prop_lut2_I0_O)        0.122     9.157 r  top_ber_com/error_num[7]_i_29/O
                         net (fo=1, routed)           0.000     9.157    top_ber_com/error_num[7]_i_29_n_0
    SLICE_X41Y342        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     9.352 r  top_ber_com/error_num_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.352    top_ber_com/error_num_reg[7]_i_22_n_0
    SLICE_X41Y343        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.463 r  top_ber_com/error_num_reg[11]_i_22/O[0]
                         net (fo=2, routed)           0.338     9.801    top_ber_com/p_2_in[8]
    SLICE_X42Y343        LUT2 (Prop_lut2_I0_O)        0.124     9.925 r  top_ber_com/error_num[11]_i_26/O
                         net (fo=1, routed)           0.000     9.925    top_ber_com/error_num[11]_i_26_n_0
    SLICE_X42Y343        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292    10.217 r  top_ber_com/error_num_reg[11]_i_17/O[3]
                         net (fo=2, routed)           0.409    10.626    top_ber_com/p_3_in[11]
    SLICE_X44Y343        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.267    10.893 r  top_ber_com/error_num_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.893    top_ber_com/error_num_reg[11]_i_12_n_0
    SLICE_X44Y344        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.059 r  top_ber_com/error_num_reg[15]_i_12/O[1]
                         net (fo=2, routed)           0.539    11.598    top_ber_com/p_4_in[13]
    SLICE_X45Y341        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.330    11.928 r  top_ber_com/error_num_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.928    top_ber_com/error_num_reg[15]_i_7_n_0
    SLICE_X45Y342        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.094 r  top_ber_com/error_num_reg[19]_i_7/O[1]
                         net (fo=2, routed)           0.405    12.499    top_ber_com/p_5_in[17]
    SLICE_X47Y340        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.342    12.841 r  top_ber_com/error_num_reg[19]_i_2/O[2]
                         net (fo=2, routed)           0.352    13.193    top_ber_com/p_6_in[18]
    SLICE_X48Y339        LUT2 (Prop_lut2_I0_O)        0.122    13.315 r  top_ber_com/error_num[19]_i_4/O
                         net (fo=1, routed)           0.000    13.315    top_ber_com/error_num[19]_i_4_n_0
    SLICE_X48Y339        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    13.510 r  top_ber_com/error_num_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.510    top_ber_com/error_num_reg[19]_i_1_n_0
    SLICE_X48Y340        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.676 r  top_ber_com/error_num_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.676    top_ber_com/error_num_reg0[21]
    SLICE_X48Y340        FDRE                                         r  top_ber_com/error_num_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.390    21.390    top_ber_com/clk
    SLICE_X48Y340        FDRE                                         r  top_ber_com/error_num_reg[21]/C
                         clock pessimism              0.153    21.543    
                         clock uncertainty           -0.108    21.435    
    SLICE_X48Y340        FDRE (Setup_fdre_C_D)        0.049    21.484    top_ber_com/error_num_reg[21]
  -------------------------------------------------------------------
                         required time                         21.484    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                  7.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 top_ber_com/ber_test/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.171ns (51.657%)  route 0.160ns (48.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.755     0.755    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -1.012 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -0.026    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.679     0.679    top_ber_com/ber_test/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/clk
    SLICE_X78Y337        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y337        FDRE (Prop_fdre_C_Q)         0.107     0.786 r  top_ber_com/ber_test/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.160     0.946    top_ber_com/ber_test/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/yes_output_reg.dout_reg
    SLICE_X81Y334        LUT2 (Prop_lut2_I0_O)        0.064     1.010 r  top_ber_com/ber_test/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/TRIGGER_EQ[0]_i_1/O
                         net (fo=1, routed)           0.000     1.010    top_ber_com/ber_test/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC_n_1
    SLICE_X81Y334        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.925     0.925    top_ber_com/ber_test/inst/ila_core_inst/u_trig/clk
    SLICE_X81Y334        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]/C
                         clock pessimism             -0.048     0.877    
    SLICE_X81Y334        FDRE (Hold_fdre_C_D)         0.060     0.937    top_ber_com/ber_test/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 top_ber_com/frame_num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.216%)  route 0.099ns (49.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.755     0.755    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -1.012 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -0.026    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.720     0.720    top_ber_com/clk
    SLICE_X40Y334        FDRE                                         r  top_ber_com/frame_num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y334        FDRE (Prop_fdre_C_Q)         0.100     0.820 r  top_ber_com/frame_num_reg[12]/Q
                         net (fo=4, routed)           0.099     0.919    top_ber_com/ber_test/inst/ila_core_inst/probe2[12]
    SLICE_X38Y334        SRL16E                                       r  top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.962     0.962    top_ber_com/ber_test/inst/ila_core_inst/clk
    SLICE_X38Y334        SRL16E                                       r  top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8/CLK
                         clock pessimism             -0.230     0.732    
    SLICE_X38Y334        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.834    top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][44]_srl8
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 top_ber_com/frame_num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.568%)  route 0.153ns (60.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.755     0.755    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -1.012 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -0.026    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.720     0.720    top_ber_com/clk
    SLICE_X40Y334        FDRE                                         r  top_ber_com/frame_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y334        FDRE (Prop_fdre_C_Q)         0.100     0.820 r  top_ber_com/frame_num_reg[15]/Q
                         net (fo=4, routed)           0.153     0.973    top_ber_com/ber_test/inst/ila_core_inst/probe2[15]
    SLICE_X38Y334        SRL16E                                       r  top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.962     0.962    top_ber_com/ber_test/inst/ila_core_inst/clk
    SLICE_X38Y334        SRL16E                                       r  top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/CLK
                         clock pessimism             -0.230     0.732    
    SLICE_X38Y334        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.886    top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 top_ber_com/frame_num_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.867%)  route 0.101ns (50.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.755     0.755    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -1.012 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -0.026    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.720     0.720    top_ber_com/clk
    SLICE_X40Y334        FDRE                                         r  top_ber_com/frame_num_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y334        FDRE (Prop_fdre_C_Q)         0.100     0.820 r  top_ber_com/frame_num_reg[13]/Q
                         net (fo=4, routed)           0.101     0.921    top_ber_com/ber_test/inst/ila_core_inst/probe2[13]
    SLICE_X38Y334        SRL16E                                       r  top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.962     0.962    top_ber_com/ber_test/inst/ila_core_inst/clk
    SLICE_X38Y334        SRL16E                                       r  top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8/CLK
                         clock pessimism             -0.230     0.732    
    SLICE_X38Y334        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.831    top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][45]_srl8
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 top_ber_com/frame_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.617%)  route 0.159ns (61.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.755     0.755    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -1.012 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -0.026    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.718     0.718    top_ber_com/clk
    SLICE_X40Y332        FDRE                                         r  top_ber_com/frame_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y332        FDRE (Prop_fdre_C_Q)         0.100     0.818 r  top_ber_com/frame_num_reg[7]/Q
                         net (fo=4, routed)           0.159     0.977    top_ber_com/ber_test/inst/ila_core_inst/probe2[7]
    SLICE_X38Y332        SRL16E                                       r  top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.960     0.960    top_ber_com/ber_test/inst/ila_core_inst/clk
    SLICE_X38Y332        SRL16E                                       r  top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/CLK
                         clock pessimism             -0.230     0.730    
    SLICE_X38Y332        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.884    top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 top_ber_com/data_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/reciver_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.974%)  route 0.203ns (69.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.755     0.755    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -1.012 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -0.026    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.683     0.683    top_ber_com/clk
    SLICE_X83Y335        FDRE                                         r  top_ber_com/data_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y335        FDRE (Prop_fdre_C_Q)         0.091     0.774 r  top_ber_com/data_tmp_reg[7]/Q
                         net (fo=1, routed)           0.203     0.977    top_ber_com/data_tmp[7]
    SLICE_X76Y336        FDRE                                         r  top_ber_com/reciver_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.923     0.923    top_ber_com/clk
    SLICE_X76Y336        FDRE                                         r  top_ber_com/reciver_data_reg[7]/C
                         clock pessimism             -0.048     0.875    
    SLICE_X76Y336        FDRE (Hold_fdre_C_D)         0.008     0.883    top_ber_com/reciver_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 top_ber_com/ber_test/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.178%)  route 0.226ns (63.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.676ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.755     0.755    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -1.012 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -0.026    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.676     0.676    top_ber_com/ber_test/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/clk
    SLICE_X79Y332        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y332        FDRE (Prop_fdre_C_Q)         0.100     0.776 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/Q
                         net (fo=4, routed)           0.226     1.002    top_ber_com/ber_test/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/wcnt_hcmp
    SLICE_X83Y333        LUT6 (Prop_lut6_I2_O)        0.028     1.030 r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.SRL_MUX8/O
                         net (fo=1, routed)           0.000     1.030    top_ber_com/ber_test/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.SRL_MUX8_n_0
    SLICE_X83Y333        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.924     0.924    top_ber_com/ber_test/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/clk
    SLICE_X83Y333        FDRE                                         r  top_ber_com/ber_test/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                         clock pessimism             -0.048     0.876    
    SLICE_X83Y333        FDRE (Hold_fdre_C_D)         0.060     0.936    top_ber_com/ber_test/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 top_ber_com/frame_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.923%)  route 0.109ns (52.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.755     0.755    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -1.012 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -0.026    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.718     0.718    top_ber_com/clk
    SLICE_X40Y332        FDRE                                         r  top_ber_com/frame_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y332        FDRE (Prop_fdre_C_Q)         0.100     0.818 r  top_ber_com/frame_num_reg[4]/Q
                         net (fo=4, routed)           0.109     0.927    top_ber_com/ber_test/inst/ila_core_inst/probe2[4]
    SLICE_X38Y332        SRL16E                                       r  top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.960     0.960    top_ber_com/ber_test/inst/ila_core_inst/clk
    SLICE_X38Y332        SRL16E                                       r  top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
                         clock pessimism             -0.230     0.730    
    SLICE_X38Y332        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.832    top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 top_ber_com/data_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/reciver_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.091ns (32.305%)  route 0.191ns (67.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.755     0.755    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -1.012 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -0.026    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.683     0.683    top_ber_com/clk
    SLICE_X83Y335        FDRE                                         r  top_ber_com/data_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y335        FDRE (Prop_fdre_C_Q)         0.091     0.774 r  top_ber_com/data_tmp_reg[1]/Q
                         net (fo=1, routed)           0.191     0.965    top_ber_com/data_tmp[1]
    SLICE_X76Y336        FDRE                                         r  top_ber_com/reciver_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.923     0.923    top_ber_com/clk
    SLICE_X76Y336        FDRE                                         r  top_ber_com/reciver_data_reg[1]/C
                         clock pessimism             -0.048     0.875    
    SLICE_X76Y336        FDRE (Hold_fdre_C_D)        -0.006     0.869    top_ber_com/reciver_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 top_ber_com/frame_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.297%)  route 0.107ns (51.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.755     0.755    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -1.012 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -0.026    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.718     0.718    top_ber_com/clk
    SLICE_X40Y332        FDRE                                         r  top_ber_com/frame_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y332        FDRE (Prop_fdre_C_Q)         0.100     0.818 r  top_ber_com/frame_num_reg[5]/Q
                         net (fo=4, routed)           0.107     0.925    top_ber_com/ber_test/inst/ila_core_inst/probe2[5]
    SLICE_X38Y332        SRL16E                                       r  top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.960     0.960    top_ber_com/ber_test/inst/ila_core_inst/clk
    SLICE_X38Y332        SRL16E                                       r  top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/CLK
                         clock pessimism             -0.230     0.730    
    SLICE_X38Y332        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.829    top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB18_X1Y136   top_ber_com/ber_test/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X1Y67    top_ber_com/ber_test/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X1Y66    top_ber_com/ber_test/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X2Y67    top_ber_com/ber_test/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X2Y66    top_ber_com/ber_test/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X2Y68    top_ber_com/ber_test/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB18_X1Y137   top_ber_com/origina/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         20.000      18.161     RAMB18_X1Y137   top_ber_com/origina/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB18_X4Y134   top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X4Y66    fifo_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y6  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X38Y337   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X38Y337   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X38Y337   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X38Y337   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X38Y337   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X38Y337   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X38Y337   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X38Y337   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X38Y336   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X38Y336   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X22Y338   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X22Y338   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X22Y338   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X22Y338   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X22Y338   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X22Y338   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X38Y337   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X38Y337   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X38Y337   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X38Y337   top_ber_com/ber_test/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         20.000      18.592     BUFGCTRL_X0Y22  top_ber_fifo/ber_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     PLLE2_ADV_X0Y6  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     PLLE2_ADV_X0Y6  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y6  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y6  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tenbei
  To Clock:  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        6.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 1.800ns (52.073%)  route 1.657ns (47.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns = ( 12.521 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.565     2.777    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      1.800     4.577 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=4, routed)           1.657     6.233    l1/inst/ila_core_inst/probe0[10]
    SLICE_X122Y320       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.394    12.521    l1/inst/ila_core_inst/clk
    SLICE_X122Y320       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
                         clock pessimism              0.085    12.606    
                         clock uncertainty           -0.172    12.434    
    SLICE_X122Y320       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    12.387    l1/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/wr_start_reg/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 1.886ns (56.097%)  route 1.476ns (43.903%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 12.472 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.565     2.777    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      1.800     4.577 f  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=4, routed)           1.215     5.792    top_ber_fifo/data_in[8]
    SLICE_X106Y330       LUT4 (Prop_lut4_I2_O)        0.043     5.835 f  top_ber_fifo/wr_start_i_5/O
                         net (fo=1, routed)           0.261     6.096    top_ber_fifo/wr_start_i_5_n_0
    SLICE_X107Y330       LUT6 (Prop_lut6_I3_O)        0.043     6.139 r  top_ber_fifo/wr_start_i_1/O
                         net (fo=1, routed)           0.000     6.139    top_ber_fifo/wr_start_i_1_n_0
    SLICE_X107Y330       FDRE                                         r  top_ber_fifo/wr_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.345    12.472    top_ber_fifo/clk
    SLICE_X107Y330       FDRE                                         r  top_ber_fifo/wr_start_reg/C
                         clock pessimism              0.085    12.557    
                         clock uncertainty           -0.172    12.385    
    SLICE_X107Y330       FDRE (Setup_fdre_C_D)        0.034    12.419    top_ber_fifo/wr_start_reg
  -------------------------------------------------------------------
                         required time                         12.419    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/data_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 1.800ns (54.407%)  route 1.508ns (45.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 12.523 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.565     2.777    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.800     4.577 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=4, routed)           1.508     6.085    top_ber_fifo/data_in[1]
    SLICE_X123Y332       FDRE                                         r  top_ber_fifo/data_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.396    12.523    top_ber_fifo/clk
    SLICE_X123Y332       FDRE                                         r  top_ber_fifo/data_tmp_reg[1]/C
                         clock pessimism              0.085    12.608    
                         clock uncertainty           -0.172    12.436    
    SLICE_X123Y332       FDRE (Setup_fdre_C_D)       -0.019    12.417    top_ber_fifo/data_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 1.800ns (56.596%)  route 1.380ns (43.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns = ( 12.521 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.565     2.777    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      1.800     4.577 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=4, routed)           1.380     5.957    l1/inst/ila_core_inst/probe0[11]
    SLICE_X122Y320       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.394    12.521    l1/inst/ila_core_inst/clk
    SLICE_X122Y320       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
                         clock pessimism              0.085    12.606    
                         clock uncertainty           -0.172    12.434    
    SLICE_X122Y320       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034    12.400    l1/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/data_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 1.800ns (56.363%)  route 1.394ns (43.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 12.523 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.565     2.777    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.800     4.577 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=4, routed)           1.394     5.970    top_ber_fifo/data_in[3]
    SLICE_X123Y332       FDRE                                         r  top_ber_fifo/data_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.396    12.523    top_ber_fifo/clk
    SLICE_X123Y332       FDRE                                         r  top_ber_fifo/data_tmp_reg[3]/C
                         clock pessimism              0.085    12.608    
                         clock uncertainty           -0.172    12.436    
    SLICE_X123Y332       FDRE (Setup_fdre_C_D)       -0.010    12.426    top_ber_fifo/data_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                          -5.970    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 1.800ns (57.400%)  route 1.336ns (42.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns = ( 12.521 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.565     2.777    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      1.800     4.577 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=4, routed)           1.336     5.912    l1/inst/ila_core_inst/probe0[8]
    SLICE_X122Y320       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.394    12.521    l1/inst/ila_core_inst/clk
    SLICE_X122Y320       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK
                         clock pessimism              0.085    12.606    
                         clock uncertainty           -0.172    12.434    
    SLICE_X122Y320       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031    12.403    l1/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.800ns (57.481%)  route 1.331ns (42.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns = ( 12.521 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.565     2.777    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      1.800     4.577 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=4, routed)           1.331     5.908    l1/inst/ila_core_inst/probe0[13]
    SLICE_X122Y320       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.394    12.521    l1/inst/ila_core_inst/clk
    SLICE_X122Y320       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
                         clock pessimism              0.085    12.606    
                         clock uncertainty           -0.172    12.434    
    SLICE_X122Y320       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    12.408    l1/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 1.800ns (55.789%)  route 1.426ns (44.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.521ns = ( 12.521 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.565     2.777    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      1.800     4.577 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=4, routed)           1.426     6.003    l1/inst/ila_core_inst/probe0[15]
    SLICE_X122Y320       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.394    12.521    l1/inst/ila_core_inst/clk
    SLICE_X122Y320       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism              0.085    12.606    
                         clock uncertainty           -0.172    12.434    
    SLICE_X122Y320       SRL16E (Setup_srl16e_CLK_D)
                                                      0.069    12.503    l1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/data_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 1.800ns (58.176%)  route 1.294ns (41.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 12.522 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.565     2.777    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      1.800     4.577 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=4, routed)           1.294     5.871    top_ber_fifo/data_in[10]
    SLICE_X123Y331       FDRE                                         r  top_ber_fifo/data_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.395    12.522    top_ber_fifo/clk
    SLICE_X123Y331       FDRE                                         r  top_ber_fifo/data_tmp_reg[10]/C
                         clock pessimism              0.085    12.607    
                         clock uncertainty           -0.172    12.435    
    SLICE_X123Y331       FDRE (Setup_fdre_C_D)       -0.009    12.426    top_ber_fifo/data_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         12.426    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  6.555    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/data_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 1.800ns (58.222%)  route 1.292ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 12.522 - 10.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.565     2.777    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      1.800     4.577 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=4, routed)           1.292     5.868    top_ber_fifo/data_in[9]
    SLICE_X123Y331       FDRE                                         r  top_ber_fifo/data_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.395    12.522    top_ber_fifo/clk
    SLICE_X123Y331       FDRE                                         r  top_ber_fifo/data_tmp_reg[9]/C
                         clock pessimism              0.085    12.607    
                         clock uncertainty           -0.172    12.435    
    SLICE_X123Y331       FDRE (Setup_fdre_C_D)       -0.008    12.427    top_ber_fifo/data_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                  6.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.613ns (71.185%)  route 0.248ns (28.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.718     1.285    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      0.585     1.870 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=4, routed)           0.248     2.118    l1/inst/ila_core_inst/probe0[9]
    SLICE_X109Y322       LUT3 (Prop_lut3_I1_O)        0.028     2.146 r  l1/inst/ila_core_inst/probeDelay1[9]_i_1/O
                         net (fo=1, routed)           0.000     2.146    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][9]
    SLICE_X109Y322       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.933     1.544    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X109Y322       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism             -0.044     1.500    
                         clock uncertainty            0.172     1.672    
    SLICE_X109Y322       FDRE (Hold_fdre_C_D)         0.061     1.733    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.585ns (58.108%)  route 0.422ns (41.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.718     1.285    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.585     1.870 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[11]
                         net (fo=4, routed)           0.422     2.291    l1/inst/ila_core_inst/probe0[7]
    SLICE_X122Y319       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.965     1.576    l1/inst/ila_core_inst/clk
    SLICE_X122Y319       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism             -0.044     1.532    
                         clock uncertainty            0.172     1.704    
    SLICE_X122Y319       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.858    l1/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.613ns (65.432%)  route 0.324ns (34.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.718     1.285    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      0.585     1.870 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=4, routed)           0.324     2.193    l1/inst/ila_core_inst/probe0[15]
    SLICE_X110Y326       LUT3 (Prop_lut3_I1_O)        0.028     2.221 r  l1/inst/ila_core_inst/probeDelay1[15]_i_1/O
                         net (fo=1, routed)           0.000     2.221    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][15]
    SLICE_X110Y326       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.931     1.542    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X110Y326       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism             -0.044     1.498    
                         clock uncertainty            0.172     1.670    
    SLICE_X110Y326       FDRE (Hold_fdre_C_D)         0.087     1.757    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.613ns (66.784%)  route 0.305ns (33.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.718     1.285    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.585     1.870 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=4, routed)           0.305     2.174    l1/inst/ila_core_inst/probe0[5]
    SLICE_X111Y323       LUT3 (Prop_lut3_I1_O)        0.028     2.202 r  l1/inst/ila_core_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.000     2.202    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][5]
    SLICE_X111Y323       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.931     1.542    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X111Y323       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism             -0.044     1.498    
                         clock uncertainty            0.172     1.670    
    SLICE_X111Y323       FDRE (Hold_fdre_C_D)         0.061     1.731    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.613ns (66.099%)  route 0.314ns (33.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.718     1.285    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      0.585     1.870 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=4, routed)           0.314     2.184    l1/inst/ila_core_inst/probe0[13]
    SLICE_X109Y324       LUT3 (Prop_lut3_I1_O)        0.028     2.212 r  l1/inst/ila_core_inst/probeDelay1[13]_i_1/O
                         net (fo=1, routed)           0.000     2.212    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][13]
    SLICE_X109Y324       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.930     1.541    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X109Y324       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism             -0.044     1.497    
                         clock uncertainty            0.172     1.669    
    SLICE_X109Y324       FDRE (Hold_fdre_C_D)         0.060     1.729    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.585ns (57.903%)  route 0.425ns (42.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.718     1.285    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.585     1.870 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=4, routed)           0.425     2.295    l1/inst/ila_core_inst/probe0[4]
    SLICE_X122Y319       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.965     1.576    l1/inst/ila_core_inst/clk
    SLICE_X122Y319       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism             -0.044     1.532    
                         clock uncertainty            0.172     1.704    
    SLICE_X122Y319       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.806    l1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.613ns (63.337%)  route 0.355ns (36.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.718     1.285    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      0.585     1.870 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=4, routed)           0.355     2.224    l1/inst/ila_core_inst/probe0[14]
    SLICE_X110Y326       LUT3 (Prop_lut3_I1_O)        0.028     2.252 r  l1/inst/ila_core_inst/probeDelay1[14]_i_1/O
                         net (fo=1, routed)           0.000     2.252    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][14]
    SLICE_X110Y326       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.931     1.542    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X110Y326       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism             -0.044     1.498    
                         clock uncertainty            0.172     1.670    
    SLICE_X110Y326       FDRE (Hold_fdre_C_D)         0.087     1.757    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.613ns (62.378%)  route 0.370ns (37.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.718     1.285    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      0.585     1.870 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=4, routed)           0.370     2.239    l1/inst/ila_core_inst/probe0[10]
    SLICE_X109Y325       LUT3 (Prop_lut3_I1_O)        0.028     2.267 r  l1/inst/ila_core_inst/probeDelay1[10]_i_1/O
                         net (fo=1, routed)           0.000     2.267    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][10]
    SLICE_X109Y325       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.930     1.541    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X109Y325       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                         clock pessimism             -0.044     1.497    
                         clock uncertainty            0.172     1.669    
    SLICE_X109Y325       FDRE (Hold_fdre_C_D)         0.060     1.729    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.613ns (62.080%)  route 0.374ns (37.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.718     1.285    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     1.870 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           0.374     2.244    l1/inst/ila_core_inst/probe0[0]
    SLICE_X112Y322       LUT3 (Prop_lut3_I1_O)        0.028     2.272 r  l1/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000     2.272    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/debug_data_in_sync2_reg[15][0]
    SLICE_X112Y322       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.934     1.545    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X112Y322       FDRE                                         r  l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.044     1.501    
                         clock uncertainty            0.172     1.673    
    SLICE_X112Y322       FDRE (Hold_fdre_C_D)         0.060     1.733    l1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.585ns (55.235%)  route 0.474ns (44.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.718     1.285    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y128        RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     1.870 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=4, routed)           0.474     2.344    l1/inst/ila_core_inst/probe0[6]
    SLICE_X122Y319       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.965     1.576    l1/inst/ila_core_inst/clk
    SLICE_X122Y319       SRL16E                                       r  l1/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
                         clock pessimism             -0.044     1.532    
                         clock uncertainty            0.172     1.704    
    SLICE_X122Y319       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.798    l1/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.546    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       19.265ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.265ns  (required time - arrival time)
  Source:                 top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.639ns  (logic 0.204ns (31.912%)  route 0.435ns (68.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y334                                    0.000     0.000 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X113Y334       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.435     0.639    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X111Y334       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X111Y334       FDRE (Setup_fdre_C_D)       -0.096    19.904    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.904    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                 19.265    

Slack (MET) :             19.379ns  (required time - arrival time)
  Source:                 top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.531ns  (logic 0.236ns (44.409%)  route 0.295ns (55.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y334                                    0.000     0.000 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X114Y334       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.295     0.531    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X112Y334       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X112Y334       FDRE (Setup_fdre_C_D)       -0.090    19.910    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.910    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                 19.379    

Slack (MET) :             19.424ns  (required time - arrival time)
  Source:                 top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.899%)  route 0.283ns (58.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y335                                    0.000     0.000 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X115Y335       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.283     0.487    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X111Y336       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X111Y336       FDRE (Setup_fdre_C_D)       -0.089    19.911    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         19.911    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                 19.424    

Slack (MET) :             19.440ns  (required time - arrival time)
  Source:                 top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.551ns  (logic 0.259ns (47.024%)  route 0.292ns (52.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y334                                    0.000     0.000 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X114Y334       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.292     0.551    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X112Y334       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X112Y334       FDRE (Setup_fdre_C_D)       -0.009    19.991    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                 19.440    

Slack (MET) :             19.443ns  (required time - arrival time)
  Source:                 top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.549ns  (logic 0.223ns (40.633%)  route 0.326ns (59.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y334                                    0.000     0.000 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X113Y334       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.326     0.549    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X111Y334       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X111Y334       FDRE (Setup_fdre_C_D)       -0.008    19.992    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.992    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                 19.443    

Slack (MET) :             19.450ns  (required time - arrival time)
  Source:                 top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.489ns  (logic 0.204ns (41.741%)  route 0.285ns (58.259%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y333                                    0.000     0.000 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X112Y333       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.285     0.489    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X110Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X110Y333       FDRE (Setup_fdre_C_D)       -0.061    19.939    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.939    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                 19.450    

Slack (MET) :             19.505ns  (required time - arrival time)
  Source:                 top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.486ns  (logic 0.223ns (45.892%)  route 0.263ns (54.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y335                                    0.000     0.000 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X115Y335       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.263     0.486    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X112Y334       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X112Y334       FDRE (Setup_fdre_C_D)       -0.009    19.991    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                 19.505    

Slack (MET) :             19.510ns  (required time - arrival time)
  Source:                 top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.511ns  (logic 0.223ns (43.676%)  route 0.288ns (56.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y333                                    0.000     0.000 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X112Y333       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.288     0.511    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X110Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X110Y333       FDRE (Setup_fdre_C_D)        0.021    20.021    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                 19.510    





---------------------------------------------------------------------------------------------------
From Clock:  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  To Clock:  clk_out1_tenbei

Setup :            0  Failing Endpoints,  Worst Slack        6.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.496ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/wea_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 1.181ns (39.124%)  route 1.838ns (60.876%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 12.400 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[0])
                                                      1.009     3.841 f  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[0]
                         net (fo=7, routed)           0.907     4.749    decode_test/buff1/din[0]
    SLICE_X145Y267       LUT4 (Prop_lut4_I1_O)        0.043     4.792 r  decode_test/buff1/cnt3[2]_i_5/O
                         net (fo=1, routed)           0.149     4.941    decode_test/buff1/cnt3[2]_i_5_n_0
    SLICE_X145Y267       LUT5 (Prop_lut5_I4_O)        0.043     4.984 f  decode_test/buff1/cnt3[2]_i_4/O
                         net (fo=1, routed)           0.348     5.332    decode_test/buff1/cnt3[2]_i_4_n_0
    SLICE_X144Y267       LUT6 (Prop_lut6_I5_O)        0.043     5.375 r  decode_test/buff1/cnt3[2]_i_2/O
                         net (fo=4, routed)           0.433     5.808    decode_test/buff1/add_cnt3
    SLICE_X145Y265       LUT4 (Prop_lut4_I1_O)        0.043     5.851 r  decode_test/buff1/wea_i_1/O
                         net (fo=1, routed)           0.000     5.851    decode_test/buff1/wea_i_1_n_0
    SLICE_X145Y265       FDCE                                         r  decode_test/buff1/wea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.273    12.400    decode_test/buff1/clk_out1
    SLICE_X145Y265       FDCE                                         r  decode_test/buff1/wea_reg/C
                         clock pessimism              0.085    12.485    
                         clock uncertainty           -0.172    12.313    
    SLICE_X145Y265       FDCE (Setup_fdce_C_D)        0.034    12.347    decode_test/buff1/wea_reg
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                          -5.851    
  -------------------------------------------------------------------
                         slack                                  6.496    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/cnt3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.181ns (41.419%)  route 1.670ns (58.581%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 12.398 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[0])
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[0]
                         net (fo=7, routed)           0.907     4.749    decode_test/buff1/din[0]
    SLICE_X145Y267       LUT4 (Prop_lut4_I1_O)        0.043     4.792 f  decode_test/buff1/cnt3[2]_i_5/O
                         net (fo=1, routed)           0.149     4.941    decode_test/buff1/cnt3[2]_i_5_n_0
    SLICE_X145Y267       LUT5 (Prop_lut5_I4_O)        0.043     4.984 r  decode_test/buff1/cnt3[2]_i_4/O
                         net (fo=1, routed)           0.348     5.332    decode_test/buff1/cnt3[2]_i_4_n_0
    SLICE_X144Y267       LUT6 (Prop_lut6_I5_O)        0.043     5.375 f  decode_test/buff1/cnt3[2]_i_2/O
                         net (fo=4, routed)           0.266     5.641    decode_test/buff1/add_cnt3
    SLICE_X144Y267       LUT4 (Prop_lut4_I2_O)        0.043     5.684 r  decode_test/buff1/cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000     5.684    decode_test/buff1/cnt3[2]_i_1_n_0
    SLICE_X144Y267       FDCE                                         r  decode_test/buff1/cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.271    12.398    decode_test/buff1/clk_out1
    SLICE_X144Y267       FDCE                                         r  decode_test/buff1/cnt3_reg[2]/C
                         clock pessimism              0.085    12.483    
                         clock uncertainty           -0.172    12.311    
    SLICE_X144Y267       FDCE (Setup_fdce_C_D)        0.033    12.344    decode_test/buff1/cnt3_reg[2]
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/cnt3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 1.181ns (41.472%)  route 1.667ns (58.528%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 12.398 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[0])
                                                      1.009     3.841 f  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[0]
                         net (fo=7, routed)           0.907     4.749    decode_test/buff1/din[0]
    SLICE_X145Y267       LUT4 (Prop_lut4_I1_O)        0.043     4.792 r  decode_test/buff1/cnt3[2]_i_5/O
                         net (fo=1, routed)           0.149     4.941    decode_test/buff1/cnt3[2]_i_5_n_0
    SLICE_X145Y267       LUT5 (Prop_lut5_I4_O)        0.043     4.984 f  decode_test/buff1/cnt3[2]_i_4/O
                         net (fo=1, routed)           0.348     5.332    decode_test/buff1/cnt3[2]_i_4_n_0
    SLICE_X144Y267       LUT6 (Prop_lut6_I5_O)        0.043     5.375 r  decode_test/buff1/cnt3[2]_i_2/O
                         net (fo=4, routed)           0.262     5.637    decode_test/buff1/add_cnt3
    SLICE_X144Y267       LUT4 (Prop_lut4_I2_O)        0.043     5.680 r  decode_test/buff1/cnt3[0]_i_1/O
                         net (fo=1, routed)           0.000     5.680    decode_test/buff1/cnt3[0]_i_1_n_0
    SLICE_X144Y267       FDCE                                         r  decode_test/buff1/cnt3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.271    12.398    decode_test/buff1/clk_out1
    SLICE_X144Y267       FDCE                                         r  decode_test/buff1/cnt3_reg[0]/C
                         clock pessimism              0.085    12.483    
                         clock uncertainty           -0.172    12.311    
    SLICE_X144Y267       FDCE (Setup_fdce_C_D)        0.034    12.345    decode_test/buff1/cnt3_reg[0]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/cnt3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 1.187ns (41.595%)  route 1.667ns (58.405%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 12.398 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[0])
                                                      1.009     3.841 f  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[0]
                         net (fo=7, routed)           0.907     4.749    decode_test/buff1/din[0]
    SLICE_X145Y267       LUT4 (Prop_lut4_I1_O)        0.043     4.792 r  decode_test/buff1/cnt3[2]_i_5/O
                         net (fo=1, routed)           0.149     4.941    decode_test/buff1/cnt3[2]_i_5_n_0
    SLICE_X145Y267       LUT5 (Prop_lut5_I4_O)        0.043     4.984 f  decode_test/buff1/cnt3[2]_i_4/O
                         net (fo=1, routed)           0.348     5.332    decode_test/buff1/cnt3[2]_i_4_n_0
    SLICE_X144Y267       LUT6 (Prop_lut6_I5_O)        0.043     5.375 r  decode_test/buff1/cnt3[2]_i_2/O
                         net (fo=4, routed)           0.262     5.637    decode_test/buff1/add_cnt3
    SLICE_X144Y267       LUT4 (Prop_lut4_I2_O)        0.049     5.686 r  decode_test/buff1/cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000     5.686    decode_test/buff1/cnt3[1]_i_1_n_0
    SLICE_X144Y267       FDCE                                         r  decode_test/buff1/cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.271    12.398    decode_test/buff1/clk_out1
    SLICE_X144Y267       FDCE                                         r  decode_test/buff1/cnt3_reg[1]/C
                         clock pessimism              0.085    12.483    
                         clock uncertainty           -0.172    12.311    
    SLICE_X144Y267       FDCE (Setup_fdce_C_D)        0.058    12.369    decode_test/buff1/cnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 1.009ns (46.723%)  route 1.151ns (53.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 12.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[12])
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[12]
                         net (fo=7, routed)           1.151     4.992    decode_test/buff1/din[12]
    SLICE_X133Y255       FDCE                                         r  decode_test/buff1/temp_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.278    12.405    decode_test/buff1/clk_out1
    SLICE_X133Y255       FDCE                                         r  decode_test/buff1/temp_reg[44]/C
                         clock pessimism              0.085    12.490    
                         clock uncertainty           -0.172    12.318    
    SLICE_X133Y255       FDCE (Setup_fdce_C_D)       -0.008    12.310    decode_test/buff1/temp_reg[44]
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 1.009ns (49.985%)  route 1.010ns (50.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 12.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[2])
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[2]
                         net (fo=7, routed)           1.010     4.851    decode_test/buff1/din[2]
    SLICE_X133Y255       FDCE                                         r  decode_test/buff1/temp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.278    12.405    decode_test/buff1/clk_out1
    SLICE_X133Y255       FDCE                                         r  decode_test/buff1/temp_reg[34]/C
                         clock pessimism              0.085    12.490    
                         clock uncertainty           -0.172    12.318    
    SLICE_X133Y255       FDCE (Setup_fdce_C_D)       -0.009    12.309    decode_test/buff1/temp_reg[34]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -4.851    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 1.009ns (50.407%)  route 0.993ns (49.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 12.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[10])
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[10]
                         net (fo=7, routed)           0.993     4.834    decode_test/buff1/din[10]
    SLICE_X133Y255       FDCE                                         r  decode_test/buff1/temp_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.278    12.405    decode_test/buff1/clk_out1
    SLICE_X133Y255       FDCE                                         r  decode_test/buff1/temp_reg[42]/C
                         clock pessimism              0.085    12.490    
                         clock uncertainty           -0.172    12.318    
    SLICE_X133Y255       FDCE (Setup_fdce_C_D)       -0.008    12.310    decode_test/buff1/temp_reg[42]
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 1.009ns (49.961%)  route 1.011ns (50.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 12.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[3])
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[3]
                         net (fo=7, routed)           1.011     4.852    decode_test/buff1/din[3]
    SLICE_X134Y253       FDCE                                         r  decode_test/buff1/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.278    12.405    decode_test/buff1/clk_out1
    SLICE_X134Y253       FDCE                                         r  decode_test/buff1/temp_reg[3]/C
                         clock pessimism              0.085    12.490    
                         clock uncertainty           -0.172    12.318    
    SLICE_X134Y253       FDCE (Setup_fdce_C_D)        0.011    12.329    decode_test/buff1/temp_reg[3]
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.497ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 1.009ns (50.193%)  route 1.001ns (49.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 12.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[10])
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[10]
                         net (fo=7, routed)           1.001     4.843    decode_test/buff1/din[10]
    SLICE_X134Y253       FDCE                                         r  decode_test/buff1/temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.278    12.405    decode_test/buff1/clk_out1
    SLICE_X134Y253       FDCE                                         r  decode_test/buff1/temp_reg[10]/C
                         clock pessimism              0.085    12.490    
                         clock uncertainty           -0.172    12.318    
    SLICE_X134Y253       FDCE (Setup_fdce_C_D)        0.022    12.340    decode_test/buff1/temp_reg[10]
  -------------------------------------------------------------------
                         required time                         12.340    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                  7.497    

Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_tenbei rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 1.009ns (51.492%)  route 0.951ns (48.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.405ns = ( 12.405 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[2])
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[2]
                         net (fo=7, routed)           0.951     4.792    decode_test/buff1/din[2]
    SLICE_X135Y255       FDCE                                         r  decode_test/buff1/temp_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.278    12.405    decode_test/buff1/clk_out1
    SLICE_X135Y255       FDCE                                         r  decode_test/buff1/temp_reg[50]/C
                         clock pessimism              0.085    12.490    
                         clock uncertainty           -0.172    12.318    
    SLICE_X135Y255       FDCE (Setup_fdce_C_D)       -0.010    12.308    decode_test/buff1/temp_reg[50]
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                  7.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.603ns (67.724%)  route 0.287ns (32.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[11]
                         net (fo=7, routed)           0.287     2.283    decode_test/buff1/din[11]
    SLICE_X134Y254       FDCE                                         r  decode_test/buff1/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.880     1.491    decode_test/buff1/clk_out1
    SLICE_X134Y254       FDCE                                         r  decode_test/buff1/temp_reg[11]/C
                         clock pessimism             -0.044     1.447    
                         clock uncertainty            0.172     1.619    
    SLICE_X134Y254       FDCE (Hold_fdce_C_D)         0.059     1.678    decode_test/buff1/temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.603ns (67.467%)  route 0.291ns (32.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[15])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[15]
                         net (fo=7, routed)           0.291     2.286    decode_test/buff1/din[15]
    SLICE_X134Y254       FDCE                                         r  decode_test/buff1/temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.880     1.491    decode_test/buff1/clk_out1
    SLICE_X134Y254       FDCE                                         r  decode_test/buff1/temp_reg[15]/C
                         clock pessimism             -0.044     1.447    
                         clock uncertainty            0.172     1.619    
    SLICE_X134Y254       FDCE (Hold_fdce_C_D)         0.059     1.678    decode_test/buff1/temp_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.603ns (68.167%)  route 0.282ns (31.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[14])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[14]
                         net (fo=7, routed)           0.282     2.277    decode_test/buff1/din[14]
    SLICE_X133Y256       FDCE                                         r  decode_test/buff1/temp_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.880     1.491    decode_test/buff1/clk_out1
    SLICE_X133Y256       FDCE                                         r  decode_test/buff1/temp_reg[46]/C
                         clock pessimism             -0.044     1.447    
                         clock uncertainty            0.172     1.619    
    SLICE_X133Y256       FDCE (Hold_fdce_C_D)         0.047     1.666    decode_test/buff1/temp_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.603ns (66.809%)  route 0.300ns (33.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[5])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[5]
                         net (fo=7, routed)           0.300     2.295    decode_test/buff1/din[5]
    SLICE_X134Y255       FDCE                                         r  decode_test/buff1/temp_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.880     1.491    decode_test/buff1/clk_out1
    SLICE_X134Y255       FDCE                                         r  decode_test/buff1/temp_reg[53]/C
                         clock pessimism             -0.044     1.447    
                         clock uncertainty            0.172     1.619    
    SLICE_X134Y255       FDCE (Hold_fdce_C_D)         0.059     1.678    decode_test/buff1/temp_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.603ns (67.575%)  route 0.289ns (32.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[7])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[7]
                         net (fo=7, routed)           0.289     2.285    decode_test/buff1/din[7]
    SLICE_X134Y255       FDCE                                         r  decode_test/buff1/temp_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.880     1.491    decode_test/buff1/clk_out1
    SLICE_X134Y255       FDCE                                         r  decode_test/buff1/temp_reg[55]/C
                         clock pessimism             -0.044     1.447    
                         clock uncertainty            0.172     1.619    
    SLICE_X134Y255       FDCE (Hold_fdce_C_D)         0.042     1.661    decode_test/buff1/temp_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.603ns (67.736%)  route 0.287ns (32.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[0])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[0]
                         net (fo=7, routed)           0.287     2.283    decode_test/buff1/din[0]
    SLICE_X135Y255       FDCE                                         r  decode_test/buff1/temp_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.880     1.491    decode_test/buff1/clk_out1
    SLICE_X135Y255       FDCE                                         r  decode_test/buff1/temp_reg[48]/C
                         clock pessimism             -0.044     1.447    
                         clock uncertainty            0.172     1.619    
    SLICE_X135Y255       FDCE (Hold_fdce_C_D)         0.032     1.651    decode_test/buff1/temp_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.603ns (67.351%)  route 0.292ns (32.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[9])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[9]
                         net (fo=7, routed)           0.292     2.288    decode_test/buff1/din[9]
    SLICE_X133Y256       FDCE                                         r  decode_test/buff1/temp_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.880     1.491    decode_test/buff1/clk_out1
    SLICE_X133Y256       FDCE                                         r  decode_test/buff1/temp_reg[41]/C
                         clock pessimism             -0.044     1.447    
                         clock uncertainty            0.172     1.619    
    SLICE_X133Y256       FDCE (Hold_fdce_C_D)         0.033     1.652    decode_test/buff1/temp_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.603ns (64.658%)  route 0.330ns (35.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[14])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[14]
                         net (fo=7, routed)           0.330     2.325    decode_test/buff1/din[14]
    SLICE_X134Y253       FDCE                                         r  decode_test/buff1/temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.880     1.491    decode_test/buff1/clk_out1
    SLICE_X134Y253       FDCE                                         r  decode_test/buff1/temp_reg[14]/C
                         clock pessimism             -0.044     1.447    
                         clock uncertainty            0.172     1.619    
    SLICE_X134Y253       FDCE (Hold_fdce_C_D)         0.059     1.678    decode_test/buff1/temp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.603ns (64.436%)  route 0.333ns (35.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[13])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[13]
                         net (fo=7, routed)           0.333     2.328    decode_test/buff1/din[13]
    SLICE_X134Y254       FDCE                                         r  decode_test/buff1/temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.880     1.491    decode_test/buff1/clk_out1
    SLICE_X134Y254       FDCE                                         r  decode_test/buff1/temp_reg[13]/C
                         clock pessimism             -0.044     1.447    
                         clock uncertainty            0.172     1.619    
    SLICE_X134Y254       FDCE (Hold_fdce_C_D)         0.059     1.678    decode_test/buff1/temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/temp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.603ns (64.259%)  route 0.335ns (35.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.825     1.392    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[9])
                                                      0.603     1.995 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXDATA[9]
                         net (fo=7, routed)           0.335     2.331    decode_test/buff1/din[9]
    SLICE_X132Y255       FDCE                                         r  decode_test/buff1/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.880     1.491    decode_test/buff1/clk_out1
    SLICE_X132Y255       FDCE                                         r  decode_test/buff1/temp_reg[25]/C
                         clock pessimism             -0.044     1.447    
                         clock uncertainty            0.172     1.619    
    SLICE_X132Y255       FDCE (Hold_fdce_C_D)         0.059     1.678    decode_test/buff1/temp_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.653    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_tenbei
  To Clock:  clk_out1_tenbei

Setup :            0  Failing Endpoints,  Worst Slack        2.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        2.100ns  (logic 0.302ns (14.382%)  route 1.798ns (85.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.496ns = ( 12.496 - 10.000 ) 
    Source Clock Delay      (SCD):    2.589ns = ( 7.589 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     7.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385     4.419 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     6.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.377     7.589    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.259     7.848 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           1.234     9.082    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X85Y323        LUT4 (Prop_lut4_I3_O)        0.043     9.125 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.564     9.689    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.369    12.496    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y128        RAMB18E1                                     r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.057    12.439    
                         clock uncertainty           -0.194    12.245    
    RAMB18_X3Y128        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328    11.917    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.917    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        1.892ns  (logic 0.302ns (15.958%)  route 1.590ns (84.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 12.456 - 10.000 ) 
    Source Clock Delay      (SCD):    2.589ns = ( 7.589 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     7.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385     4.419 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     6.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.377     7.589    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.259     7.848 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           1.246     9.094    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X85Y322        LUT2 (Prop_lut2_I0_O)        0.043     9.137 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.344     9.481    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X84Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.329    12.456    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X84Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.057    12.399    
                         clock uncertainty           -0.194    12.205    
    SLICE_X84Y322        FDRE (Setup_fdre_C_CE)      -0.201    12.004    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.004    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        1.892ns  (logic 0.302ns (15.958%)  route 1.590ns (84.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 12.456 - 10.000 ) 
    Source Clock Delay      (SCD):    2.589ns = ( 7.589 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     7.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385     4.419 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     6.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.377     7.589    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.259     7.848 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           1.246     9.094    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X85Y322        LUT2 (Prop_lut2_I0_O)        0.043     9.137 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.344     9.481    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X84Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.329    12.456    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X84Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.057    12.399    
                         clock uncertainty           -0.194    12.205    
    SLICE_X84Y322        FDRE (Setup_fdre_C_CE)      -0.201    12.004    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.004    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        1.892ns  (logic 0.302ns (15.958%)  route 1.590ns (84.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 12.456 - 10.000 ) 
    Source Clock Delay      (SCD):    2.589ns = ( 7.589 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     7.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385     4.419 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     6.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.377     7.589    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.259     7.848 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           1.246     9.094    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X85Y322        LUT2 (Prop_lut2_I0_O)        0.043     9.137 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.344     9.481    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X84Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.329    12.456    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X84Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.057    12.399    
                         clock uncertainty           -0.194    12.205    
    SLICE_X84Y322        FDRE (Setup_fdre_C_CE)      -0.201    12.004    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.004    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        1.892ns  (logic 0.302ns (15.958%)  route 1.590ns (84.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 12.456 - 10.000 ) 
    Source Clock Delay      (SCD):    2.589ns = ( 7.589 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     7.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385     4.419 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     6.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.377     7.589    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.259     7.848 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           1.246     9.094    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X85Y322        LUT2 (Prop_lut2_I0_O)        0.043     9.137 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.344     9.481    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X84Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.329    12.456    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X84Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.057    12.399    
                         clock uncertainty           -0.194    12.205    
    SLICE_X84Y322        FDRE (Setup_fdre_C_CE)      -0.201    12.004    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.004    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        1.892ns  (logic 0.302ns (15.958%)  route 1.590ns (84.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 12.456 - 10.000 ) 
    Source Clock Delay      (SCD):    2.589ns = ( 7.589 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     7.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385     4.419 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     6.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.377     7.589    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.259     7.848 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           1.246     9.094    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X85Y322        LUT2 (Prop_lut2_I0_O)        0.043     9.137 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.344     9.481    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X84Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.329    12.456    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X84Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.057    12.399    
                         clock uncertainty           -0.194    12.205    
    SLICE_X84Y322        FDRE (Setup_fdre_C_CE)      -0.201    12.004    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.004    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        1.892ns  (logic 0.302ns (15.958%)  route 1.590ns (84.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 12.456 - 10.000 ) 
    Source Clock Delay      (SCD):    2.589ns = ( 7.589 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     7.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385     4.419 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     6.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.377     7.589    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.259     7.848 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           1.246     9.094    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X85Y322        LUT2 (Prop_lut2_I0_O)        0.043     9.137 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.344     9.481    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X84Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.329    12.456    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X84Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.057    12.399    
                         clock uncertainty           -0.194    12.205    
    SLICE_X84Y322        FDRE (Setup_fdre_C_CE)      -0.201    12.004    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.004    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        2.052ns  (logic 0.345ns (16.811%)  route 1.707ns (83.189%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 12.454 - 10.000 ) 
    Source Clock Delay      (SCD):    2.589ns = ( 7.589 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     7.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385     4.419 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     6.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.377     7.589    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.259     7.848 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           1.241     9.089    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_en
    SLICE_X85Y322        LUT5 (Prop_lut5_I3_O)        0.043     9.132 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.240     9.372    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_5_n_0
    SLICE_X83Y322        LUT5 (Prop_lut5_I4_O)        0.043     9.415 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.226     9.641    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X83Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.327    12.454    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X83Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.057    12.397    
                         clock uncertainty           -0.194    12.203    
    SLICE_X83Y322        FDRE (Setup_fdre_C_D)       -0.031    12.172    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        2.027ns  (logic 0.345ns (17.019%)  route 1.682ns (82.981%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 12.454 - 10.000 ) 
    Source Clock Delay      (SCD):    2.589ns = ( 7.589 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     7.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385     4.419 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     6.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.377     7.589    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.259     7.848 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           1.241     9.089    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_en
    SLICE_X85Y322        LUT5 (Prop_lut5_I3_O)        0.043     9.132 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.240     9.372    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_5_n_0
    SLICE_X83Y322        LUT5 (Prop_lut5_I4_O)        0.043     9.415 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.201     9.616    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X83Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.327    12.454    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X83Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.057    12.397    
                         clock uncertainty           -0.194    12.203    
    SLICE_X83Y322        FDRE (Setup_fdre_C_D)       -0.022    12.181    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_tenbei rise@10.000ns - clk_out2_tenbei rise@5.000ns)
  Data Path Delay:        1.782ns  (logic 0.302ns (16.946%)  route 1.480ns (83.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 12.456 - 10.000 ) 
    Source Clock Delay      (SCD):    2.589ns = ( 7.589 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     6.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     7.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.385     4.419 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.700     6.119    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     6.212 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.377     7.589    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.259     7.848 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           1.246     9.094    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X85Y322        LUT2 (Prop_lut2_I0_O)        0.043     9.137 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.234     9.371    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X85Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398    12.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     9.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    11.044    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.329    12.456    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.057    12.399    
                         clock uncertainty           -0.194    12.205    
    SLICE_X85Y322        FDRE (Setup_fdre_C_CE)      -0.201    12.004    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.004    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  2.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.146ns (16.138%)  route 0.759ns (83.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.607     1.174    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.118     1.292 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           0.656     1.948    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X85Y322        LUT2 (Prop_lut2_I0_O)        0.028     1.976 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.103     2.079    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X84Y323        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.918     1.529    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X84Y323        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.028     1.557    
                         clock uncertainty            0.194     1.751    
    SLICE_X84Y323        FDRE (Hold_fdre_C_CE)        0.010     1.761    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.146ns (16.138%)  route 0.759ns (83.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.607     1.174    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.118     1.292 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           0.656     1.948    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X85Y322        LUT2 (Prop_lut2_I0_O)        0.028     1.976 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.103     2.079    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X84Y323        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.918     1.529    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X84Y323        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.028     1.557    
                         clock uncertainty            0.194     1.751    
    SLICE_X84Y323        FDRE (Hold_fdre_C_CE)        0.010     1.761    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.146ns (16.138%)  route 0.759ns (83.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.607     1.174    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.118     1.292 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           0.656     1.948    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X85Y322        LUT2 (Prop_lut2_I0_O)        0.028     1.976 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.103     2.079    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X84Y323        FDSE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.918     1.529    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X84Y323        FDSE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.028     1.557    
                         clock uncertainty            0.194     1.751    
    SLICE_X84Y323        FDSE (Hold_fdse_C_CE)        0.010     1.761    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.146ns (16.138%)  route 0.759ns (83.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.529ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.607     1.174    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.118     1.292 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           0.656     1.948    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X85Y322        LUT2 (Prop_lut2_I0_O)        0.028     1.976 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.103     2.079    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X84Y323        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.918     1.529    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X84Y323        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.028     1.557    
                         clock uncertainty            0.194     1.751    
    SLICE_X84Y323        FDRE (Hold_fdre_C_CE)        0.010     1.761    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.146ns (15.833%)  route 0.776ns (84.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.607     1.174    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.118     1.292 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           0.656     1.948    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X85Y322        LUT2 (Prop_lut2_I0_O)        0.028     1.976 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.120     2.096    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X85Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.920     1.531    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.028     1.559    
                         clock uncertainty            0.194     1.753    
    SLICE_X85Y322        FDRE (Hold_fdre_C_CE)        0.010     1.763    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.146ns (15.833%)  route 0.776ns (84.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.607     1.174    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.118     1.292 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           0.656     1.948    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X85Y322        LUT2 (Prop_lut2_I0_O)        0.028     1.976 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.120     2.096    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X85Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.920     1.531    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.028     1.559    
                         clock uncertainty            0.194     1.753    
    SLICE_X85Y322        FDRE (Hold_fdre_C_CE)        0.010     1.763    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.146ns (15.833%)  route 0.776ns (84.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.607     1.174    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.118     1.292 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           0.656     1.948    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X85Y322        LUT2 (Prop_lut2_I0_O)        0.028     1.976 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.120     2.096    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X85Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.920     1.531    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.028     1.559    
                         clock uncertainty            0.194     1.753    
    SLICE_X85Y322        FDRE (Hold_fdre_C_CE)        0.010     1.763    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.146ns (15.833%)  route 0.776ns (84.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.607     1.174    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.118     1.292 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           0.656     1.948    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X85Y322        LUT2 (Prop_lut2_I0_O)        0.028     1.976 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.120     2.096    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X85Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.920     1.531    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.028     1.559    
                         clock uncertainty            0.194     1.753    
    SLICE_X85Y322        FDRE (Hold_fdre_C_CE)        0.010     1.763    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.146ns (15.833%)  route 0.776ns (84.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.607     1.174    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.118     1.292 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           0.656     1.948    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X85Y322        LUT2 (Prop_lut2_I0_O)        0.028     1.976 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.120     2.096    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X85Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.920     1.531    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.028     1.559    
                         clock uncertainty            0.194     1.753    
    SLICE_X85Y322        FDRE (Hold_fdre_C_CE)        0.010     1.763    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 decode_test/decode_out1/fifo_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tenbei rise@0.000ns - clk_out2_tenbei rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.146ns (15.833%)  route 0.776ns (84.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.607     1.174    decode_test/decode_out1/clk_out2
    SLICE_X86Y289        FDCE                                         r  decode_test/decode_out1/fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y289        FDCE (Prop_fdce_C_Q)         0.118     1.292 r  decode_test/decode_out1/fifo_rd_reg/Q
                         net (fo=4, routed)           0.656     1.948    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X85Y322        LUT2 (Prop_lut2_I0_O)        0.028     1.976 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.120     2.096    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X85Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.920     1.531    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y322        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.028     1.559    
                         clock uncertainty            0.194     1.753    
    SLICE_X85Y322        FDRE (Hold_fdre_C_CE)        0.010     1.763    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tenbei
  To Clock:  clk_out2_tenbei

Setup :            0  Failing Endpoints,  Worst Slack        2.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 decode_test/buff1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/tem_vaild_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_tenbei rise@5.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.521ns (23.146%)  route 1.730ns (76.854%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 7.398 - 5.000 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.592     2.804    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -0.581 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     1.119    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         1.443     2.655    decode_test/buff1/clk_out1
    SLICE_X144Y264       FDCE                                         r  decode_test/buff1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y264       FDCE (Prop_fdce_C_Q)         0.204     2.859 r  decode_test/buff1/cnt_reg[1]/Q
                         net (fo=12, routed)          0.462     3.321    decode_test/buff1/cnt_reg[1]
    SLICE_X144Y265       LUT6 (Prop_lut6_I4_O)        0.126     3.447 r  decode_test/buff1/tem_vaild_i_3/O
                         net (fo=2, routed)           0.715     4.162    decode_test/buff1/tem_vaild_i_3_n_0
    SLICE_X144Y267       LUT4 (Prop_lut4_I0_O)        0.054     4.216 r  decode_test/buff1/tem_vaild_i_2/O
                         net (fo=1, routed)           0.553     4.769    decode_test/buff1/tem_vaild0
    SLICE_X143Y267       LUT6 (Prop_lut6_I0_O)        0.137     4.906 r  decode_test/buff1/tem_vaild_i_1/O
                         net (fo=1, routed)           0.000     4.906    decode_test/buff1/tem_vaild_i_1_n_0
    SLICE_X143Y267       FDCE                                         r  decode_test/buff1/tem_vaild_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      5.000     5.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     6.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.398     7.525    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.049     4.476 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.568     6.044    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.127 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       1.271     7.398    decode_test/buff1/clk_out2
    SLICE_X143Y267       FDCE                                         r  decode_test/buff1/tem_vaild_reg/C
                         clock pessimism             -0.057     7.341    
                         clock uncertainty           -0.194     7.147    
    SLICE_X143Y267       FDCE (Setup_fdce_C_D)        0.034     7.181    decode_test/buff1/tem_vaild_reg
  -------------------------------------------------------------------
                         required time                          7.181    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             9.238ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.703ns  (logic 0.236ns (33.594%)  route 0.467ns (66.406%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y323                                     0.000     0.000 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X82Y323        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.467     0.703    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X82Y325        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X82Y325        FDRE (Setup_fdre_C_D)       -0.059     9.941    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  9.238    

Slack (MET) :             9.300ns  (required time - arrival time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.611ns  (logic 0.236ns (38.624%)  route 0.375ns (61.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y255                                    0.000     0.000 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X136Y255       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.375     0.611    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X137Y255       FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X137Y255       FDRE (Setup_fdre_C_D)       -0.089     9.911    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  9.300    

Slack (MET) :             9.319ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.589ns  (logic 0.236ns (40.042%)  route 0.353ns (59.958%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y323                                     0.000     0.000 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X82Y323        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.353     0.589    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X83Y323        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y323        FDRE (Setup_fdre_C_D)       -0.092     9.908    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  9.319    

Slack (MET) :             9.364ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.626ns  (logic 0.259ns (41.363%)  route 0.367ns (58.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y323                                     0.000     0.000 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X82Y323        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.367     0.626    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X83Y323        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y323        FDRE (Setup_fdre_C_D)       -0.010     9.990    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  9.364    

Slack (MET) :             9.404ns  (required time - arrival time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.586ns  (logic 0.223ns (38.035%)  route 0.363ns (61.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y255                                    0.000     0.000 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X141Y255       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.363     0.586    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X140Y255       FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X140Y255       FDRE (Setup_fdre_C_D)       -0.010     9.990    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  9.404    

Slack (MET) :             9.410ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.583ns  (logic 0.223ns (38.283%)  route 0.360ns (61.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y323                                     0.000     0.000 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X85Y323        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.360     0.583    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X83Y324        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y324        FDRE (Setup_fdre_C_D)       -0.007     9.993    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  9.410    

Slack (MET) :             9.412ns  (required time - arrival time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.498ns  (logic 0.204ns (40.999%)  route 0.294ns (59.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254                                    0.000     0.000 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X137Y254       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.294     0.498    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X137Y255       FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X137Y255       FDRE (Setup_fdre_C_D)       -0.090     9.910    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  9.412    

Slack (MET) :             9.416ns  (required time - arrival time)
  Source:                 decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.575ns  (logic 0.223ns (38.797%)  route 0.352ns (61.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y254                                    0.000     0.000 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X137Y254       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.352     0.575    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X137Y255       FDRE                                         r  decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X137Y255       FDRE (Setup_fdre_C_D)       -0.009     9.991    decode_test/buff1/fifoin/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  9.416    

Slack (MET) :             9.418ns  (required time - arrival time)
  Source:                 decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.490ns  (logic 0.204ns (41.659%)  route 0.286ns (58.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y323                                     0.000     0.000 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X85Y323        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.286     0.490    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X83Y323        FDRE                                         r  decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y323        FDRE (Setup_fdre_C_D)       -0.092     9.908    decode_test/decode_out1/fifo_out1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  9.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 decode_test/buff1/cnt3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tenbei  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decode_test/buff1/tem_vaild_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_tenbei  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_tenbei
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tenbei rise@0.000ns - clk_out1_tenbei rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.202ns (23.875%)  route 0.644ns (76.125%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.675     1.242    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490    -0.248 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     0.541    decode_test/ten_bit/inst/clk_out1_tenbei
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_test/ten_bit/inst/clkout1_buf/O
                         net (fo=221, routed)         0.649     1.216    decode_test/buff1/clk_out1
    SLICE_X144Y267       FDCE                                         r  decode_test/buff1/cnt3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y267       FDCE (Prop_fdce_C_Q)         0.100     1.316 r  decode_test/buff1/cnt3_reg[0]/Q
                         net (fo=4, routed)           0.364     1.680    decode_test/buff1/cnt3[0]
    SLICE_X144Y267       LUT4 (Prop_lut4_I2_O)        0.033     1.713 r  decode_test/buff1/tem_vaild_i_2/O
                         net (fo=1, routed)           0.280     1.993    decode_test/buff1/tem_vaild0
    SLICE_X143Y267       LUT6 (Prop_lut6_I0_O)        0.069     2.062 r  decode_test/buff1/tem_vaild_i_1/O
                         net (fo=1, routed)           0.000     2.062    decode_test/buff1/tem_vaild_i_1_n_0
    SLICE_X143Y267       FDCE                                         r  decode_test/buff1/tem_vaild_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tenbei rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.910     1.521    decode_test/ten_bit/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.797    -0.276 r  decode_test/ten_bit/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.857     0.581    decode_test/ten_bit/inst/clk_out2_tenbei
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_test/ten_bit/inst/clkout2_buf/O
                         net (fo=38692, routed)       0.873     1.484    decode_test/buff1/clk_out2
    SLICE_X143Y267       FDCE                                         r  decode_test/buff1/tem_vaild_reg/C
                         clock pessimism              0.028     1.512    
                         clock uncertainty            0.194     1.706    
    SLICE_X143Y267       FDCE (Hold_fdce_C_D)         0.061     1.767    decode_test/buff1/tem_vaild_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
From Clock:  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.017ns  (required time - arrival time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns)
  Data Path Delay:        1.063ns  (logic 0.266ns (25.026%)  route 0.797ns (74.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 21.430 - 20.000 ) 
    Source Clock Delay      (SCD):    2.758ns = ( 12.758 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    11.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.546    12.758    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.223    12.981 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.285    13.266    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X113Y332       LUT4 (Prop_lut4_I3_O)        0.043    13.309 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.512    13.821    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X4Y134        RAMB18E1                                     r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.430    21.430    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X4Y134        RAMB18E1                                     r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    21.430    
                         clock uncertainty           -0.263    21.166    
    RAMB18_X4Y134        RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328    20.838    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.838    
                         arrival time                         -13.821    
  -------------------------------------------------------------------
                         slack                                  7.017    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns)
  Data Path Delay:        1.257ns  (logic 0.309ns (24.583%)  route 0.948ns (75.417%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.349ns = ( 21.349 - 20.000 ) 
    Source Clock Delay      (SCD):    2.758ns = ( 12.758 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    11.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.546    12.758    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.223    12.981 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.535    13.516    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_en
    SLICE_X115Y332       LUT5 (Prop_lut5_I3_O)        0.043    13.559 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.099    13.658    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_5_n_0
    SLICE_X115Y332       LUT5 (Prop_lut5_I4_O)        0.043    13.701 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.314    14.015    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X115Y332       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.349    21.349    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X115Y332       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.000    21.349    
                         clock uncertainty           -0.263    21.086    
    SLICE_X115Y332       FDRE (Setup_fdre_C_D)       -0.019    21.067    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         21.067    
                         arrival time                         -14.015    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.114ns  (required time - arrival time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns)
  Data Path Delay:        1.036ns  (logic 0.266ns (25.682%)  route 0.770ns (74.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.349ns = ( 21.349 - 20.000 ) 
    Source Clock Delay      (SCD):    2.758ns = ( 12.758 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    11.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.546    12.758    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.223    12.981 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.256    13.237    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.043    13.280 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.514    13.794    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X114Y332       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.349    21.349    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X114Y332       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.000    21.349    
                         clock uncertainty           -0.263    21.086    
    SLICE_X114Y332       FDRE (Setup_fdre_C_CE)      -0.178    20.908    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         20.908    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  7.114    

Slack (MET) :             7.117ns  (required time - arrival time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns)
  Data Path Delay:        1.011ns  (logic 0.266ns (26.319%)  route 0.745ns (73.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 21.350 - 20.000 ) 
    Source Clock Delay      (SCD):    2.758ns = ( 12.758 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    11.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.546    12.758    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.223    12.981 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.256    13.237    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.043    13.280 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.489    13.769    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X115Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.350    21.350    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X115Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.000    21.350    
                         clock uncertainty           -0.263    21.087    
    SLICE_X115Y333       FDRE (Setup_fdre_C_CE)      -0.201    20.886    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         20.886    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  7.117    

Slack (MET) :             7.117ns  (required time - arrival time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns)
  Data Path Delay:        1.011ns  (logic 0.266ns (26.319%)  route 0.745ns (73.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 21.350 - 20.000 ) 
    Source Clock Delay      (SCD):    2.758ns = ( 12.758 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    11.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.546    12.758    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.223    12.981 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.256    13.237    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.043    13.280 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.489    13.769    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X115Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.350    21.350    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X115Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.000    21.350    
                         clock uncertainty           -0.263    21.087    
    SLICE_X115Y333       FDRE (Setup_fdre_C_CE)      -0.201    20.886    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         20.886    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  7.117    

Slack (MET) :             7.117ns  (required time - arrival time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns)
  Data Path Delay:        1.011ns  (logic 0.266ns (26.319%)  route 0.745ns (73.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 21.350 - 20.000 ) 
    Source Clock Delay      (SCD):    2.758ns = ( 12.758 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    11.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.546    12.758    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.223    12.981 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.256    13.237    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.043    13.280 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.489    13.769    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X115Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.350    21.350    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X115Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.000    21.350    
                         clock uncertainty           -0.263    21.087    
    SLICE_X115Y333       FDRE (Setup_fdre_C_CE)      -0.201    20.886    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         20.886    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  7.117    

Slack (MET) :             7.117ns  (required time - arrival time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns)
  Data Path Delay:        1.011ns  (logic 0.266ns (26.319%)  route 0.745ns (73.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 21.350 - 20.000 ) 
    Source Clock Delay      (SCD):    2.758ns = ( 12.758 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    11.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.546    12.758    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.223    12.981 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.256    13.237    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.043    13.280 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.489    13.769    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X115Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.350    21.350    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X115Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.000    21.350    
                         clock uncertainty           -0.263    21.087    
    SLICE_X115Y333       FDRE (Setup_fdre_C_CE)      -0.201    20.886    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         20.886    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  7.117    

Slack (MET) :             7.117ns  (required time - arrival time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns)
  Data Path Delay:        1.011ns  (logic 0.266ns (26.319%)  route 0.745ns (73.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 21.350 - 20.000 ) 
    Source Clock Delay      (SCD):    2.758ns = ( 12.758 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    11.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.546    12.758    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.223    12.981 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.256    13.237    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.043    13.280 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.489    13.769    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X115Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.350    21.350    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X115Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.000    21.350    
                         clock uncertainty           -0.263    21.087    
    SLICE_X115Y333       FDRE (Setup_fdre_C_CE)      -0.201    20.886    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         20.886    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  7.117    

Slack (MET) :             7.149ns  (required time - arrival time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns)
  Data Path Delay:        1.004ns  (logic 0.266ns (26.502%)  route 0.738ns (73.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 21.352 - 20.000 ) 
    Source Clock Delay      (SCD):    2.758ns = ( 12.758 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    11.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.546    12.758    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.223    12.981 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.256    13.237    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.043    13.280 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.482    13.762    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X114Y335       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.352    21.352    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X114Y335       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.000    21.352    
                         clock uncertainty           -0.263    21.089    
    SLICE_X114Y335       FDRE (Setup_fdre_C_CE)      -0.178    20.911    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         20.911    
                         arrival time                         -13.762    
  -------------------------------------------------------------------
                         slack                                  7.149    

Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns)
  Data Path Delay:        0.829ns  (logic 0.266ns (32.072%)  route 0.563ns (67.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 21.350 - 20.000 ) 
    Source Clock Delay      (SCD):    2.758ns = ( 12.758 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    11.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.546    12.758    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.223    12.981 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.256    13.237    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.043    13.280 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.308    13.587    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528    21.528    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394    18.134 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    19.917    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    20.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.350    21.350    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.000    21.350    
                         clock uncertainty           -0.263    21.087    
    SLICE_X113Y333       FDRE (Setup_fdre_C_CE)      -0.201    20.886    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         20.886    
                         arrival time                         -13.587    
  -------------------------------------------------------------------
                         slack                                  7.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.400%)  route 0.293ns (69.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.696     1.263    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.100     1.363 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.141     1.504    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.028     1.532 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.152     1.684    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X113Y335       FDSE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.942     0.942    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y335       FDSE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.000     0.942    
                         clock uncertainty            0.263     1.205    
    SLICE_X113Y335       FDSE (Hold_fdse_C_CE)        0.010     1.215    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.671%)  route 0.303ns (70.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.696     1.263    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.100     1.363 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.141     1.504    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.028     1.532 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.163     1.694    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.940     0.940    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.000     0.940    
                         clock uncertainty            0.263     1.203    
    SLICE_X113Y333       FDRE (Hold_fdre_C_CE)        0.010     1.213    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.671%)  route 0.303ns (70.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.696     1.263    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.100     1.363 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.141     1.504    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.028     1.532 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.163     1.694    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.940     0.940    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.000     0.940    
                         clock uncertainty            0.263     1.203    
    SLICE_X113Y333       FDRE (Hold_fdre_C_CE)        0.010     1.213    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.671%)  route 0.303ns (70.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.696     1.263    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.100     1.363 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.141     1.504    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.028     1.532 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.163     1.694    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.940     0.940    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.000     0.940    
                         clock uncertainty            0.263     1.203    
    SLICE_X113Y333       FDRE (Hold_fdre_C_CE)        0.010     1.213    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.671%)  route 0.303ns (70.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.696     1.263    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.100     1.363 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.141     1.504    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.028     1.532 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.163     1.694    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.940     0.940    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.000     0.940    
                         clock uncertainty            0.263     1.203    
    SLICE_X113Y333       FDRE (Hold_fdre_C_CE)        0.010     1.213    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.671%)  route 0.303ns (70.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.696     1.263    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.100     1.363 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.141     1.504    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.028     1.532 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.163     1.694    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.940     0.940    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.000     0.940    
                         clock uncertainty            0.263     1.203    
    SLICE_X113Y333       FDRE (Hold_fdre_C_CE)        0.010     1.213    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.671%)  route 0.303ns (70.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.696     1.263    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.100     1.363 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.141     1.504    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.028     1.532 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.163     1.694    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.940     0.940    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.000     0.940    
                         clock uncertainty            0.263     1.203    
    SLICE_X113Y333       FDRE (Hold_fdre_C_CE)        0.010     1.213    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.671%)  route 0.303ns (70.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.696     1.263    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.100     1.363 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.141     1.504    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.028     1.532 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.163     1.694    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.940     0.940    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.000     0.940    
                         clock uncertainty            0.263     1.203    
    SLICE_X113Y333       FDRE (Hold_fdre_C_CE)        0.010     1.213    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.671%)  route 0.303ns (70.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.696     1.263    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.100     1.363 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.141     1.504    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X113Y332       LUT2 (Prop_lut2_I0_O)        0.028     1.532 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[7]_i_1/O
                         net (fo=16, routed)          0.163     1.694    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        0.940     0.940    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X113Y333       FDRE                                         r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.000     0.940    
                         clock uncertainty            0.263     1.203    
    SLICE_X113Y333       FDRE (Hold_fdre_C_CE)        0.010     1.213    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 top_ber_fifo/rd_start_reg/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.128ns (21.810%)  route 0.459ns (78.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.696     1.263    top_ber_fifo/clk
    SLICE_X113Y332       FDRE                                         r  top_ber_fifo/rd_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y332       FDRE (Prop_fdre_C_Q)         0.100     1.363 r  top_ber_fifo/rd_start_reg/Q
                         net (fo=4, routed)           0.148     1.511    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X113Y332       LUT4 (Prop_lut4_I3_O)        0.028     1.539 r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.311     1.850    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X4Y134        RAMB18E1                                     r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.010     1.010    top_ber_fifo/ber_pll/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -1.087 r  top_ber_fifo/ber_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -0.030    top_ber_fifo/ber_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.000 r  top_ber_fifo/ber_pll/inst/clkout1_buf/O
                         net (fo=1465, routed)        1.003     1.003    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X4Y134        RAMB18E1                                     r  top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     1.003    
                         clock uncertainty            0.263     1.266    
    RAMB18_X4Y134        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.362    top_ber_fifo/ber_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.488    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 0.352ns (6.593%)  route 4.987ns (93.407%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 36.807 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     5.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT4 (Prop_lut4_I0_O)        0.043     5.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.253     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X80Y325        LUT1 (Prop_lut1_I0_O)        0.043     9.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.400     9.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y326        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.330    36.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.456    37.263    
                         clock uncertainty           -0.035    37.228    
    SLICE_X84Y326        FDCE (Recov_fdce_C_CLR)     -0.212    37.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.016    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                 27.414    

Slack (MET) :             27.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 0.352ns (6.593%)  route 4.987ns (93.407%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 36.807 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     5.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT4 (Prop_lut4_I0_O)        0.043     5.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.253     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X80Y325        LUT1 (Prop_lut1_I0_O)        0.043     9.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.400     9.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y326        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.330    36.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.456    37.263    
                         clock uncertainty           -0.035    37.228    
    SLICE_X84Y326        FDCE (Recov_fdce_C_CLR)     -0.212    37.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.016    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                 27.414    

Slack (MET) :             27.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 0.352ns (6.593%)  route 4.987ns (93.407%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 36.807 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     5.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT4 (Prop_lut4_I0_O)        0.043     5.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.253     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X80Y325        LUT1 (Prop_lut1_I0_O)        0.043     9.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.400     9.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y326        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.330    36.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.456    37.263    
                         clock uncertainty           -0.035    37.228    
    SLICE_X84Y326        FDCE (Recov_fdce_C_CLR)     -0.212    37.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.016    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                 27.414    

Slack (MET) :             27.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 0.352ns (6.593%)  route 4.987ns (93.407%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 36.807 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     5.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT4 (Prop_lut4_I0_O)        0.043     5.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.253     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X80Y325        LUT1 (Prop_lut1_I0_O)        0.043     9.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.400     9.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y326        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.330    36.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.456    37.263    
                         clock uncertainty           -0.035    37.228    
    SLICE_X84Y326        FDCE (Recov_fdce_C_CLR)     -0.212    37.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.016    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                 27.414    

Slack (MET) :             27.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 0.352ns (6.593%)  route 4.987ns (93.407%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 36.807 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     5.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT4 (Prop_lut4_I0_O)        0.043     5.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.253     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X80Y325        LUT1 (Prop_lut1_I0_O)        0.043     9.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.400     9.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y326        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.330    36.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.456    37.263    
                         clock uncertainty           -0.035    37.228    
    SLICE_X84Y326        FDCE (Recov_fdce_C_CLR)     -0.212    37.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.016    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                 27.414    

Slack (MET) :             27.486ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 0.352ns (6.686%)  route 4.913ns (93.314%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 36.804 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     5.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT4 (Prop_lut4_I0_O)        0.043     5.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.253     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X80Y325        LUT1 (Prop_lut1_I0_O)        0.043     9.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.325     9.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y325        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.327    36.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y325        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.456    37.260    
                         clock uncertainty           -0.035    37.225    
    SLICE_X80Y325        FDCE (Recov_fdce_C_CLR)     -0.212    37.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.013    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                 27.486    

Slack (MET) :             27.499ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 0.352ns (6.700%)  route 4.902ns (93.300%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     5.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT4 (Prop_lut4_I0_O)        0.043     5.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.253     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X80Y325        LUT1 (Prop_lut1_I0_O)        0.043     9.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.315     9.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y325        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y325        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.456    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X84Y325        FDCE (Recov_fdce_C_CLR)     -0.212    37.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.015    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                 27.499    

Slack (MET) :             27.499ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 0.352ns (6.700%)  route 4.902ns (93.300%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     5.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT4 (Prop_lut4_I0_O)        0.043     5.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.253     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X80Y325        LUT1 (Prop_lut1_I0_O)        0.043     9.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.315     9.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y325        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y325        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.456    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X84Y325        FDCE (Recov_fdce_C_CLR)     -0.212    37.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.015    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                 27.499    

Slack (MET) :             27.499ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 0.352ns (6.700%)  route 4.902ns (93.300%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     5.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT4 (Prop_lut4_I0_O)        0.043     5.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.253     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X80Y325        LUT1 (Prop_lut1_I0_O)        0.043     9.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.315     9.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y325        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y325        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.456    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X84Y325        FDCE (Recov_fdce_C_CLR)     -0.212    37.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.015    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                 27.499    

Slack (MET) :             27.499ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 0.352ns (6.700%)  route 4.902ns (93.300%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.342     4.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y237         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y237         FDRE (Prop_fdre_C_Q)         0.223     4.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.550     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X5Y237         LUT6 (Prop_lut6_I4_O)        0.043     5.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.785     5.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X9Y242         LUT4 (Prop_lut4_I0_O)        0.043     5.906 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.253     9.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X80Y325        LUT1 (Prop_lut1_I0_O)        0.043     9.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.315     9.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y325        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y325        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.456    37.262    
                         clock uncertainty           -0.035    37.227    
    SLICE_X84Y325        FDCE (Recov_fdce_C_CLR)     -0.212    37.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.015    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                 27.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.029%)  route 0.113ns (52.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.694     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X100Y334       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y334       FDPE (Prop_fdpe_C_Q)         0.100     2.320 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.113     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X98Y334        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.935     2.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X98Y334        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.478     2.248    
    SLICE_X98Y334        FDCE (Remov_fdce_C_CLR)     -0.050     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.029%)  route 0.113ns (52.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.694     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X100Y334       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y334       FDPE (Prop_fdpe_C_Q)         0.100     2.320 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.113     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X98Y334        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.935     2.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X98Y334        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.478     2.248    
    SLICE_X98Y334        FDCE (Remov_fdce_C_CLR)     -0.050     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.029%)  route 0.113ns (52.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.694     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X100Y334       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y334       FDPE (Prop_fdpe_C_Q)         0.100     2.320 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.113     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X98Y334        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.935     2.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X98Y334        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.478     2.248    
    SLICE_X98Y334        FDPE (Remov_fdpe_C_PRE)     -0.052     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.029%)  route 0.113ns (52.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.694     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X100Y334       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y334       FDPE (Prop_fdpe_C_Q)         0.100     2.320 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.113     2.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X98Y334        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.935     2.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X98Y334        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.478     2.248    
    SLICE_X98Y334        FDPE (Remov_fdpe_C_PRE)     -0.052     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.679     2.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X86Y323        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y323        FDPE (Prop_fdpe_C_Q)         0.107     2.312 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.092     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X87Y324        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.919     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X87Y324        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.495     2.215    
    SLICE_X87Y324        FDPE (Remov_fdpe_C_PRE)     -0.108     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.206%)  route 0.143ns (58.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.694     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X100Y334       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y334       FDPE (Prop_fdpe_C_Q)         0.100     2.320 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.143     2.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X100Y335       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.938     2.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X100Y335       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.496     2.233    
    SLICE_X100Y335       FDCE (Remov_fdce_C_CLR)     -0.069     2.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.206%)  route 0.143ns (58.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.694     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X100Y334       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y334       FDPE (Prop_fdpe_C_Q)         0.100     2.320 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.143     2.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X100Y335       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.938     2.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X100Y335       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.496     2.233    
    SLICE_X100Y335       FDPE (Remov_fdpe_C_PRE)     -0.072     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.206%)  route 0.143ns (58.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.694     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X100Y334       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y334       FDPE (Prop_fdpe_C_Q)         0.100     2.320 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.143     2.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X100Y335       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.938     2.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X100Y335       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.496     2.233    
    SLICE_X100Y335       FDPE (Remov_fdpe_C_PRE)     -0.072     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.206%)  route 0.143ns (58.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.694     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X100Y334       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y334       FDPE (Prop_fdpe_C_Q)         0.100     2.320 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.143     2.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X100Y335       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.938     2.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X100Y335       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.496     2.233    
    SLICE_X100Y335       FDPE (Remov_fdpe_C_PRE)     -0.072     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.206%)  route 0.143ns (58.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.694     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X100Y334       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y334       FDPE (Prop_fdpe_C_Q)         0.100     2.320 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.143     2.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X100Y335       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=487, routed)         0.938     2.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X100Y335       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.496     2.233    
    SLICE_X100Y335       FDPE (Remov_fdpe_C_PRE)     -0.072     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.302    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
  To Clock:  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        7.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 1.052ns (47.316%)  route 1.171ns (52.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 12.398 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.784     4.625    gt0_rxresetdone_i
    SLICE_X145Y267       LUT1 (Prop_lut1_I0_O)        0.043     4.668 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.387     5.056    gt0_rxresetdone_r_i_1_n_0
    SLICE_X145Y267       FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.271    12.398    gt0_rxusrclk2_i
    SLICE_X145Y267       FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism              0.231    12.629    
                         clock uncertainty           -0.035    12.594    
    SLICE_X145Y267       FDCE (Recov_fdce_C_CLR)     -0.212    12.382    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 1.052ns (47.316%)  route 1.171ns (52.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 12.398 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.784     4.625    gt0_rxresetdone_i
    SLICE_X145Y267       LUT1 (Prop_lut1_I0_O)        0.043     4.668 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.387     5.056    gt0_rxresetdone_r_i_1_n_0
    SLICE_X145Y267       FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.271    12.398    gt0_rxusrclk2_i
    SLICE_X145Y267       FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism              0.231    12.629    
                         clock uncertainty           -0.035    12.594    
    SLICE_X145Y267       FDCE (Recov_fdce_C_CLR)     -0.212    12.382    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 1.052ns (47.316%)  route 1.171ns (52.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 12.398 - 10.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.620     2.832    decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     3.841 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.784     4.625    gt0_rxresetdone_i
    SLICE_X145Y267       LUT1 (Prop_lut1_I0_O)        0.043     4.668 f  gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.387     5.056    gt0_rxresetdone_r_i_1_n_0
    SLICE_X145Y267       FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.271    12.398    gt0_rxusrclk2_i
    SLICE_X145Y267       FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism              0.231    12.629    
                         clock uncertainty           -0.035    12.594    
    SLICE_X145Y267       FDCE (Recov_fdce_C_CLR)     -0.212    12.382    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             8.453ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.359ns (27.786%)  route 0.933ns (72.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 12.472 - 10.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.540     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X94Y338        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y338        FDRE (Prop_fdre_C_Q)         0.236     2.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X94Y338        LUT2 (Prop_lut2_I1_O)        0.123     3.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.469     4.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X100Y338       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.345    12.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y338       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.238    12.710    
                         clock uncertainty           -0.035    12.675    
    SLICE_X100Y338       FDPE (Recov_fdpe_C_PRE)     -0.178    12.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -4.044    
  -------------------------------------------------------------------
                         slack                                  8.453    

Slack (MET) :             8.453ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.359ns (27.786%)  route 0.933ns (72.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 12.472 - 10.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.540     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X94Y338        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y338        FDRE (Prop_fdre_C_Q)         0.236     2.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X94Y338        LUT2 (Prop_lut2_I1_O)        0.123     3.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.469     4.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X100Y338       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.345    12.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y338       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.238    12.710    
                         clock uncertainty           -0.035    12.675    
    SLICE_X100Y338       FDPE (Recov_fdpe_C_PRE)     -0.178    12.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -4.044    
  -------------------------------------------------------------------
                         slack                                  8.453    

Slack (MET) :             8.453ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.359ns (27.786%)  route 0.933ns (72.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 12.472 - 10.000 ) 
    Source Clock Delay      (SCD):    2.752ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.540     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X94Y338        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y338        FDRE (Prop_fdre_C_Q)         0.236     2.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     3.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X94Y338        LUT2 (Prop_lut2_I1_O)        0.123     3.575 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.469     4.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X100Y338       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.345    12.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y338       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.238    12.710    
                         clock uncertainty           -0.035    12.675    
    SLICE_X100Y338       FDPE (Recov_fdpe_C_PRE)     -0.178    12.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -4.044    
  -------------------------------------------------------------------
                         slack                                  8.453    

Slack (MET) :             8.503ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.223ns (18.284%)  route 0.997ns (81.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns = ( 12.467 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.543     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y338       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y338       FDPE (Prop_fdpe_C_Q)         0.223     2.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.997     3.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X101Y331       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.340    12.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X101Y331       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.258    12.725    
                         clock uncertainty           -0.035    12.690    
    SLICE_X101Y331       FDCE (Recov_fdce_C_CLR)     -0.212    12.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                  8.503    

Slack (MET) :             8.503ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.223ns (18.284%)  route 0.997ns (81.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns = ( 12.467 - 10.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.543     2.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y338       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y338       FDPE (Prop_fdpe_C_Q)         0.223     2.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.997     3.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X101Y331       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.340    12.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X101Y331       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.258    12.725    
                         clock uncertainty           -0.035    12.690    
    SLICE_X101Y331       FDCE (Recov_fdce_C_CLR)     -0.212    12.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                  8.503    

Slack (MET) :             8.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.223ns (20.435%)  route 0.868ns (79.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns = ( 12.465 - 10.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.528     2.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X99Y326        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y326        FDRE (Prop_fdre_C_Q)         0.223     2.963 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.868     3.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X99Y331        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.338    12.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X99Y331        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.259    12.724    
                         clock uncertainty           -0.035    12.689    
    SLICE_X99Y331        FDCE (Recov_fdce_C_CLR)     -0.212    12.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  8.645    

Slack (MET) :             8.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@10.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.327ns (29.755%)  route 0.772ns (70.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.458ns = ( 12.458 - 10.000 ) 
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.525     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X92Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y324        FDRE (Prop_fdre_C_Q)         0.204     2.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.362     3.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X92Y324        LUT2 (Prop_lut2_I1_O)        0.123     3.426 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.410     3.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X95Y325        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                     10.000    10.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    11.044    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.127 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        1.331    12.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y325        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.238    12.696    
                         clock uncertainty           -0.035    12.661    
    SLICE_X95Y325        FDPE (Recov_fdpe_C_PRE)     -0.178    12.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  8.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.851%)  route 0.157ns (61.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.683     1.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X99Y326        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y326        FDRE (Prop_fdre_C_Q)         0.100     1.350 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.157     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X100Y326       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.926     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X100Y326       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/C
                         clock pessimism             -0.257     1.280    
    SLICE_X100Y326       FDCE (Remov_fdce_C_CLR)     -0.069     1.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.460%)  route 0.167ns (62.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.680     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y325        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y325        FDPE (Prop_fdpe_C_Q)         0.100     1.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.167     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X88Y329        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.924     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X88Y329        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.257     1.278    
    SLICE_X88Y329        FDCE (Remov_fdce_C_CLR)     -0.069     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.460%)  route 0.167ns (62.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.680     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y325        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y325        FDPE (Prop_fdpe_C_Q)         0.100     1.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.167     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X88Y329        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.924     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X88Y329        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.257     1.278    
    SLICE_X88Y329        FDCE (Remov_fdce_C_CLR)     -0.069     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.460%)  route 0.167ns (62.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.680     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y325        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y325        FDPE (Prop_fdpe_C_Q)         0.100     1.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.167     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X88Y329        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.924     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X88Y329        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.257     1.278    
    SLICE_X88Y329        FDCE (Remov_fdce_C_CLR)     -0.069     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.460%)  route 0.167ns (62.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.680     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y325        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y325        FDPE (Prop_fdpe_C_Q)         0.100     1.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.167     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X88Y329        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.924     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X88Y329        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.257     1.278    
    SLICE_X88Y329        FDCE (Remov_fdce_C_CLR)     -0.069     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.460%)  route 0.167ns (62.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.680     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y325        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y325        FDPE (Prop_fdpe_C_Q)         0.100     1.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.167     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X88Y329        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.924     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X88Y329        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.257     1.278    
    SLICE_X88Y329        FDCE (Remov_fdce_C_CLR)     -0.069     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.460%)  route 0.167ns (62.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.680     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y325        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y325        FDPE (Prop_fdpe_C_Q)         0.100     1.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.167     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X88Y329        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.924     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X88Y329        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.257     1.278    
    SLICE_X88Y329        FDCE (Remov_fdce_C_CLR)     -0.069     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.460%)  route 0.167ns (62.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.680     1.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y325        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y325        FDPE (Prop_fdpe_C_Q)         0.100     1.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.167     1.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X88Y329        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.924     1.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X88Y329        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.257     1.278    
    SLICE_X88Y329        FDCE (Remov_fdce_C_CLR)     -0.069     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.779%)  route 0.151ns (60.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.683     1.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X93Y328        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y328        FDCE (Prop_fdce_C_Q)         0.100     1.350 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.151     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X95Y328        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.925     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X95Y328        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.274     1.262    
    SLICE_X95Y328        FDCE (Remov_fdce_C_CLR)     -0.069     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns - decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.388%)  route 0.140ns (60.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.689     1.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y335        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y335        FDPE (Prop_fdpe_C_Q)         0.091     1.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.140     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X95Y338        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  decode_support_i/decode_init_i/inst/decode_i/gt0_decode_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    decode_support_i/gt_usrclk_source/GT0_RXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  decode_support_i/gt_usrclk_source/rxoutclk_bufg1_i/O
                         net (fo=3954, routed)        0.935     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X95Y338        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.274     1.272    
    SLICE_X95Y338        FDPE (Remov_fdpe_C_PRE)     -0.110     1.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.325    





