Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed May 03 15:44:33 2017
| Host         : Shinsekai running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   363 |
| Unused register locations in slices containing registers |   956 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2171 |          681 |
| No           | No                    | Yes                    |             400 |          126 |
| No           | Yes                   | No                     |            1068 |          394 |
| Yes          | No                    | No                     |            1396 |          440 |
| Yes          | No                    | Yes                    |             247 |           48 |
| Yes          | Yes                   | No                     |            1890 |          494 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                                     Enable Signal                                                                                                    |                                                                                                   Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clocks/clk125                                     | ipbus/udp_if/rx_packet_parser/unreliable_data[5]_i_1_n_0                                                                                                                                                             | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                1 |              1 |
|  clocks/clk125                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int6                                                                                                                                       |                                                                                                                                                                                                                      |                1 |              1 |
|  clocks/ipb_clk                                    |                                                                                                                                                                                                                      | ipbus/trans/iface/wctr                                                                                                                                                                                               |                1 |              1 |
|  eth/rx_clk                                        |                                                                                                                                                                                                                      | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                         |                1 |              1 |
|  eth/rx_clk                                        | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot                                                                                                            | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/itck_i                               |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                 | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                      |                1 |              1 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  eth/rx_clk                                        | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int5q                                                                                                                               |                                                                                                                                                                                                                      |                1 |              1 |
|  eth/rx_clk                                        | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int6                                                                                                                                |                                                                                                                                                                                                                      |                1 |              1 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                               | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                      |                1 |              1 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  clocks/ipb_clk                                    |                                                                                                                                                                                                                      | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/itck_i                               |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  eth/rx_clk                                        | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG                                                                                                                                                | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                                     |                1 |              1 |
|  clocks/clk125                                     | ipbus/udp_if/ARP/load_buf_int                                                                                                                                                                                        | eth/shift_buf_reg[7]                                                                                                                                                                                                 |                1 |              1 |
|  clocks/clk125                                     | ipbus/udp_if/rx_packet_parser/next_pkt_id_int0                                                                                                                                                                       | ipbus/udp_if/rx_packet_parser/header_reg[29]                                                                                                                                                                         |                1 |              1 |
|  clocks/clk_wiz/inst/clk_out1                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                        |                                                                                                                                                                                                                      |                1 |              1 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                               | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                      |                1 |              1 |
|  clocks/ipb_clk                                    | ipbus/trans/sm/rmw_write                                                                                                                                                                                             | ipbus/trans/sm/out[0]                                                                                                                                                                                                |                1 |              1 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                   |                1 |              1 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | eth/fifo/U0/xst_fifo_generator/inverted_reset                                                                                                                                                                        |                1 |              1 |
|  clocks/clk125                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int5q                                                                                                                                      |                                                                                                                                                                                                                      |                1 |              1 |
|  clocks/ipb_clk                                    |                                                                                                                                                                                                                      | ipbus/trans/sm/err_d                                                                                                                                                                                                 |                1 |              2 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/itck_i                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                             |                                                                                                                                                                                                                      |                1 |              2 |
|  eth/rx_clk                                        |                                                                                                                                                                                                                      | clocks/rst_125                                                                                                                                                                                                       |                1 |              2 |
|  eth/rx_clk                                        |                                                                                                                                                                                                                      | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb                                                                                                                                     |                1 |              2 |
|  clocks/clk125                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0187_inv                                                                                                                                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mcount_DATA_COUNT_val                                                                                                                                          |                1 |              2 |
|  eth/rx_clk                                        | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int4q                                                                                                                               |                                                                                                                                                                                                                      |                1 |              2 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                  |                1 |              2 |
|  eth/rx_clk                                        |                                                                                                                                                                                                                      | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable                                                                                                                      |                2 |              2 |
|  clocks/ipb_clk                                    |                                                                                                                                                                                                                      | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                        |                1 |              2 |
|  clocks/clk125                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int4q                                                                                                                                      |                                                                                                                                                                                                                      |                1 |              2 |
|  eth/rx_clk                                        |                                                                                                                                                                                                                      | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable22                                                                                                                                  |                1 |              2 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                               |                1 |              3 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | ipbus/udp_if/resend/pkt_resend_reg_0                                                                                                                                                                                 |                2 |              3 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/itck_i                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                             |                                                                                                                                                                                                                      |                1 |              3 |
|  clocks/clk125                                     | ipbus/udp_if/rx_packet_parser/pkt_data[13]__4_i_1_n_0                                                                                                                                                                | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                1 |              3 |
|  clocks/ipb_clk                                    |                                                                                                                                                                                                                      | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                |                1 |              3 |
|  dbg_hub/inst/itck_i                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                1 |              3 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                 |                2 |              3 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb                                                                                                                                     |                1 |              3 |
|  clocks/ipb_clk                                    |                                                                                                                                                                                                                      | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                |                3 |              3 |
|  clocks/ipb_clk                                    |                                                                                                                                                                                                                      | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                               |                1 |              3 |
|  eth/rx_clk                                        |                                                                                                                                                                                                                      | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable                                                                                                                      |                1 |              3 |
|  clocks/clk_wiz/inst/clk_out1                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                             |                                                                                                                                                                                                                      |                1 |              3 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable13                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/itck_i                               |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/itck_i                               |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/itck_i                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                             |                                                                                                                                                                                                                      |                1 |              3 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                |                1 |              3 |
|  clocks/ipb_clk                                    |                                                                                                                                                                                                                      | slaves/slave_vfat3/reset_fifo                                                                                                                                                                                        |                2 |              4 |
|  clocks/ipb_clk                                    |                                                                                                                                                                                                                      | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                   |                2 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/itck_i                               |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/itck_i                               |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/AR[0]                                                                                                                                                                            |                2 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/itck_i                               |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]_0[0]                                                                                                                                                      |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                           |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                 |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                 |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/reset_fifo                                                                                                                                                                                        |                2 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                 |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                 |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                 |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                 |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                 |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                 |                1 |              4 |
|  clocks/ipb_clk                                    | slaves/slave_vfat3/control_block/firmware_status[3]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                      |                1 |              4 |
|  clocks/ipb_clk                                    | slaves/slave_vfat3/control_block/read_fw_st[3]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                      |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                 |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                  |                2 |              4 |
|  dbg_hub/inst/itck_i                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                             |                                                                                                                                                                                                                      |                2 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | ipbus/udp_if/resend/p_0_in_0                                                                                                                                                                                         |                2 |              4 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | ipbus/udp_if/rx_reset_block/addr_to_set_reg[3][0]                                                                                                                                                                    |                2 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                             |                                                                                                                                                                                                                      |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                | slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                       |                3 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                        | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                        |                1 |              4 |
|  clocks/clk125                                     | ipbus/udp_if/rx_ram_selector/send_i_reg0                                                                                                                                                                             | clocks/rst_125                                                                                                                                                                                                       |                2 |              4 |
|  clocks/clk125                                     | ipbus/udp_if/rx_ram_selector/write_i_reg0                                                                                                                                                                            | clocks/rst_125                                                                                                                                                                                                       |                1 |              4 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/send_i_reg0                                                                                                                                                                             | clocks/rst_125                                                                                                                                                                                                       |                1 |              4 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/write_i_reg0                                                                                                                                                                            | clocks/rst_125                                                                                                                                                                                                       |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/ftx/d_4b_p[3]_i_1_n_0                                                                                                                                                                             | clocks/rst40                                                                                                                                                                                                         |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/AR[0]                                                                                                                                                                            |                2 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                 |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                  |                1 |              4 |
|  eth/rx_clk                                        |                                                                                                                                                                                                                      | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable11                                                                                                                                  |                2 |              5 |
|  clocks/clk125                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC100_EN                                                                                                                                                        | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                                     |                1 |              5 |
|  clocks/clk125                                     | ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                                                                          | ipbus/udp_if/rx_packet_parser/reliable_data[15]_i_1_n_0                                                                                                                                                              |                2 |              5 |
|  eth/rx_clk                                        | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC100_EN                                                                                                                                                        | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable10                                                                                                                                  |                1 |              5 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | ipbus/udp_if/IPADDR/addra_reg[6]                                                                                                                                                                                     |                2 |              5 |
|  clocks/clk125                                     | ipbus/udp_if/ARP/set_addr                                                                                                                                                                                            |                                                                                                                                                                                                                      |                2 |              5 |
|  eth/rx_clk                                        |                                                                                                                                                                                                                      | eth/fifo/U0/xst_fifo_generator/inverted_reset                                                                                                                                                                        |                2 |              5 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/counting_reg__0                                                                                                                                                                                 | ipbus/udp_if/tx_main/counter[4]_i_1_n_0                                                                                                                                                                              |                2 |              5 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_2_n_0                                                                                                                                                                 | ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_1_n_0                                                                                                                                                                 |                1 |              5 |
|  dbg_hub/inst/itck_i                               |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |
|  clocks/ipb_clk                                    | ipbus/trans/sm/FSM_onehot_state[5]_i_1__0_n_0                                                                                                                                                                        | clocks/rst_ipb                                                                                                                                                                                                       |                3 |              6 |
|  clk200_BUFG                                       |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |                3 |              6 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/filter/cnt_p[5]_i_2_n_0                                                                                                                                                                           | slaves/slave_vfat3/filter/cnt_p[5]_i_1_n_0                                                                                                                                                                           |                2 |              6 |
|  clocks/clk125                                     | ipbus/udp_if/rx_reset_block/pkt_data_reg[31]__0                                                                                                                                                                      | ipbus/udp_if/rx_packet_parser/pkt_data[7]__1_i_1_n_0                                                                                                                                                                 |                3 |              6 |
|  eth/rx_clk                                        | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/_n0303_inv                                                                                                                         | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val                                                                                                                 |                3 |              6 |
|  clocks/clk125                                     | ipbus/udp_if/rx_reset_block/pkt_data_reg[127]                                                                                                                                                                        | ipbus/udp_if/rx_reset_block/pkt_data_reg[0]                                                                                                                                                                          |                2 |              6 |
|  clocks/clk125                                     | ipbus/udp_if/payload/payload_len[5]__0_i_1_n_0                                                                                                                                                                       | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                1 |              6 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                     |                3 |              6 |
|  clocks/clk125                                     | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                                                                                      | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                     |                1 |              6 |
|  clocks/clk125                                     | ipbus/status/set_addr_buf1                                                                                                                                                                                           |                                                                                                                                                                                                                      |                1 |              6 |
|  clocks/clk125                                     | eth/pkt_mask_reg[0][0]                                                                                                                                                                                               | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                1 |              6 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                             |                2 |              6 |
|  clocks/ipb_clk                                    |                                                                                                                                                                                                                      | ipbus/trans/sm/out[0]                                                                                                                                                                                                |                4 |              7 |
|  dbg_hub/inst/itck_i                               |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/stat_addr_bit_cnt_reg[6][0]                                                                                                                                                      |                2 |              7 |
|  clocks/ipb_clk                                    | ipbus/trans/iface/FSM_onehot_state[6]_i_1_n_0                                                                                                                                                                        | clocks/rst_ipb                                                                                                                                                                                                       |                3 |              7 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                               | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                     |                2 |              7 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                             |                2 |              7 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                               | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                     |                2 |              7 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                             |                2 |              7 |
|  clocks/clk125                                     | ipbus/udp_if/payload/payload_len[7]_i_1_n_0                                                                                                                                                                          | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                1 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/ping/buf_to_load_int[15]_i_1__0_n_0                                                                                                                                                                     | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                2 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/ping/buf_to_load_int[7]_i_1__0_n_0                                                                                                                                                                      | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                1 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/status_buffer/history[7]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                      |                4 |              8 |
|  clocks/clk_wiz/inst/clk_out1                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clocks/clk125                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC_CE                                                                                                                                                           |                                                                                                                                                                                                                      |                2 |              8 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | ipbus/udp_if/rx_packet_parser/shift_buf_reg[0]                                                                                                                                                                       |                1 |              8 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | ipbus/udp_if/rx_packet_parser/shift_buf1                                                                                                                                                                             |                2 |              8 |
|  clocks/clk125                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int1q                                                                                                                                      |                                                                                                                                                                                                                      |                2 |              8 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  eth/rx_clk                                        | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state[1]_rx_enable_AND_8_o                                                                                                                              | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                                     |                1 |              8 |
|  clocks/clk125                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/_n0273_inv                                                                                                                                      | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                                     |                2 |              8 |
|  clocks/clk125                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg                                                                                                                               | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                                     |                1 |              8 |
|  dbg_hub/inst/itck_i                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | ipbus/udp_if/rx_packet_parser/payload_data_sig_reg[7]                                                                                                                                                                |                2 |              8 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | ipbus/udp_if/rx_packet_parser/p_0_in                                                                                                                                                                                 |                2 |              8 |
|  clocks/clk125                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1183_inv                                                                                                                                                |                                                                                                                                                                                                                      |                5 |              8 |
|  dbg_hub/inst/itck_i                               |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  slaves/slave_vfat3/ftx/d_out_reg_n_reg[7]_i_2_n_0 |                                                                                                                                                                                                                      | slaves/slave_vfat3/ftx/d_out_reg_n_reg[7]_i_3_n_0                                                                                                                                                                    |                3 |              8 |
|  clocks/clk125                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int3q                                                                                                                                      |                                                                                                                                                                                                                      |                2 |              8 |
|  eth/rx_clk                                        | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int1q                                                                                                                               |                                                                                                                                                                                                                      |                2 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/rx_packet_parser/pkt_data1_in[21]                                                                                                                                                                       | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                2 |              8 |
|  eth/rx_clk                                        | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int2q                                                                                                                               |                                                                                                                                                                                                                      |                2 |              8 |
|  eth/rx_clk                                        | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int3q                                                                                                                               |                                                                                                                                                                                                                      |                2 |              8 |
|  clocks/clk125                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int2q                                                                                                                                      |                                                                                                                                                                                                                      |                2 |              8 |
|  eth/rx_clk                                        | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC_CE                                                                                                                                                           |                                                                                                                                                                                                                      |                2 |              8 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable17                                                                                                                           |                2 |              8 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable25                                                                                                                           |                2 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/int_data_int[7]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                      |                4 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/ipbus_hdr_int[15]_i_1_n_0                                                                                                                                                                       | clocks/rst_125                                                                                                                                                                                                       |                1 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/ipbus_hdr_int[23]_i_1_n_0                                                                                                                                                                       | clocks/rst_125                                                                                                                                                                                                       |                2 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/ipbus_hdr_int[7]_i_1_n_0                                                                                                                                                                        | clocks/rst_125                                                                                                                                                                                                       |                1 |              8 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | ipbus/udp_if/ping/ping_data[7]_i_1_n_0                                                                                                                                                                               |                3 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/mac_tx_data_int[7]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                      |                4 |              8 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/dsersync/in_sync_n                                                                                                                                                                                | clocks/rst40                                                                                                                                                                                                         |                1 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/special_int[7]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                      |                5 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/payload/payload_len[13]__0_i_1_n_0                                                                                                                                                                      | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                2 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/udpram_end_addr_int[7]_i_2_n_0                                                                                                                                                                  | ipbus/udp_if/tx_main/udpram_end_addr_int[7]_i_1_n_0                                                                                                                                                                  |                2 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/payload/payload_len[15]_i_1_n_0                                                                                                                                                                         | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                1 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/ip_cksum_int[7]                                                                                                                                                                                 |                                                                                                                                                                                                                      |                2 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/ip_cksum_int[15]                                                                                                                                                                                |                                                                                                                                                                                                                      |                2 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/ip_len_int[7]                                                                                                                                                                                   |                                                                                                                                                                                                                      |                3 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/ip_len_int[15]                                                                                                                                                                                  |                                                                                                                                                                                                                      |                2 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/pay_len[7]                                                                                                                                                                                      |                                                                                                                                                                                                                      |                3 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/udp_len_int[7]                                                                                                                                                                                  |                                                                                                                                                                                                                      |                2 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/udp_len_int[15]                                                                                                                                                                                 |                                                                                                                                                                                                                      |                1 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/payload/buf_to_load_int[15]_i_1_n_0                                                                                                                                                                     | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                3 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/payload/buf_to_load_int[7]_i_1_n_0                                                                                                                                                                      | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                2 |              8 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | eth/status_we0                                                                                                                                                                                                       |                2 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/payload/int_data_int[7]_i_2_n_0                                                                                                                                                                         | ipbus/udp_if/rx_packet_parser/SR[0]                                                                                                                                                                                  |                2 |              8 |
|  clocks/clk125                                     | ipbus/udp_if/rx_reset_block/buf_to_load_int_reg[47]                                                                                                                                                                  |                                                                                                                                                                                                                      |                2 |              9 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/byteswap_int9_out                                                                                                                                                                               | clocks/rst_125                                                                                                                                                                                                       |                3 |              9 |
|  clocks/clk125                                     | eth/msk_mask_reg[1][0]                                                                                                                                                                                               | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                2 |              9 |
|  eth/rx_clk                                        | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                                                                                                                              | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                     |                2 |              9 |
|  clocks/ipb_clk                                    | ipbus/trans/iface/raddr0                                                                                                                                                                                             | ipbus/udp_if/clock_crossing_if/dinit                                                                                                                                                                                 |                3 |              9 |
|  clocks/ipb_clk                                    | ipbus/trans/sm/waddr03_out                                                                                                                                                                                           | ipbus/trans/iface/waddr                                                                                                                                                                                              |                3 |              9 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | ipbus/udp_if/ARP/rxram_end_addr_reg[12]                                                                                                                                                                              |                3 |              9 |
|  clocks/clk125                                     | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/_n0019_inv                                                                                                                       |                                                                                                                                                                                                                      |                3 |             10 |
|  clocks/clk125                                     | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                                                                                                      |                                                                                                                                                                                                                      |                3 |             10 |
|  dbg_hub/inst/itck_i                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                           | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                        |                2 |             10 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                           | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                  |                2 |             10 |
|  clocks/ipb_clk                                    | ipbus/trans/sm/ptr_reg[0][0]                                                                                                                                                                                         | clocks/rst_ipb                                                                                                                                                                                                       |                5 |             10 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                      |                4 |             10 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                            |                                                                                                                                                                                                                      |                3 |             10 |
|  clocks/clk125                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0842_inv                                                                                                                                                |                                                                                                                                                                                                                      |                2 |             10 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                |                5 |             10 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                |                3 |             10 |
|  dbg_hub/inst/itck_i                               |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/E[0]                                                                                                                                                                                            | ipbus/udp_if/tx_main/SR[0]                                                                                                                                                                                           |                2 |             11 |
|  eth/rx_clk                                        | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0388_inv                                                                                                                                         | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                                     |                4 |             11 |
|  eth/rx_clk                                        | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0405_inv                                                                                                                                         | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable                                                                                                                      |                3 |             11 |
|  clocks/clk125                                     | ipbus/udp_if/rx_packet_parser/pkt_data[46]__2_i_1_n_0                                                                                                                                                                | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                2 |             11 |
|  clocks/clk125                                     | ipbus/udp_if/payload/addr_int[10]__0_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                      |                3 |             11 |
|  clocks/clk125                                     | eth/fifo/m_axis_tvalid                                                                                                                                                                                               | ipbus/udp_if/payload/hi_lo_reg_0[0]                                                                                                                                                                                  |                3 |             11 |
|  dbg_hub/inst/itck_i                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/ftx/BCd_cnt_p[11]_i_1_n_0                                                                                                                                                                         | clocks/rst40                                                                                                                                                                                                         |                4 |             12 |
|  clocks/clk125                                     | ipbus/udp_if/rx_packet_parser/unreliable_data[29]                                                                                                                                                                    | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                2 |             12 |
|  clocks/clk_wiz/inst/clk_out1                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clocks/clk125                                     | ipbus/udp_if/payload/addr_int[12]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                      |                3 |             12 |
|  clocks/clk125                                     | ipbus/udp_if/rx_ram_mux/E[0]                                                                                                                                                                                         | clocks/rst_125                                                                                                                                                                                                       |                2 |             13 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | ipbus/rxram_end_addr_x[12]_i_1_n_0                                                                                                                                                                                   |                3 |             13 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/end_addr_int[12]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                      |                6 |             13 |
|  clocks/clk125                                     | ipbus/internal_ram_selector/free_i[1]                                                                                                                                                                                | clocks/rst_125                                                                                                                                                                                                       |                2 |             13 |
|  clocks/clk125                                     | ipbus/udp_if/ping/addr_int[12]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                      |                4 |             13 |
|  clocks/clk125                                     | ipbus/udp_if/rx_reset_block/end_addr_i_reg[12]                                                                                                                                                                       | ipbus/udp_if/ping/end_addr_i[12]_i_1_n_0                                                                                                                                                                             |                3 |             13 |
|  clocks/clk125                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1189_inv                                                                                                                                                | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1                                                                                                                                          |                4 |             14 |
|  clocks/clk125                                     | ipbus/udp_if/rx_reset_block/buf_to_load_int_reg[47]                                                                                                                                                                  | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                2 |             14 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/rxram_end_addr_int[12]_i_1_n_0                                                                                                                                                                  | clocks/rst_125                                                                                                                                                                                                       |                4 |             14 |
|  dbg_hub/inst/itck_i                               | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             14 |
|  eth/rx_clk                                        | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0362_inv                                                                                                                                         | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val                                                                                                                           |                4 |             15 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             15 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                             |                                                                                                                                                                                                                      |                6 |             16 |
|  clocks/clk125                                     | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/_n0068_inv                                                                                                                                               | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                                     |                4 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[9][15][0]                                                                                                                                                                | clocks/rst_125                                                                                                                                                                                                       |                3 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[8][15][0]                                                                                                                                                                | clocks/rst_125                                                                                                                                                                                                       |                3 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                |                9 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[6][15][0]                                                                                                                                                                | clocks/rst_125                                                                                                                                                                                                       |                4 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[5][15][0]                                                                                                                                                                | clocks/rst_125                                                                                                                                                                                                       |                3 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[4][15][0]                                                                                                                                                                | clocks/rst_125                                                                                                                                                                                                       |                4 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[2][15][0]                                                                                                                                                                | clocks/rst_125                                                                                                                                                                                                       |                3 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[1][15][0]                                                                                                                                                                | clocks/rst_125                                                                                                                                                                                                       |                5 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[15][15][0]                                                                                                                                                               | clocks/rst_125                                                                                                                                                                                                       |                4 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[14][15][0]                                                                                                                                                               | clocks/rst_125                                                                                                                                                                                                       |                3 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[12][15][0]                                                                                                                                                               | clocks/rst_125                                                                                                                                                                                                       |                4 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[11][15][0]                                                                                                                                                               | clocks/rst_125                                                                                                                                                                                                       |                2 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[13][15][0]                                                                                                                                                               | clocks/rst_125                                                                                                                                                                                                       |                4 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                      |                                                                                                                                                                                                                      |                3 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[10][15][0]                                                                                                                                                               | clocks/rst_125                                                                                                                                                                                                       |                5 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[0][15][0]                                                                                                                                                                | clocks/rst_125                                                                                                                                                                                                       |                4 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                           |                                                                                                                                                                                                                      |                5 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                           |                                                                                                                                                                                                                      |                3 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                           |                                                                                                                                                                                                                      |                5 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                           |                                                                                                                                                                                                                      |                6 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                           |                                                                                                                                                                                                                      |                5 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                           |                                                                                                                                                                                                                      |                6 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                          |                                                                                                                                                                                                                      |                4 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                          |                                                                                                                                                                                                                      |                4 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                           |                                                                                                                                                                                                                      |                3 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                           |                                                                                                                                                                                                                      |                6 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                          |                                                                                                                                                                                                                      |                3 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                           |                                                                                                                                                                                                                      |                6 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/E[0]                                                                                                                                                                                    | clocks/rst_125                                                                                                                                                                                                       |                2 |             16 |
|  clocks/clk125                                     | eth/resend_pkt_id_int_reg[0][0]                                                                                                                                                                                      | ipbus/udp_if/rx_reset_block/resend_pkt_id_int_reg[15][0]                                                                                                                                                             |                4 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                      |                7 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                            |                                                                                                                                                                                                                      |                9 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                  |                                                                                                                                                                                                                      |                4 |             16 |
|  dbg_hub/inst/itck_i                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/AR[0]                                                                                                                                                                            |                2 |             16 |
|  eth/rx_clk                                        |                                                                                                                                                                                                                      | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                     |                3 |             16 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                     |                4 |             16 |
|  eth/rx_clk                                        | eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/ram_wr_en                                                                                                                                              |                                                                                                                                                                                                                      |                2 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                                                                          | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                7 |             16 |
|  clocks/ipb_clk                                    | ipbus/trans/sm/wctr0                                                                                                                                                                                                 | ipbus/trans/iface/wctr                                                                                                                                                                                               |                4 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/rx_packet_parser/next_pkt_id_int0                                                                                                                                                                       | clocks/rst_125                                                                                                                                                                                                       |                3 |             16 |
|  clocks/ipb_clk                                    | ipbus/trans/sm/rctr01_out                                                                                                                                                                                            | ipbus/trans/iface/rctr0                                                                                                                                                                                              |                4 |             16 |
|  dbg_hub/inst/itck_i                               |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                5 |             16 |
|  dbg_hub/inst/itck_i                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                      |                2 |             16 |
|  dbg_hub/inst/itck_i                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                      |                2 |             16 |
|  clocks/clk125                                     | ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[7][15][0]                                                                                                                                                                | clocks/rst_125                                                                                                                                                                                                       |                3 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       |                                                                                                                                                                                                                      |                4 |             16 |
|  dbg_hub/inst/itck_i                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][0]                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/AR[0]                                                                                                                                                                            |                2 |             16 |
|  clocks/clk_wiz/inst/clk_out1                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                5 |             17 |
|  clocks/clk_wiz/inst/clk_out1                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                5 |             17 |
|  clk200_BUFG                                       |                                                                                                                                                                                                                      | clocks/clkdiv/clear                                                                                                                                                                                                  |                5 |             17 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  clocks/clk_wiz/inst/clk_out1                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                5 |             18 |
|  dbg_hub/inst/itck_i                               |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/itck_i                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                3 |             18 |
|  clocks/ipb_clk                                    | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                             | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                |                4 |             20 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                              | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                 |                6 |             20 |
|  clocks/ipb_clk                                    |                                                                                                                                                                                                                      | clocks/rst_ipb                                                                                                                                                                                                       |                9 |             21 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                       |               19 |             22 |
|  clocks/clk_wiz/inst/clk_out1                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         |                                                                                                                                                                                                                      |                3 |             24 |
|  dbg_hub/inst/itck_i                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                      |                3 |             24 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | clocks/rst40                                                                                                                                                                                                         |                8 |             24 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                   |                                                                                                                                                                                                                      |                8 |             25 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                  |                                                                                                                                                                                                                      |                7 |             25 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                   |                                                                                                                                                                                                                      |                9 |             25 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                   |                                                                                                                                                                                                                      |                8 |             25 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                   |                                                                                                                                                                                                                      |                7 |             25 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                   |                                                                                                                                                                                                                      |                5 |             25 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                  |                                                                                                                                                                                                                      |                6 |             25 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                  |                                                                                                                                                                                                                      |                6 |             25 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                  |                                                                                                                                                                                                                      |                7 |             25 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                  |                                                                                                                                                                                                                      |                6 |             25 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                  |                                                                                                                                                                                                                      |                6 |             25 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                  |                                                                                                                                                                                                                      |                8 |             25 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                  |                                                                                                                                                                                                                      |               10 |             25 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                  |                                                                                                                                                                                                                      |                8 |             25 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                  |                                                                                                                                                                                                                      |                6 |             25 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                   |                                                                                                                                                                                                                      |                5 |             25 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/RESETb                                                                                                                                                           |                9 |             26 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |               14 |             27 |
|  clocks/clk125                                     | ipbus/udp_if/rx_reset_block/pkt_data_reg[47]__1                                                                                                                                                                      |                                                                                                                                                                                                                      |                8 |             27 |
|  clocks/clk_wiz/inst/clk_out1                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                5 |             28 |
|  clocks/clk125                                     | ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                                                                          |                                                                                                                                                                                                                      |                4 |             28 |
|  dbg_hub/inst/itck_i                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                      |                4 |             28 |
|  clocks/ipb_clk                                    | ipbus/trans/sm/out[0]                                                                                                                                                                                                |                                                                                                                                                                                                                      |               14 |             29 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                             | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                |                6 |             30 |
|  clocks/ipb_clk                                    | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                              | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                 |                7 |             30 |
|  clocks/ipb_clk                                    | slaves/slave_vfat3/control_block/ipbus_out[ipb_rdata][31]_i_1_n_0                                                                                                                                                    | clocks/rst_ipb                                                                                                                                                                                                       |               11 |             32 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2]                                                                                                                                          |               14 |             32 |
|  clocks/ipb_clk                                    |                                                                                                                                                                                                                      | ipbus/trans/sm/Q[0]                                                                                                                                                                                                  |               12 |             32 |
|  clocks/ipb_clk                                    |                                                                                                                                                                                                                      | ipbus/trans/sm/Q[1]                                                                                                                                                                                                  |               13 |             32 |
|  clocks/ipb_clk                                    | ipbus/udp_if/clock_crossing_if/blen_reg[0][0]                                                                                                                                                                        |                                                                                                                                                                                                                      |               10 |             32 |
|  dbg_hub/inst/itck_i                               |                                                                                                                                                                                                                      | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               16 |             32 |
|  clocks/ipb_clk                                    | ipbus/trans/iface/pkt_rx                                                                                                                                                                                             | ipbus/trans/sm/r_ctr_reg[0]                                                                                                                                                                                          |                8 |             32 |
|  eth/rx_clk                                        | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG                                                                                                                                                       | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG                                                                                                                                                |               13 |             32 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/dsersync/cnt_n                                                                                                                                                                                    | clocks/rst40                                                                                                                                                                                                         |               11 |             32 |
|  clocks/ipb_clk                                    | ipbus/trans/iface/rxf0                                                                                                                                                                                               |                                                                                                                                                                                                                      |               13 |             32 |
|  clocks/ipb_clk                                    | ipbus/trans/sm/reg_reg[0][31][0]                                                                                                                                                                                     | clocks/rst_ipb                                                                                                                                                                                                       |               10 |             32 |
|  clocks/ipb_clk                                    | ipbus/trans/sm/reg_reg[0][0]_0[0]                                                                                                                                                                                    | clocks/rst_ipb                                                                                                                                                                                                       |               12 |             32 |
|  clocks/ipb_clk                                    | ipbus/trans/sm/reg_reg[0][0][0]                                                                                                                                                                                      | clocks/rst_ipb                                                                                                                                                                                                       |               12 |             32 |
|  clocks/ipb_clk                                    | slaves/slave_vfat3/sel                                                                                                                                                                                               |                                                                                                                                                                                                                      |                8 |             32 |
|  clocks/ipb_clk                                    | ipbus/trans/iface/out[2]                                                                                                                                                                                             | ipbus/trans/sm/r_ctr_reg[0]                                                                                                                                                                                          |                8 |             32 |
|  clocks/ipb_clk                                    | ipbus/trans/sm/addr                                                                                                                                                                                                  |                                                                                                                                                                                                                      |               14 |             32 |
|  clocks/clk125                                     | ipbus/udp_if/payload/ipbus_hdr_int0                                                                                                                                                                                  | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                8 |             32 |
|  clocks/ipb_clk                                    | ipbus/trans/sm/E[0]                                                                                                                                                                                                  | clocks/rst_ipb                                                                                                                                                                                                       |               13 |             32 |
|  clocks/ipb_clk                                    | ipbus/trans/sm/rmw_write                                                                                                                                                                                             |                                                                                                                                                                                                                      |               10 |             32 |
|  clocks/ipb_clk                                    | ipbus/trans/sm/rmw_result[31]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                      |               12 |             32 |
|  dbg_hub/inst/itck_i                               |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |               14 |             32 |
|  clocks/clk125                                     | eth/fifo/m_axis_tvalid                                                                                                                                                                                               |                                                                                                                                                                                                                      |               10 |             33 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                        |                                                                                                                                                                                                                      |                9 |             33 |
|  clocks/ipb_clk                                    | slaves/slave_vfat3/control_block/data_to_fifo[31]_i_1_n_0                                                                                                                                                            | clocks/rst_ipb                                                                                                                                                                                                       |               11 |             33 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |               19 |             35 |
|  clocks/clk125                                     | ipbus/udp_if/rx_reset_block/pkt_data_reg[31]__0                                                                                                                                                                      |                                                                                                                                                                                                                      |               11 |             36 |
|  clocks/clk125                                     | ipbus/udp_if/rx_reset_block/pkt_data_reg[31]__0                                                                                                                                                                      | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                7 |             39 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                 |                9 |             40 |
|  clocks/ipb_clk                                    |                                                                                                                                                                                                                      | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                |                9 |             40 |
|  clocks/ipb_clk                                    |                                                                                                                                                                                                                      | slaves/slave_vfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                 |                9 |             40 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                |                9 |             40 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                   |                                                                                                                                                                                                                      |                9 |             41 |
|  clocks/clk125                                     | ipbus/udp_if/rx_reset_block/pkt_data_reg[47]__1                                                                                                                                                                      | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |               12 |             46 |
|  clocks/clk125                                     | ipbus/udp_if/rx_reset_block/pkt_data_reg[127]                                                                                                                                                                        | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |                9 |             46 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                   |                                                                                                                                                                                                                      |                9 |             49 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                   |                                                                                                                                                                                                                      |               10 |             49 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                   |                                                                                                                                                                                                                      |                9 |             49 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                   |                                                                                                                                                                                                                      |               13 |             49 |
|  clocks/clk125                                     | ipbus/udp_if/rx_reset_block/pkt_data_reg[127]                                                                                                                                                                        |                                                                                                                                                                                                                      |               17 |             58 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                  |               28 |             66 |
|  eth/rx_clk                                        |                                                                                                                                                                                                                      | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                                     |               23 |             67 |
|  clocks/clk125                                     | eth/fifo/m_axis_tvalid                                                                                                                                                                                               | ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                                                              |               14 |             78 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                                     |               31 |             81 |
|  clocks/clk_wiz/inst/clk_out1                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                            |                                                                                                                                                                                                                      |               27 |             99 |
|  eth/rx_clk                                        |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |               29 |            100 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      | clocks/rst_125                                                                                                                                                                                                       |               46 |            114 |
|  clocks/clk125                                     | ipbus/udp_if/status_buffer/history[7]_i_1_n_0                                                                                                                                                                        | ipbus/udp_if/clock_crossing_if/history_reg[127]                                                                                                                                                                      |               31 |            120 |
|  clocks/ipb_clk                                    |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |               51 |            122 |
|  clocks/clk125                                     | clocks/ipbus_in_reg[127]                                                                                                                                                                                             | clocks/ipbus_in_reg[0]                                                                                                                                                                                               |               31 |            128 |
|  clocks/clk125                                     | ipbus/udp_if/tx_main/ipbus_out_valid                                                                                                                                                                                 | clocks/rst_125                                                                                                                                                                                                       |               28 |            128 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      | slaves/slave_vfat3/chipscope/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                           |               40 |            149 |
|  clocks/clk125                                     |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |              253 |            659 |
|  clocks/clk_wiz/inst/clk_out1                      |                                                                                                                                                                                                                      |                                                                                                                                                                                                                      |              359 |           1442 |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    25 |
| 2      |                    13 |
| 3      |                    19 |
| 4      |                    43 |
| 5      |                     9 |
| 6      |                    13 |
| 7      |                     7 |
| 8      |                    50 |
| 9      |                     7 |
| 10     |                    12 |
| 11     |                     6 |
| 12     |                     5 |
| 13     |                     6 |
| 14     |                     4 |
| 15     |                     2 |
| 16+    |                   142 |
+--------+-----------------------+


