
CandC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005dd4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000360  08005f68  08005f68  00015f68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062c8  080062c8  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  080062c8  080062c8  000162c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062d0  080062d0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062d0  080062d0  000162d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080062d4  080062d4  000162d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080062d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c4  200001e0  080064b8  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003a4  080064b8  000203a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000958a  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a35  00000000  00000000  0002979a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000798  00000000  00000000  0002b1d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000006c0  00000000  00000000  0002b968  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021209  00000000  00000000  0002c028  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006f4d  00000000  00000000  0004d231  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c35ef  00000000  00000000  0005417e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011776d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002808  00000000  00000000  001177e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005f4c 	.word	0x08005f4c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08005f4c 	.word	0x08005f4c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2iz>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d215      	bcs.n	8000b7e <__aeabi_d2iz+0x36>
 8000b52:	d511      	bpl.n	8000b78 <__aeabi_d2iz+0x30>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d912      	bls.n	8000b84 <__aeabi_d2iz+0x3c>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d105      	bne.n	8000b90 <__aeabi_d2iz+0x48>
 8000b84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	bf08      	it	eq
 8000b8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b972 	b.w	8000e94 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	9e08      	ldr	r6, [sp, #32]
 8000bce:	4604      	mov	r4, r0
 8000bd0:	4688      	mov	r8, r1
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d14b      	bne.n	8000c6e <__udivmoddi4+0xa6>
 8000bd6:	428a      	cmp	r2, r1
 8000bd8:	4615      	mov	r5, r2
 8000bda:	d967      	bls.n	8000cac <__udivmoddi4+0xe4>
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	b14a      	cbz	r2, 8000bf6 <__udivmoddi4+0x2e>
 8000be2:	f1c2 0720 	rsb	r7, r2, #32
 8000be6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bea:	fa20 f707 	lsr.w	r7, r0, r7
 8000bee:	4095      	lsls	r5, r2
 8000bf0:	ea47 0803 	orr.w	r8, r7, r3
 8000bf4:	4094      	lsls	r4, r2
 8000bf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bfa:	0c23      	lsrs	r3, r4, #16
 8000bfc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c00:	fa1f fc85 	uxth.w	ip, r5
 8000c04:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c0c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c10:	4299      	cmp	r1, r3
 8000c12:	d909      	bls.n	8000c28 <__udivmoddi4+0x60>
 8000c14:	18eb      	adds	r3, r5, r3
 8000c16:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c1a:	f080 811b 	bcs.w	8000e54 <__udivmoddi4+0x28c>
 8000c1e:	4299      	cmp	r1, r3
 8000c20:	f240 8118 	bls.w	8000e54 <__udivmoddi4+0x28c>
 8000c24:	3f02      	subs	r7, #2
 8000c26:	442b      	add	r3, r5
 8000c28:	1a5b      	subs	r3, r3, r1
 8000c2a:	b2a4      	uxth	r4, r4
 8000c2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c38:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c3c:	45a4      	cmp	ip, r4
 8000c3e:	d909      	bls.n	8000c54 <__udivmoddi4+0x8c>
 8000c40:	192c      	adds	r4, r5, r4
 8000c42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c46:	f080 8107 	bcs.w	8000e58 <__udivmoddi4+0x290>
 8000c4a:	45a4      	cmp	ip, r4
 8000c4c:	f240 8104 	bls.w	8000e58 <__udivmoddi4+0x290>
 8000c50:	3802      	subs	r0, #2
 8000c52:	442c      	add	r4, r5
 8000c54:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c58:	eba4 040c 	sub.w	r4, r4, ip
 8000c5c:	2700      	movs	r7, #0
 8000c5e:	b11e      	cbz	r6, 8000c68 <__udivmoddi4+0xa0>
 8000c60:	40d4      	lsrs	r4, r2
 8000c62:	2300      	movs	r3, #0
 8000c64:	e9c6 4300 	strd	r4, r3, [r6]
 8000c68:	4639      	mov	r1, r7
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0xbe>
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	f000 80eb 	beq.w	8000e4e <__udivmoddi4+0x286>
 8000c78:	2700      	movs	r7, #0
 8000c7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c7e:	4638      	mov	r0, r7
 8000c80:	4639      	mov	r1, r7
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f783 	clz	r7, r3
 8000c8a:	2f00      	cmp	r7, #0
 8000c8c:	d147      	bne.n	8000d1e <__udivmoddi4+0x156>
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0xd0>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80fa 	bhi.w	8000e8c <__udivmoddi4+0x2c4>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	4698      	mov	r8, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0e0      	beq.n	8000c68 <__udivmoddi4+0xa0>
 8000ca6:	e9c6 4800 	strd	r4, r8, [r6]
 8000caa:	e7dd      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000cac:	b902      	cbnz	r2, 8000cb0 <__udivmoddi4+0xe8>
 8000cae:	deff      	udf	#255	; 0xff
 8000cb0:	fab2 f282 	clz	r2, r2
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f040 808f 	bne.w	8000dd8 <__udivmoddi4+0x210>
 8000cba:	1b49      	subs	r1, r1, r5
 8000cbc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cc0:	fa1f f885 	uxth.w	r8, r5
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cca:	0c23      	lsrs	r3, r4, #16
 8000ccc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cd4:	fb08 f10c 	mul.w	r1, r8, ip
 8000cd8:	4299      	cmp	r1, r3
 8000cda:	d907      	bls.n	8000cec <__udivmoddi4+0x124>
 8000cdc:	18eb      	adds	r3, r5, r3
 8000cde:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0x122>
 8000ce4:	4299      	cmp	r1, r3
 8000ce6:	f200 80cd 	bhi.w	8000e84 <__udivmoddi4+0x2bc>
 8000cea:	4684      	mov	ip, r0
 8000cec:	1a59      	subs	r1, r3, r1
 8000cee:	b2a3      	uxth	r3, r4
 8000cf0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cf4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000cf8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cfc:	fb08 f800 	mul.w	r8, r8, r0
 8000d00:	45a0      	cmp	r8, r4
 8000d02:	d907      	bls.n	8000d14 <__udivmoddi4+0x14c>
 8000d04:	192c      	adds	r4, r5, r4
 8000d06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x14a>
 8000d0c:	45a0      	cmp	r8, r4
 8000d0e:	f200 80b6 	bhi.w	8000e7e <__udivmoddi4+0x2b6>
 8000d12:	4618      	mov	r0, r3
 8000d14:	eba4 0408 	sub.w	r4, r4, r8
 8000d18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d1c:	e79f      	b.n	8000c5e <__udivmoddi4+0x96>
 8000d1e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d22:	40bb      	lsls	r3, r7
 8000d24:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d28:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d2c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d30:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d34:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d38:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d3c:	4325      	orrs	r5, r4
 8000d3e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d42:	0c2c      	lsrs	r4, r5, #16
 8000d44:	fb08 3319 	mls	r3, r8, r9, r3
 8000d48:	fa1f fa8e 	uxth.w	sl, lr
 8000d4c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d50:	fb09 f40a 	mul.w	r4, r9, sl
 8000d54:	429c      	cmp	r4, r3
 8000d56:	fa02 f207 	lsl.w	r2, r2, r7
 8000d5a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d5e:	d90b      	bls.n	8000d78 <__udivmoddi4+0x1b0>
 8000d60:	eb1e 0303 	adds.w	r3, lr, r3
 8000d64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d68:	f080 8087 	bcs.w	8000e7a <__udivmoddi4+0x2b2>
 8000d6c:	429c      	cmp	r4, r3
 8000d6e:	f240 8084 	bls.w	8000e7a <__udivmoddi4+0x2b2>
 8000d72:	f1a9 0902 	sub.w	r9, r9, #2
 8000d76:	4473      	add	r3, lr
 8000d78:	1b1b      	subs	r3, r3, r4
 8000d7a:	b2ad      	uxth	r5, r5
 8000d7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d80:	fb08 3310 	mls	r3, r8, r0, r3
 8000d84:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d88:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d8c:	45a2      	cmp	sl, r4
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x1da>
 8000d90:	eb1e 0404 	adds.w	r4, lr, r4
 8000d94:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d98:	d26b      	bcs.n	8000e72 <__udivmoddi4+0x2aa>
 8000d9a:	45a2      	cmp	sl, r4
 8000d9c:	d969      	bls.n	8000e72 <__udivmoddi4+0x2aa>
 8000d9e:	3802      	subs	r0, #2
 8000da0:	4474      	add	r4, lr
 8000da2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000da6:	fba0 8902 	umull	r8, r9, r0, r2
 8000daa:	eba4 040a 	sub.w	r4, r4, sl
 8000dae:	454c      	cmp	r4, r9
 8000db0:	46c2      	mov	sl, r8
 8000db2:	464b      	mov	r3, r9
 8000db4:	d354      	bcc.n	8000e60 <__udivmoddi4+0x298>
 8000db6:	d051      	beq.n	8000e5c <__udivmoddi4+0x294>
 8000db8:	2e00      	cmp	r6, #0
 8000dba:	d069      	beq.n	8000e90 <__udivmoddi4+0x2c8>
 8000dbc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dc0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dc4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dc8:	40fd      	lsrs	r5, r7
 8000dca:	40fc      	lsrs	r4, r7
 8000dcc:	ea4c 0505 	orr.w	r5, ip, r5
 8000dd0:	e9c6 5400 	strd	r5, r4, [r6]
 8000dd4:	2700      	movs	r7, #0
 8000dd6:	e747      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000dd8:	f1c2 0320 	rsb	r3, r2, #32
 8000ddc:	fa20 f703 	lsr.w	r7, r0, r3
 8000de0:	4095      	lsls	r5, r2
 8000de2:	fa01 f002 	lsl.w	r0, r1, r2
 8000de6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dee:	4338      	orrs	r0, r7
 8000df0:	0c01      	lsrs	r1, r0, #16
 8000df2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000df6:	fa1f f885 	uxth.w	r8, r5
 8000dfa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e02:	fb07 f308 	mul.w	r3, r7, r8
 8000e06:	428b      	cmp	r3, r1
 8000e08:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0c:	d907      	bls.n	8000e1e <__udivmoddi4+0x256>
 8000e0e:	1869      	adds	r1, r5, r1
 8000e10:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e14:	d22f      	bcs.n	8000e76 <__udivmoddi4+0x2ae>
 8000e16:	428b      	cmp	r3, r1
 8000e18:	d92d      	bls.n	8000e76 <__udivmoddi4+0x2ae>
 8000e1a:	3f02      	subs	r7, #2
 8000e1c:	4429      	add	r1, r5
 8000e1e:	1acb      	subs	r3, r1, r3
 8000e20:	b281      	uxth	r1, r0
 8000e22:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e26:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e2e:	fb00 f308 	mul.w	r3, r0, r8
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d907      	bls.n	8000e46 <__udivmoddi4+0x27e>
 8000e36:	1869      	adds	r1, r5, r1
 8000e38:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e3c:	d217      	bcs.n	8000e6e <__udivmoddi4+0x2a6>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d915      	bls.n	8000e6e <__udivmoddi4+0x2a6>
 8000e42:	3802      	subs	r0, #2
 8000e44:	4429      	add	r1, r5
 8000e46:	1ac9      	subs	r1, r1, r3
 8000e48:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e4c:	e73b      	b.n	8000cc6 <__udivmoddi4+0xfe>
 8000e4e:	4637      	mov	r7, r6
 8000e50:	4630      	mov	r0, r6
 8000e52:	e709      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000e54:	4607      	mov	r7, r0
 8000e56:	e6e7      	b.n	8000c28 <__udivmoddi4+0x60>
 8000e58:	4618      	mov	r0, r3
 8000e5a:	e6fb      	b.n	8000c54 <__udivmoddi4+0x8c>
 8000e5c:	4541      	cmp	r1, r8
 8000e5e:	d2ab      	bcs.n	8000db8 <__udivmoddi4+0x1f0>
 8000e60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e64:	eb69 020e 	sbc.w	r2, r9, lr
 8000e68:	3801      	subs	r0, #1
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	e7a4      	b.n	8000db8 <__udivmoddi4+0x1f0>
 8000e6e:	4660      	mov	r0, ip
 8000e70:	e7e9      	b.n	8000e46 <__udivmoddi4+0x27e>
 8000e72:	4618      	mov	r0, r3
 8000e74:	e795      	b.n	8000da2 <__udivmoddi4+0x1da>
 8000e76:	4667      	mov	r7, ip
 8000e78:	e7d1      	b.n	8000e1e <__udivmoddi4+0x256>
 8000e7a:	4681      	mov	r9, r0
 8000e7c:	e77c      	b.n	8000d78 <__udivmoddi4+0x1b0>
 8000e7e:	3802      	subs	r0, #2
 8000e80:	442c      	add	r4, r5
 8000e82:	e747      	b.n	8000d14 <__udivmoddi4+0x14c>
 8000e84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e88:	442b      	add	r3, r5
 8000e8a:	e72f      	b.n	8000cec <__udivmoddi4+0x124>
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	e708      	b.n	8000ca2 <__udivmoddi4+0xda>
 8000e90:	4637      	mov	r7, r6
 8000e92:	e6e9      	b.n	8000c68 <__udivmoddi4+0xa0>

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <bit_reverse>:
	return j;
}



static int bit_reverse(int N, int l) {
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	6039      	str	r1, [r7, #0]
	int ans = 0, i;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	60fb      	str	r3, [r7, #12]
	for (i = 0; i<l; ++i)
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	60bb      	str	r3, [r7, #8]
 8000eaa:	e014      	b.n	8000ed6 <bit_reverse+0x3e>
		if (N & (1 << i))    ans |= (1 << l - 1 - i);
 8000eac:	687a      	ldr	r2, [r7, #4]
 8000eae:	68bb      	ldr	r3, [r7, #8]
 8000eb0:	fa42 f303 	asr.w	r3, r2, r3
 8000eb4:	f003 0301 	and.w	r3, r3, #1
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d009      	beq.n	8000ed0 <bit_reverse+0x38>
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	1e5a      	subs	r2, r3, #1
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	1ad3      	subs	r3, r2, r3
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	68fa      	ldr	r2, [r7, #12]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	60fb      	str	r3, [r7, #12]
	for (i = 0; i<l; ++i)
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	60bb      	str	r3, [r7, #8]
 8000ed6:	68ba      	ldr	r2, [r7, #8]
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	429a      	cmp	r2, r3
 8000edc:	dbe6      	blt.n	8000eac <bit_reverse+0x14>
	return(ans);
 8000ede:	68fb      	ldr	r3, [r7, #12]
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3714      	adds	r7, #20
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr
 8000eec:	0000      	movs	r0, r0
	...

08000ef0 <FFTcore>:


void FFTcore(int Nr, int Nc, double* Ar, int Ldr, double* Ai, int Ldi, char tran, char flag) {
 8000ef0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000ef4:	b0a8      	sub	sp, #160	; 0xa0
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	60f8      	str	r0, [r7, #12]
 8000efa:	60b9      	str	r1, [r7, #8]
 8000efc:	607a      	str	r2, [r7, #4]
 8000efe:	603b      	str	r3, [r7, #0]

	int N, M, d, K = 0, k = 0, l = 1, L = 0;
 8000f00:	2300      	movs	r3, #0
 8000f02:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8000f06:	2300      	movs	r3, #0
 8000f08:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8000f12:	2300      	movs	r3, #0
 8000f14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	double Wr, Wi, C1r, C1i, C2r, C2i, Dr, Di;

	if (tran == 't') {
 8000f18:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 8000f1c:	2b74      	cmp	r3, #116	; 0x74
 8000f1e:	d10a      	bne.n	8000f36 <FFTcore+0x46>
		d = N = Nc;
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8000f26:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000f2a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		M = Nr;
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000f34:	e011      	b.n	8000f5a <FFTcore+0x6a>
	}
	else if (tran == 'n') {
 8000f36:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 8000f3a:	2b6e      	cmp	r3, #110	; 0x6e
 8000f3c:	d10a      	bne.n	8000f54 <FFTcore+0x64>
		d = N = Nr;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8000f44:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000f48:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		M = Nc;
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000f52:	e002      	b.n	8000f5a <FFTcore+0x6a>
	}
	else {
		//("tran can be either 'n' or 't'\n");
		exit(1);
 8000f54:	2001      	movs	r0, #1
 8000f56:	f003 f91d 	bl	8004194 <exit>
	}

	do
	{
		d /= 2;
 8000f5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000f5e:	0fda      	lsrs	r2, r3, #31
 8000f60:	4413      	add	r3, r2
 8000f62:	105b      	asrs	r3, r3, #1
 8000f64:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		K = 0;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		while (K<N) {
 8000f6e:	e1cc      	b.n	800130a <FFTcore+0x41a>
			k = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			while (k<d) {
 8000f76:	e1b9      	b.n	80012ec <FFTcore+0x3fc>
				int it, Ind1 = K + k, Ind2 = K + k + d;
 8000f78:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8000f7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000f80:	4413      	add	r3, r2
 8000f82:	667b      	str	r3, [r7, #100]	; 0x64
 8000f84:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8000f88:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000f8c:	4413      	add	r3, r2
 8000f8e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8000f92:	4413      	add	r3, r2
 8000f94:	663b      	str	r3, [r7, #96]	; 0x60
				Wr = cos(2 * M_PI*k*l / N);
 8000f96:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8000f9a:	f7ff fabb 	bl	8000514 <__aeabi_i2d>
 8000f9e:	f20f 5318 	addw	r3, pc, #1304	; 0x518
 8000fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fa6:	f7ff fb1f 	bl	80005e8 <__aeabi_dmul>
 8000faa:	4602      	mov	r2, r0
 8000fac:	460b      	mov	r3, r1
 8000fae:	4690      	mov	r8, r2
 8000fb0:	4699      	mov	r9, r3
 8000fb2:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8000fb6:	f7ff faad 	bl	8000514 <__aeabi_i2d>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	4640      	mov	r0, r8
 8000fc0:	4649      	mov	r1, r9
 8000fc2:	f7ff fb11 	bl	80005e8 <__aeabi_dmul>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	460b      	mov	r3, r1
 8000fca:	4690      	mov	r8, r2
 8000fcc:	4699      	mov	r9, r3
 8000fce:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8000fd2:	f7ff fa9f 	bl	8000514 <__aeabi_i2d>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	460b      	mov	r3, r1
 8000fda:	4640      	mov	r0, r8
 8000fdc:	4649      	mov	r1, r9
 8000fde:	f7ff fc2d 	bl	800083c <__aeabi_ddiv>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	ec43 2b17 	vmov	d7, r2, r3
 8000fea:	eeb0 0a47 	vmov.f32	s0, s14
 8000fee:	eef0 0a67 	vmov.f32	s1, s15
 8000ff2:	f003 fe45 	bl	8004c80 <cos>
 8000ff6:	ed87 0b16 	vstr	d0, [r7, #88]	; 0x58
				Wi = (flag == 'f') ? -sin(2 * M_PI*k*l / N) : sin(2 * M_PI*k*l / N);
 8000ffa:	f897 30c4 	ldrb.w	r3, [r7, #196]	; 0xc4
 8000ffe:	2b66      	cmp	r3, #102	; 0x66
 8001000:	d135      	bne.n	800106e <FFTcore+0x17e>
 8001002:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001006:	f7ff fa85 	bl	8000514 <__aeabi_i2d>
 800100a:	f20f 43ac 	addw	r3, pc, #1196	; 0x4ac
 800100e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001012:	f7ff fae9 	bl	80005e8 <__aeabi_dmul>
 8001016:	4602      	mov	r2, r0
 8001018:	460b      	mov	r3, r1
 800101a:	4690      	mov	r8, r2
 800101c:	4699      	mov	r9, r3
 800101e:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8001022:	f7ff fa77 	bl	8000514 <__aeabi_i2d>
 8001026:	4602      	mov	r2, r0
 8001028:	460b      	mov	r3, r1
 800102a:	4640      	mov	r0, r8
 800102c:	4649      	mov	r1, r9
 800102e:	f7ff fadb 	bl	80005e8 <__aeabi_dmul>
 8001032:	4602      	mov	r2, r0
 8001034:	460b      	mov	r3, r1
 8001036:	4690      	mov	r8, r2
 8001038:	4699      	mov	r9, r3
 800103a:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800103e:	f7ff fa69 	bl	8000514 <__aeabi_i2d>
 8001042:	4602      	mov	r2, r0
 8001044:	460b      	mov	r3, r1
 8001046:	4640      	mov	r0, r8
 8001048:	4649      	mov	r1, r9
 800104a:	f7ff fbf7 	bl	800083c <__aeabi_ddiv>
 800104e:	4602      	mov	r2, r0
 8001050:	460b      	mov	r3, r1
 8001052:	ec43 2b17 	vmov	d7, r2, r3
 8001056:	eeb0 0a47 	vmov.f32	s0, s14
 800105a:	eef0 0a67 	vmov.f32	s1, s15
 800105e:	f003 fe53 	bl	8004d08 <sin>
 8001062:	ec53 2b10 	vmov	r2, r3, d0
 8001066:	4614      	mov	r4, r2
 8001068:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800106c:	e031      	b.n	80010d2 <FFTcore+0x1e2>
 800106e:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001072:	f7ff fa4f 	bl	8000514 <__aeabi_i2d>
 8001076:	f20f 4340 	addw	r3, pc, #1088	; 0x440
 800107a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800107e:	f7ff fab3 	bl	80005e8 <__aeabi_dmul>
 8001082:	4603      	mov	r3, r0
 8001084:	460c      	mov	r4, r1
 8001086:	4625      	mov	r5, r4
 8001088:	461c      	mov	r4, r3
 800108a:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 800108e:	f7ff fa41 	bl	8000514 <__aeabi_i2d>
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	4620      	mov	r0, r4
 8001098:	4629      	mov	r1, r5
 800109a:	f7ff faa5 	bl	80005e8 <__aeabi_dmul>
 800109e:	4603      	mov	r3, r0
 80010a0:	460c      	mov	r4, r1
 80010a2:	4625      	mov	r5, r4
 80010a4:	461c      	mov	r4, r3
 80010a6:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 80010aa:	f7ff fa33 	bl	8000514 <__aeabi_i2d>
 80010ae:	4602      	mov	r2, r0
 80010b0:	460b      	mov	r3, r1
 80010b2:	4620      	mov	r0, r4
 80010b4:	4629      	mov	r1, r5
 80010b6:	f7ff fbc1 	bl	800083c <__aeabi_ddiv>
 80010ba:	4603      	mov	r3, r0
 80010bc:	460c      	mov	r4, r1
 80010be:	ec44 3b17 	vmov	d7, r3, r4
 80010c2:	eeb0 0a47 	vmov.f32	s0, s14
 80010c6:	eef0 0a67 	vmov.f32	s1, s15
 80010ca:	f003 fe1d 	bl	8004d08 <sin>
 80010ce:	ec55 4b10 	vmov	r4, r5, d0
 80010d2:	e9c7 4514 	strd	r4, r5, [r7, #80]	; 0x50

				for (it = 0; it<M; ++it) {
 80010d6:	2300      	movs	r3, #0
 80010d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80010dc:	e0fa      	b.n	80012d4 <FFTcore+0x3e4>
					int rind1 = (tran == 't') ? Ind1 * Ldr + it : Ind1 + Ldr * it;
 80010de:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 80010e2:	2b74      	cmp	r3, #116	; 0x74
 80010e4:	d107      	bne.n	80010f6 <FFTcore+0x206>
 80010e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80010e8:	683a      	ldr	r2, [r7, #0]
 80010ea:	fb02 f203 	mul.w	r2, r2, r3
 80010ee:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80010f2:	4413      	add	r3, r2
 80010f4:	e006      	b.n	8001104 <FFTcore+0x214>
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80010fc:	fb02 f203 	mul.w	r2, r2, r3
 8001100:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001102:	4413      	add	r3, r2
 8001104:	64fb      	str	r3, [r7, #76]	; 0x4c
					int iind1 = (tran == 't') ? Ind1 * Ldi + it : Ind1 + Ldi * it;
 8001106:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 800110a:	2b74      	cmp	r3, #116	; 0x74
 800110c:	d108      	bne.n	8001120 <FFTcore+0x230>
 800110e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001110:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001114:	fb02 f203 	mul.w	r2, r2, r3
 8001118:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800111c:	4413      	add	r3, r2
 800111e:	e007      	b.n	8001130 <FFTcore+0x240>
 8001120:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001124:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001128:	fb02 f203 	mul.w	r2, r2, r3
 800112c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800112e:	4413      	add	r3, r2
 8001130:	64bb      	str	r3, [r7, #72]	; 0x48
					int rind2 = (tran == 't') ? Ind2 * Ldr + it : Ind2 + Ldr * it;
 8001132:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 8001136:	2b74      	cmp	r3, #116	; 0x74
 8001138:	d107      	bne.n	800114a <FFTcore+0x25a>
 800113a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800113c:	683a      	ldr	r2, [r7, #0]
 800113e:	fb02 f203 	mul.w	r2, r2, r3
 8001142:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001146:	4413      	add	r3, r2
 8001148:	e006      	b.n	8001158 <FFTcore+0x268>
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001150:	fb02 f203 	mul.w	r2, r2, r3
 8001154:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001156:	4413      	add	r3, r2
 8001158:	647b      	str	r3, [r7, #68]	; 0x44
					int iind2 = (tran == 't') ? Ind2 * Ldi + it : Ind2 + Ldi * it;
 800115a:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 800115e:	2b74      	cmp	r3, #116	; 0x74
 8001160:	d108      	bne.n	8001174 <FFTcore+0x284>
 8001162:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001164:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001168:	fb02 f203 	mul.w	r2, r2, r3
 800116c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001170:	4413      	add	r3, r2
 8001172:	e007      	b.n	8001184 <FFTcore+0x294>
 8001174:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001178:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800117c:	fb02 f203 	mul.w	r2, r2, r3
 8001180:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001182:	4413      	add	r3, r2
 8001184:	643b      	str	r3, [r7, #64]	; 0x40

					C1r = Ar[rind1] + Ar[rind2];
 8001186:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001188:	00db      	lsls	r3, r3, #3
 800118a:	687a      	ldr	r2, [r7, #4]
 800118c:	4413      	add	r3, r2
 800118e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001192:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001194:	00db      	lsls	r3, r3, #3
 8001196:	687a      	ldr	r2, [r7, #4]
 8001198:	4413      	add	r3, r2
 800119a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119e:	f7ff f86d 	bl	800027c <__adddf3>
 80011a2:	4602      	mov	r2, r0
 80011a4:	460b      	mov	r3, r1
 80011a6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
					C1i = Ai[iind1] + Ai[iind2];
 80011aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80011ac:	00db      	lsls	r3, r3, #3
 80011ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80011b2:	4413      	add	r3, r2
 80011b4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80011ba:	00db      	lsls	r3, r3, #3
 80011bc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80011c0:	4413      	add	r3, r2
 80011c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c6:	f7ff f859 	bl	800027c <__adddf3>
 80011ca:	4602      	mov	r2, r0
 80011cc:	460b      	mov	r3, r1
 80011ce:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
					Dr = Ar[rind1] - Ar[rind2];
 80011d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80011d4:	00db      	lsls	r3, r3, #3
 80011d6:	687a      	ldr	r2, [r7, #4]
 80011d8:	4413      	add	r3, r2
 80011da:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80011e0:	00db      	lsls	r3, r3, #3
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	4413      	add	r3, r2
 80011e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ea:	f7ff f845 	bl	8000278 <__aeabi_dsub>
 80011ee:	4602      	mov	r2, r0
 80011f0:	460b      	mov	r3, r1
 80011f2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
					Di = Ai[iind1] - Ai[iind2];
 80011f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80011f8:	00db      	lsls	r3, r3, #3
 80011fa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80011fe:	4413      	add	r3, r2
 8001200:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001204:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001206:	00db      	lsls	r3, r3, #3
 8001208:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800120c:	4413      	add	r3, r2
 800120e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001212:	f7ff f831 	bl	8000278 <__aeabi_dsub>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	e9c7 2308 	strd	r2, r3, [r7, #32]
					C2r = Dr * Wr - Di * Wi;
 800121e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001222:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001226:	f7ff f9df 	bl	80005e8 <__aeabi_dmul>
 800122a:	4602      	mov	r2, r0
 800122c:	460b      	mov	r3, r1
 800122e:	4690      	mov	r8, r2
 8001230:	4699      	mov	r9, r3
 8001232:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001236:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800123a:	f7ff f9d5 	bl	80005e8 <__aeabi_dmul>
 800123e:	4602      	mov	r2, r0
 8001240:	460b      	mov	r3, r1
 8001242:	4640      	mov	r0, r8
 8001244:	4649      	mov	r1, r9
 8001246:	f7ff f817 	bl	8000278 <__aeabi_dsub>
 800124a:	4602      	mov	r2, r0
 800124c:	460b      	mov	r3, r1
 800124e:	e9c7 2306 	strd	r2, r3, [r7, #24]
					C2i = Dr * Wi + Di * Wr;
 8001252:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001256:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800125a:	f7ff f9c5 	bl	80005e8 <__aeabi_dmul>
 800125e:	4602      	mov	r2, r0
 8001260:	460b      	mov	r3, r1
 8001262:	4690      	mov	r8, r2
 8001264:	4699      	mov	r9, r3
 8001266:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800126a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800126e:	f7ff f9bb 	bl	80005e8 <__aeabi_dmul>
 8001272:	4602      	mov	r2, r0
 8001274:	460b      	mov	r3, r1
 8001276:	4640      	mov	r0, r8
 8001278:	4649      	mov	r1, r9
 800127a:	f7fe ffff 	bl	800027c <__adddf3>
 800127e:	4602      	mov	r2, r0
 8001280:	460b      	mov	r3, r1
 8001282:	e9c7 2304 	strd	r2, r3, [r7, #16]
					Ar[rind1] = C1r;
 8001286:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	18d1      	adds	r1, r2, r3
 800128e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001292:	e9c1 2300 	strd	r2, r3, [r1]
					Ai[iind1] = C1i;
 8001296:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001298:	00db      	lsls	r3, r3, #3
 800129a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800129e:	18d1      	adds	r1, r2, r3
 80012a0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80012a4:	e9c1 2300 	strd	r2, r3, [r1]
					Ar[rind2] = C2r;
 80012a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012aa:	00db      	lsls	r3, r3, #3
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	18d1      	adds	r1, r2, r3
 80012b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80012b4:	e9c1 2300 	strd	r2, r3, [r1]
					Ai[iind2] = C2i;
 80012b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80012ba:	00db      	lsls	r3, r3, #3
 80012bc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80012c0:	18d1      	adds	r1, r2, r3
 80012c2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80012c6:	e9c1 2300 	strd	r2, r3, [r1]
				for (it = 0; it<M; ++it) {
 80012ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80012ce:	3301      	adds	r3, #1
 80012d0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80012d4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80012d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80012dc:	429a      	cmp	r2, r3
 80012de:	f6ff aefe 	blt.w	80010de <FFTcore+0x1ee>
				}
				++k;
 80012e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80012e6:	3301      	adds	r3, #1
 80012e8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			while (k<d) {
 80012ec:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80012f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80012f4:	429a      	cmp	r2, r3
 80012f6:	f6ff ae3f 	blt.w	8000f78 <FFTcore+0x88>
			}
			K += 2 * d;
 80012fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001304:	4413      	add	r3, r2
 8001306:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		while (K<N) {
 800130a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800130e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001312:	429a      	cmp	r2, r3
 8001314:	f6ff ae2c 	blt.w	8000f70 <FFTcore+0x80>
		}
		l *= 2;
 8001318:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		++L;
 8001322:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001326:	3301      	adds	r3, #1
 8001328:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	} while (d>1);
 800132c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001330:	2b01      	cmp	r3, #1
 8001332:	f73f ae12 	bgt.w	8000f5a <FFTcore+0x6a>

	for (d = 0; d<N; ++d) {
 8001336:	2300      	movs	r3, #0
 8001338:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800133c:	e0af      	b.n	800149e <FFTcore+0x5ae>
		k = bit_reverse(d, L);
 800133e:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8001342:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8001346:	f7ff fda7 	bl	8000e98 <bit_reverse>
 800134a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		if (d < k) {
 800134e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001352:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001356:	429a      	cmp	r2, r3
 8001358:	f280 809c 	bge.w	8001494 <FFTcore+0x5a4>
			int it;
			for (it = 0; it<M; ++it) {
 800135c:	2300      	movs	r3, #0
 800135e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001360:	e092      	b.n	8001488 <FFTcore+0x598>
				int ind1 = (tran == 't') ? d * Ldr + it : d + Ldr * it;
 8001362:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 8001366:	2b74      	cmp	r3, #116	; 0x74
 8001368:	d107      	bne.n	800137a <FFTcore+0x48a>
 800136a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800136e:	683a      	ldr	r2, [r7, #0]
 8001370:	fb02 f203 	mul.w	r2, r2, r3
 8001374:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001376:	4413      	add	r3, r2
 8001378:	e006      	b.n	8001388 <FFTcore+0x498>
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800137e:	fb02 f203 	mul.w	r2, r2, r3
 8001382:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001386:	4413      	add	r3, r2
 8001388:	67bb      	str	r3, [r7, #120]	; 0x78
				int ind2 = (tran == 't') ? k * Ldr + it : k + Ldr * it;
 800138a:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 800138e:	2b74      	cmp	r3, #116	; 0x74
 8001390:	d107      	bne.n	80013a2 <FFTcore+0x4b2>
 8001392:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001396:	683a      	ldr	r2, [r7, #0]
 8001398:	fb02 f203 	mul.w	r2, r2, r3
 800139c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800139e:	4413      	add	r3, r2
 80013a0:	e006      	b.n	80013b0 <FFTcore+0x4c0>
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80013a6:	fb02 f203 	mul.w	r2, r2, r3
 80013aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80013ae:	4413      	add	r3, r2
 80013b0:	677b      	str	r3, [r7, #116]	; 0x74
				double temp = Ar[ind1];
 80013b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80013b4:	00db      	lsls	r3, r3, #3
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	4413      	add	r3, r2
 80013ba:	e9d3 3400 	ldrd	r3, r4, [r3]
 80013be:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
				Ar[ind1] = Ar[ind2];
 80013c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80013c4:	00db      	lsls	r3, r3, #3
 80013c6:	687a      	ldr	r2, [r7, #4]
 80013c8:	4413      	add	r3, r2
 80013ca:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80013cc:	00d2      	lsls	r2, r2, #3
 80013ce:	6879      	ldr	r1, [r7, #4]
 80013d0:	440a      	add	r2, r1
 80013d2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80013d6:	e9c2 3400 	strd	r3, r4, [r2]
				Ar[ind2] = temp;
 80013da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80013dc:	00db      	lsls	r3, r3, #3
 80013de:	687a      	ldr	r2, [r7, #4]
 80013e0:	441a      	add	r2, r3
 80013e2:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 80013e6:	e9c2 3400 	strd	r3, r4, [r2]

				ind1 = (tran == 't') ? d * Ldi + it : d + Ldi * it;
 80013ea:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 80013ee:	2b74      	cmp	r3, #116	; 0x74
 80013f0:	d108      	bne.n	8001404 <FFTcore+0x514>
 80013f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80013f6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80013fa:	fb02 f203 	mul.w	r2, r2, r3
 80013fe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001400:	4413      	add	r3, r2
 8001402:	e007      	b.n	8001414 <FFTcore+0x524>
 8001404:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001408:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800140a:	fb02 f203 	mul.w	r2, r2, r3
 800140e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001412:	4413      	add	r3, r2
 8001414:	67bb      	str	r3, [r7, #120]	; 0x78
				ind2 = (tran == 't') ? k * Ldi + it : k + Ldi * it;
 8001416:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
 800141a:	2b74      	cmp	r3, #116	; 0x74
 800141c:	d108      	bne.n	8001430 <FFTcore+0x540>
 800141e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001422:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001426:	fb02 f203 	mul.w	r2, r2, r3
 800142a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800142c:	4413      	add	r3, r2
 800142e:	e007      	b.n	8001440 <FFTcore+0x550>
 8001430:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001434:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001436:	fb02 f203 	mul.w	r2, r2, r3
 800143a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800143e:	4413      	add	r3, r2
 8001440:	677b      	str	r3, [r7, #116]	; 0x74
				temp = Ai[ind1];
 8001442:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001444:	00db      	lsls	r3, r3, #3
 8001446:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800144a:	4413      	add	r3, r2
 800144c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001450:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
				Ai[ind1] = Ai[ind2];
 8001454:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001456:	00db      	lsls	r3, r3, #3
 8001458:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800145c:	4413      	add	r3, r2
 800145e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001460:	00d2      	lsls	r2, r2, #3
 8001462:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8001466:	440a      	add	r2, r1
 8001468:	e9d3 3400 	ldrd	r3, r4, [r3]
 800146c:	e9c2 3400 	strd	r3, r4, [r2]
				Ai[ind2] = temp;
 8001470:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001472:	00db      	lsls	r3, r3, #3
 8001474:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8001478:	441a      	add	r2, r3
 800147a:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800147e:	e9c2 3400 	strd	r3, r4, [r2]
			for (it = 0; it<M; ++it) {
 8001482:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001484:	3301      	adds	r3, #1
 8001486:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001488:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800148a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800148e:	429a      	cmp	r2, r3
 8001490:	f6ff af67 	blt.w	8001362 <FFTcore+0x472>
	for (d = 0; d<N; ++d) {
 8001494:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001498:	3301      	adds	r3, #1
 800149a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800149e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80014a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80014a6:	429a      	cmp	r2, r3
 80014a8:	f6ff af49 	blt.w	800133e <FFTcore+0x44e>
			}
		}
	}
}
 80014ac:	bf00      	nop
 80014ae:	37a0      	adds	r7, #160	; 0xa0
 80014b0:	46bd      	mov	sp, r7
 80014b2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80014b6:	bf00      	nop
 80014b8:	54442d18 	.word	0x54442d18
 80014bc:	401921fb 	.word	0x401921fb

080014c0 <DCT2>:

void DCT2(int N, double* x) {
 80014c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80014c4:	b092      	sub	sp, #72	; 0x48
 80014c6:	af04      	add	r7, sp, #16
 80014c8:	6078      	str	r0, [r7, #4]
 80014ca:	6039      	str	r1, [r7, #0]
	double* Ar = (double*)malloc(4 * N * sizeof(double));
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	015b      	lsls	r3, r3, #5
 80014d0:	4618      	mov	r0, r3
 80014d2:	f002 fe97 	bl	8004204 <malloc>
 80014d6:	4603      	mov	r3, r0
 80014d8:	633b      	str	r3, [r7, #48]	; 0x30
	//assert(Ar != NULL);
	double* Ai = Ar + 2 * N;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	011b      	lsls	r3, r3, #4
 80014de:	461a      	mov	r2, r3
 80014e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014e2:	4413      	add	r3, r2
 80014e4:	62fb      	str	r3, [r7, #44]	; 0x2c
	memset(Ar, 0, 4 * N * sizeof(double));
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	015b      	lsls	r3, r3, #5
 80014ea:	461a      	mov	r2, r3
 80014ec:	2100      	movs	r1, #0
 80014ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80014f0:	f002 fe98 	bl	8004224 <memset>
	int n;
	for (n = 0; n<N; ++n) Ar[n] = x[n];
 80014f4:	2300      	movs	r3, #0
 80014f6:	637b      	str	r3, [r7, #52]	; 0x34
 80014f8:	e00e      	b.n	8001518 <DCT2+0x58>
 80014fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014fc:	00db      	lsls	r3, r3, #3
 80014fe:	683a      	ldr	r2, [r7, #0]
 8001500:	4413      	add	r3, r2
 8001502:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001504:	00d2      	lsls	r2, r2, #3
 8001506:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001508:	440a      	add	r2, r1
 800150a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800150e:	e9c2 3400 	strd	r3, r4, [r2]
 8001512:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001514:	3301      	adds	r3, #1
 8001516:	637b      	str	r3, [r7, #52]	; 0x34
 8001518:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	429a      	cmp	r2, r3
 800151e:	dbec      	blt.n	80014fa <DCT2+0x3a>
	for (n = N; n<2 * N; ++n) Ar[n] = x[2 * N - 1 - n];
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	637b      	str	r3, [r7, #52]	; 0x34
 8001524:	e012      	b.n	800154c <DCT2+0x8c>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	1e5a      	subs	r2, r3, #1
 800152c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	00db      	lsls	r3, r3, #3
 8001532:	683a      	ldr	r2, [r7, #0]
 8001534:	4413      	add	r3, r2
 8001536:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001538:	00d2      	lsls	r2, r2, #3
 800153a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800153c:	440a      	add	r2, r1
 800153e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001542:	e9c2 3400 	strd	r3, r4, [r2]
 8001546:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001548:	3301      	adds	r3, #1
 800154a:	637b      	str	r3, [r7, #52]	; 0x34
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001552:	429a      	cmp	r2, r3
 8001554:	dbe7      	blt.n	8001526 <DCT2+0x66>
	FFTcore(2 * N, 1, Ar, 2 * n, Ai, 2 * n, 'n', 'f');
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	0058      	lsls	r0, r3, #1
 800155a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800155c:	0059      	lsls	r1, r3, #1
 800155e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001560:	005b      	lsls	r3, r3, #1
 8001562:	2266      	movs	r2, #102	; 0x66
 8001564:	9203      	str	r2, [sp, #12]
 8001566:	226e      	movs	r2, #110	; 0x6e
 8001568:	9202      	str	r2, [sp, #8]
 800156a:	9301      	str	r3, [sp, #4]
 800156c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	460b      	mov	r3, r1
 8001572:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001574:	2101      	movs	r1, #1
 8001576:	f7ff fcbb 	bl	8000ef0 <FFTcore>
	double g = M_PI / (2 * N), p = sqrt(2.0 / N), po = sqrt(1.0 / N);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	005b      	lsls	r3, r3, #1
 800157e:	4618      	mov	r0, r3
 8001580:	f7fe ffc8 	bl	8000514 <__aeabi_i2d>
 8001584:	4603      	mov	r3, r0
 8001586:	460c      	mov	r4, r1
 8001588:	461a      	mov	r2, r3
 800158a:	4623      	mov	r3, r4
 800158c:	a161      	add	r1, pc, #388	; (adr r1, 8001714 <DCT2+0x254>)
 800158e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001592:	f7ff f953 	bl	800083c <__aeabi_ddiv>
 8001596:	4603      	mov	r3, r0
 8001598:	460c      	mov	r4, r1
 800159a:	e9c7 3408 	strd	r3, r4, [r7, #32]
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f7fe ffb8 	bl	8000514 <__aeabi_i2d>
 80015a4:	4603      	mov	r3, r0
 80015a6:	460c      	mov	r4, r1
 80015a8:	461a      	mov	r2, r3
 80015aa:	4623      	mov	r3, r4
 80015ac:	f04f 0000 	mov.w	r0, #0
 80015b0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80015b4:	f7ff f942 	bl	800083c <__aeabi_ddiv>
 80015b8:	4603      	mov	r3, r0
 80015ba:	460c      	mov	r4, r1
 80015bc:	ec44 3b17 	vmov	d7, r3, r4
 80015c0:	eeb0 0a47 	vmov.f32	s0, s14
 80015c4:	eef0 0a67 	vmov.f32	s1, s15
 80015c8:	f003 fbe6 	bl	8004d98 <sqrt>
 80015cc:	ed87 0b06 	vstr	d0, [r7, #24]
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f7fe ff9f 	bl	8000514 <__aeabi_i2d>
 80015d6:	4603      	mov	r3, r0
 80015d8:	460c      	mov	r4, r1
 80015da:	461a      	mov	r2, r3
 80015dc:	4623      	mov	r3, r4
 80015de:	f04f 0000 	mov.w	r0, #0
 80015e2:	494b      	ldr	r1, [pc, #300]	; (8001710 <DCT2+0x250>)
 80015e4:	f7ff f92a 	bl	800083c <__aeabi_ddiv>
 80015e8:	4603      	mov	r3, r0
 80015ea:	460c      	mov	r4, r1
 80015ec:	ec44 3b17 	vmov	d7, r3, r4
 80015f0:	eeb0 0a47 	vmov.f32	s0, s14
 80015f4:	eef0 0a67 	vmov.f32	s1, s15
 80015f8:	f003 fbce 	bl	8004d98 <sqrt>
 80015fc:	ed87 0b04 	vstr	d0, [r7, #16]
	for (n = 0; n<N; ++n) {
 8001600:	2300      	movs	r3, #0
 8001602:	637b      	str	r3, [r7, #52]	; 0x34
 8001604:	e076      	b.n	80016f4 <DCT2+0x234>
		double z = (Ar[n] * cos(n*g) + Ai[n] * sin(n*g)) / 2;
 8001606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001608:	00db      	lsls	r3, r3, #3
 800160a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800160c:	4413      	add	r3, r2
 800160e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001612:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001614:	f7fe ff7e 	bl	8000514 <__aeabi_i2d>
 8001618:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800161c:	f7fe ffe4 	bl	80005e8 <__aeabi_dmul>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	ec43 2b17 	vmov	d7, r2, r3
 8001628:	eeb0 0a47 	vmov.f32	s0, s14
 800162c:	eef0 0a67 	vmov.f32	s1, s15
 8001630:	f003 fb26 	bl	8004c80 <cos>
 8001634:	ec53 2b10 	vmov	r2, r3, d0
 8001638:	4620      	mov	r0, r4
 800163a:	4629      	mov	r1, r5
 800163c:	f7fe ffd4 	bl	80005e8 <__aeabi_dmul>
 8001640:	4603      	mov	r3, r0
 8001642:	460c      	mov	r4, r1
 8001644:	4698      	mov	r8, r3
 8001646:	46a1      	mov	r9, r4
 8001648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800164a:	00db      	lsls	r3, r3, #3
 800164c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800164e:	4413      	add	r3, r2
 8001650:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001654:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001656:	f7fe ff5d 	bl	8000514 <__aeabi_i2d>
 800165a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800165e:	f7fe ffc3 	bl	80005e8 <__aeabi_dmul>
 8001662:	4602      	mov	r2, r0
 8001664:	460b      	mov	r3, r1
 8001666:	ec43 2b17 	vmov	d7, r2, r3
 800166a:	eeb0 0a47 	vmov.f32	s0, s14
 800166e:	eef0 0a67 	vmov.f32	s1, s15
 8001672:	f003 fb49 	bl	8004d08 <sin>
 8001676:	ec53 2b10 	vmov	r2, r3, d0
 800167a:	4620      	mov	r0, r4
 800167c:	4629      	mov	r1, r5
 800167e:	f7fe ffb3 	bl	80005e8 <__aeabi_dmul>
 8001682:	4603      	mov	r3, r0
 8001684:	460c      	mov	r4, r1
 8001686:	461a      	mov	r2, r3
 8001688:	4623      	mov	r3, r4
 800168a:	4640      	mov	r0, r8
 800168c:	4649      	mov	r1, r9
 800168e:	f7fe fdf5 	bl	800027c <__adddf3>
 8001692:	4603      	mov	r3, r0
 8001694:	460c      	mov	r4, r1
 8001696:	4618      	mov	r0, r3
 8001698:	4621      	mov	r1, r4
 800169a:	f04f 0200 	mov.w	r2, #0
 800169e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016a2:	f7ff f8cb 	bl	800083c <__aeabi_ddiv>
 80016a6:	4603      	mov	r3, r0
 80016a8:	460c      	mov	r4, r1
 80016aa:	e9c7 3402 	strd	r3, r4, [r7, #8]
		if (n == 0) x[n] = po * z;
 80016ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d10e      	bne.n	80016d2 <DCT2+0x212>
 80016b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016b6:	00db      	lsls	r3, r3, #3
 80016b8:	683a      	ldr	r2, [r7, #0]
 80016ba:	18d5      	adds	r5, r2, r3
 80016bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016c0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80016c4:	f7fe ff90 	bl	80005e8 <__aeabi_dmul>
 80016c8:	4603      	mov	r3, r0
 80016ca:	460c      	mov	r4, r1
 80016cc:	e9c5 3400 	strd	r3, r4, [r5]
 80016d0:	e00d      	b.n	80016ee <DCT2+0x22e>
		else     x[n] = p * z;
 80016d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016d4:	00db      	lsls	r3, r3, #3
 80016d6:	683a      	ldr	r2, [r7, #0]
 80016d8:	18d5      	adds	r5, r2, r3
 80016da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016de:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80016e2:	f7fe ff81 	bl	80005e8 <__aeabi_dmul>
 80016e6:	4603      	mov	r3, r0
 80016e8:	460c      	mov	r4, r1
 80016ea:	e9c5 3400 	strd	r3, r4, [r5]
	for (n = 0; n<N; ++n) {
 80016ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016f0:	3301      	adds	r3, #1
 80016f2:	637b      	str	r3, [r7, #52]	; 0x34
 80016f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	db84      	blt.n	8001606 <DCT2+0x146>
	}
	free(Ar);
 80016fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80016fe:	f002 fd89 	bl	8004214 <free>
}
 8001702:	bf00      	nop
 8001704:	3738      	adds	r7, #56	; 0x38
 8001706:	46bd      	mov	sp, r7
 8001708:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800170c:	f3af 8000 	nop.w
 8001710:	3ff00000 	.word	0x3ff00000
 8001714:	54442d18 	.word	0x54442d18
 8001718:	400921fb 	.word	0x400921fb

0800171c <dct_test>:


extern void dct_test(double * z, long * data, int m) {
 800171c:	b5b0      	push	{r4, r5, r7, lr}
 800171e:	b086      	sub	sp, #24
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]

	int i;
	for (i = 0; i < m; ++i) z[i] =  data[i];
 8001728:	2300      	movs	r3, #0
 800172a:	617b      	str	r3, [r7, #20]
 800172c:	e012      	b.n	8001754 <dct_test+0x38>
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	68ba      	ldr	r2, [r7, #8]
 8001734:	4413      	add	r3, r2
 8001736:	6819      	ldr	r1, [r3, #0]
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	00db      	lsls	r3, r3, #3
 800173c:	68fa      	ldr	r2, [r7, #12]
 800173e:	18d5      	adds	r5, r2, r3
 8001740:	4608      	mov	r0, r1
 8001742:	f7fe fee7 	bl	8000514 <__aeabi_i2d>
 8001746:	4603      	mov	r3, r0
 8001748:	460c      	mov	r4, r1
 800174a:	e9c5 3400 	strd	r3, r4, [r5]
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	3301      	adds	r3, #1
 8001752:	617b      	str	r3, [r7, #20]
 8001754:	697a      	ldr	r2, [r7, #20]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	429a      	cmp	r2, r3
 800175a:	dbe8      	blt.n	800172e <dct_test+0x12>

	DCT2(m, z);
 800175c:	68f9      	ldr	r1, [r7, #12]
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	f7ff feae 	bl	80014c0 <DCT2>
}
 8001764:	bf00      	nop
 8001766:	3718      	adds	r7, #24
 8001768:	46bd      	mov	sp, r7
 800176a:	bdb0      	pop	{r4, r5, r7, pc}

0800176c <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 0 */
unsigned char RX_data[EPOCH_LENGTH_SAMPLES * CHARS_PER_SAMPLE] = {0};
unsigned long epoch_data[EPOCH_LENGTH_SAMPLES] = {0};
char model_received = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart4, "\r\nInterrupt!\n\r", 14, 0xFFFF);
 8001774:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001778:	220e      	movs	r2, #14
 800177a:	4907      	ldr	r1, [pc, #28]	; (8001798 <HAL_UART_RxCpltCallback+0x2c>)
 800177c:	4807      	ldr	r0, [pc, #28]	; (800179c <HAL_UART_RxCpltCallback+0x30>)
 800177e:	f001 fe14 	bl	80033aa <HAL_UART_Transmit>
	if (model_received == 0) {
 8001782:	4b07      	ldr	r3, [pc, #28]	; (80017a0 <HAL_UART_RxCpltCallback+0x34>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d101      	bne.n	800178e <HAL_UART_RxCpltCallback+0x22>
        process_sample();
 800178a:	f000 f80b 	bl	80017a4 <process_sample>
	}

}
 800178e:	bf00      	nop
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	08005f68 	.word	0x08005f68
 800179c:	2000035c 	.word	0x2000035c
 80017a0:	200002ec 	.word	0x200002ec

080017a4 <process_sample>:

void process_sample(void) {
 80017a4:	b5b0      	push	{r4, r5, r7, lr}
 80017a6:	b08a      	sub	sp, #40	; 0x28
 80017a8:	af00      	add	r7, sp, #0
	char delim[] = ",";
 80017aa:	232c      	movs	r3, #44	; 0x2c
 80017ac:	81bb      	strh	r3, [r7, #12]
	char *ptr = strtok(RX_data, delim);
 80017ae:	f107 030c 	add.w	r3, r7, #12
 80017b2:	4619      	mov	r1, r3
 80017b4:	484e      	ldr	r0, [pc, #312]	; (80018f0 <process_sample+0x14c>)
 80017b6:	f002 fe29 	bl	800440c <strtok>
 80017ba:	61f8      	str	r0, [r7, #28]
	int sample_number = 0;
 80017bc:	2300      	movs	r3, #0
 80017be:	623b      	str	r3, [r7, #32]
	while(ptr != NULL)
 80017c0:	e012      	b.n	80017e8 <process_sample+0x44>
	{
		epoch_data[sample_number] = atol(ptr);
 80017c2:	69f8      	ldr	r0, [r7, #28]
 80017c4:	f002 fcdc 	bl	8004180 <atol>
 80017c8:	4603      	mov	r3, r0
 80017ca:	4619      	mov	r1, r3
 80017cc:	4a49      	ldr	r2, [pc, #292]	; (80018f4 <process_sample+0x150>)
 80017ce:	6a3b      	ldr	r3, [r7, #32]
 80017d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		sample_number++;
 80017d4:	6a3b      	ldr	r3, [r7, #32]
 80017d6:	3301      	adds	r3, #1
 80017d8:	623b      	str	r3, [r7, #32]
		ptr = strtok(NULL, delim);
 80017da:	f107 030c 	add.w	r3, r7, #12
 80017de:	4619      	mov	r1, r3
 80017e0:	2000      	movs	r0, #0
 80017e2:	f002 fe13 	bl	800440c <strtok>
 80017e6:	61f8      	str	r0, [r7, #28]
	while(ptr != NULL)
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d1e9      	bne.n	80017c2 <process_sample+0x1e>
	}
	HAL_UART_Receive_IT(&huart4, RX_data, EPOCH_LENGTH_SAMPLES * CHARS_PER_SAMPLE); // Start listening. You now have 1 epoch to process this epoch
 80017ee:	22b0      	movs	r2, #176	; 0xb0
 80017f0:	493f      	ldr	r1, [pc, #252]	; (80018f0 <process_sample+0x14c>)
 80017f2:	4841      	ldr	r0, [pc, #260]	; (80018f8 <process_sample+0x154>)
 80017f4:	f001 fe72 	bl	80034dc <HAL_UART_Receive_IT>
	// Process this epoch
	int number_of_samples = sizeof(epoch_data) / sizeof(long);
 80017f8:	2310      	movs	r3, #16
 80017fa:	61bb      	str	r3, [r7, #24]
	double coeffs[number_of_samples];
 80017fc:	69b8      	ldr	r0, [r7, #24]
 80017fe:	466b      	mov	r3, sp
 8001800:	461d      	mov	r5, r3
 8001802:	1e43      	subs	r3, r0, #1
 8001804:	617b      	str	r3, [r7, #20]
 8001806:	4603      	mov	r3, r0
 8001808:	4619      	mov	r1, r3
 800180a:	f04f 0200 	mov.w	r2, #0
 800180e:	f04f 0300 	mov.w	r3, #0
 8001812:	f04f 0400 	mov.w	r4, #0
 8001816:	0194      	lsls	r4, r2, #6
 8001818:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800181c:	018b      	lsls	r3, r1, #6
 800181e:	4603      	mov	r3, r0
 8001820:	4619      	mov	r1, r3
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	f04f 0300 	mov.w	r3, #0
 800182a:	f04f 0400 	mov.w	r4, #0
 800182e:	0194      	lsls	r4, r2, #6
 8001830:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001834:	018b      	lsls	r3, r1, #6
 8001836:	4603      	mov	r3, r0
 8001838:	00db      	lsls	r3, r3, #3
 800183a:	3307      	adds	r3, #7
 800183c:	3307      	adds	r3, #7
 800183e:	08db      	lsrs	r3, r3, #3
 8001840:	00db      	lsls	r3, r3, #3
 8001842:	ebad 0d03 	sub.w	sp, sp, r3
 8001846:	466b      	mov	r3, sp
 8001848:	3307      	adds	r3, #7
 800184a:	08db      	lsrs	r3, r3, #3
 800184c:	00db      	lsls	r3, r3, #3
 800184e:	613b      	str	r3, [r7, #16]
	dct_test(coeffs, epoch_data, number_of_samples);
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	69ba      	ldr	r2, [r7, #24]
 8001854:	4927      	ldr	r1, [pc, #156]	; (80018f4 <process_sample+0x150>)
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff ff60 	bl	800171c <dct_test>
#ifdef PRINTING_COEFFS
	//This is just printing
	for (int i = 0; i < number_of_samples; i++) {
 800185c:	2300      	movs	r3, #0
 800185e:	627b      	str	r3, [r7, #36]	; 0x24
 8001860:	e039      	b.n	80018d6 <process_sample+0x132>
		coeffs[i] *= 100;
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	4413      	add	r3, r2
 800186a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800186e:	f04f 0200 	mov.w	r2, #0
 8001872:	4b22      	ldr	r3, [pc, #136]	; (80018fc <process_sample+0x158>)
 8001874:	f7fe feb8 	bl	80005e8 <__aeabi_dmul>
 8001878:	4603      	mov	r3, r0
 800187a:	460c      	mov	r4, r1
 800187c:	6939      	ldr	r1, [r7, #16]
 800187e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001880:	00d2      	lsls	r2, r2, #3
 8001882:	440a      	add	r2, r1
 8001884:	e9c2 3400 	strd	r3, r4, [r2]
		char data_string[CHARS_PER_SAMPLE] = {0};
 8001888:	463b      	mov	r3, r7
 800188a:	2200      	movs	r2, #0
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	605a      	str	r2, [r3, #4]
 8001890:	f8c3 2007 	str.w	r2, [r3, #7]
		snprintf(data_string,  CHARS_PER_SAMPLE, "%010ld", (long)coeffs[i]);
 8001894:	693a      	ldr	r2, [r7, #16]
 8001896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001898:	00db      	lsls	r3, r3, #3
 800189a:	4413      	add	r3, r2
 800189c:	e9d3 3400 	ldrd	r3, r4, [r3]
 80018a0:	4618      	mov	r0, r3
 80018a2:	4621      	mov	r1, r4
 80018a4:	f7ff f950 	bl	8000b48 <__aeabi_d2iz>
 80018a8:	4603      	mov	r3, r0
 80018aa:	4638      	mov	r0, r7
 80018ac:	4a14      	ldr	r2, [pc, #80]	; (8001900 <process_sample+0x15c>)
 80018ae:	210b      	movs	r1, #11
 80018b0:	f002 fd78 	bl	80043a4 <sniprintf>
		HAL_UART_Transmit(&huart4, data_string, CHARS_PER_SAMPLE, 0xFFFF);
 80018b4:	4639      	mov	r1, r7
 80018b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018ba:	220b      	movs	r2, #11
 80018bc:	480e      	ldr	r0, [pc, #56]	; (80018f8 <process_sample+0x154>)
 80018be:	f001 fd74 	bl	80033aa <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart4, "\n\r", 3, 0xFFFF);
 80018c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018c6:	2203      	movs	r2, #3
 80018c8:	490e      	ldr	r1, [pc, #56]	; (8001904 <process_sample+0x160>)
 80018ca:	480b      	ldr	r0, [pc, #44]	; (80018f8 <process_sample+0x154>)
 80018cc:	f001 fd6d 	bl	80033aa <HAL_UART_Transmit>
	for (int i = 0; i < number_of_samples; i++) {
 80018d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d2:	3301      	adds	r3, #1
 80018d4:	627b      	str	r3, [r7, #36]	; 0x24
 80018d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018d8:	69bb      	ldr	r3, [r7, #24]
 80018da:	429a      	cmp	r2, r3
 80018dc:	dbc1      	blt.n	8001862 <process_sample+0xbe>
	}
#endif

	//Garbage Collection
	free(coeffs);
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f002 fc97 	bl	8004214 <free>
 80018e6:	46ad      	mov	sp, r5
}
 80018e8:	bf00      	nop
 80018ea:	3728      	adds	r7, #40	; 0x28
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bdb0      	pop	{r4, r5, r7, pc}
 80018f0:	200001fc 	.word	0x200001fc
 80018f4:	200002ac 	.word	0x200002ac
 80018f8:	2000035c 	.word	0x2000035c
 80018fc:	40590000 	.word	0x40590000
 8001900:	08005f78 	.word	0x08005f78
 8001904:	08005f80 	.word	0x08005f80

08001908 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800190c:	f000 fa76 	bl	8001dfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001910:	f000 f810 	bl	8001934 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001914:	f000 f8c2 	bl	8001a9c <MX_GPIO_Init>
  MX_DMA_Init();
 8001918:	f000 f8a0 	bl	8001a5c <MX_DMA_Init>
  MX_UART4_Init();
 800191c:	f000 f874 	bl	8001a08 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart4, RX_data, EPOCH_LENGTH_SAMPLES * CHARS_PER_SAMPLE);
 8001920:	22b0      	movs	r2, #176	; 0xb0
 8001922:	4902      	ldr	r1, [pc, #8]	; (800192c <main+0x24>)
 8001924:	4802      	ldr	r0, [pc, #8]	; (8001930 <main+0x28>)
 8001926:	f001 fdd9 	bl	80034dc <HAL_UART_Receive_IT>
 
 

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800192a:	e7fe      	b.n	800192a <main+0x22>
 800192c:	200001fc 	.word	0x200001fc
 8001930:	2000035c 	.word	0x2000035c

08001934 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b094      	sub	sp, #80	; 0x50
 8001938:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800193a:	f107 0320 	add.w	r3, r7, #32
 800193e:	2230      	movs	r2, #48	; 0x30
 8001940:	2100      	movs	r1, #0
 8001942:	4618      	mov	r0, r3
 8001944:	f002 fc6e 	bl	8004224 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001948:	f107 030c 	add.w	r3, r7, #12
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001958:	2300      	movs	r3, #0
 800195a:	60bb      	str	r3, [r7, #8]
 800195c:	4b28      	ldr	r3, [pc, #160]	; (8001a00 <SystemClock_Config+0xcc>)
 800195e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001960:	4a27      	ldr	r2, [pc, #156]	; (8001a00 <SystemClock_Config+0xcc>)
 8001962:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001966:	6413      	str	r3, [r2, #64]	; 0x40
 8001968:	4b25      	ldr	r3, [pc, #148]	; (8001a00 <SystemClock_Config+0xcc>)
 800196a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001970:	60bb      	str	r3, [r7, #8]
 8001972:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001974:	2300      	movs	r3, #0
 8001976:	607b      	str	r3, [r7, #4]
 8001978:	4b22      	ldr	r3, [pc, #136]	; (8001a04 <SystemClock_Config+0xd0>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a21      	ldr	r2, [pc, #132]	; (8001a04 <SystemClock_Config+0xd0>)
 800197e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001982:	6013      	str	r3, [r2, #0]
 8001984:	4b1f      	ldr	r3, [pc, #124]	; (8001a04 <SystemClock_Config+0xd0>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800198c:	607b      	str	r3, [r7, #4]
 800198e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001990:	2301      	movs	r3, #1
 8001992:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001994:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001998:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800199a:	2302      	movs	r3, #2
 800199c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800199e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80019a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80019a4:	2304      	movs	r3, #4
 80019a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80019a8:	23a8      	movs	r3, #168	; 0xa8
 80019aa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019ac:	2302      	movs	r3, #2
 80019ae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80019b0:	2304      	movs	r3, #4
 80019b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019b4:	f107 0320 	add.w	r3, r7, #32
 80019b8:	4618      	mov	r0, r3
 80019ba:	f001 f847 	bl	8002a4c <HAL_RCC_OscConfig>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80019c4:	f000 f8a0 	bl	8001b08 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019c8:	230f      	movs	r3, #15
 80019ca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019cc:	2302      	movs	r3, #2
 80019ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80019d4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80019d8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80019da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019de:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80019e0:	f107 030c 	add.w	r3, r7, #12
 80019e4:	2105      	movs	r1, #5
 80019e6:	4618      	mov	r0, r3
 80019e8:	f001 faa0 	bl	8002f2c <HAL_RCC_ClockConfig>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80019f2:	f000 f889 	bl	8001b08 <Error_Handler>
  }
}
 80019f6:	bf00      	nop
 80019f8:	3750      	adds	r7, #80	; 0x50
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40023800 	.word	0x40023800
 8001a04:	40007000 	.word	0x40007000

08001a08 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001a0c:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <MX_UART4_Init+0x4c>)
 8001a0e:	4a12      	ldr	r2, [pc, #72]	; (8001a58 <MX_UART4_Init+0x50>)
 8001a10:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 38400;
 8001a12:	4b10      	ldr	r3, [pc, #64]	; (8001a54 <MX_UART4_Init+0x4c>)
 8001a14:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001a18:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001a1a:	4b0e      	ldr	r3, [pc, #56]	; (8001a54 <MX_UART4_Init+0x4c>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001a20:	4b0c      	ldr	r3, [pc, #48]	; (8001a54 <MX_UART4_Init+0x4c>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001a26:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <MX_UART4_Init+0x4c>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001a2c:	4b09      	ldr	r3, [pc, #36]	; (8001a54 <MX_UART4_Init+0x4c>)
 8001a2e:	220c      	movs	r2, #12
 8001a30:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a32:	4b08      	ldr	r3, [pc, #32]	; (8001a54 <MX_UART4_Init+0x4c>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a38:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <MX_UART4_Init+0x4c>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001a3e:	4805      	ldr	r0, [pc, #20]	; (8001a54 <MX_UART4_Init+0x4c>)
 8001a40:	f001 fc66 	bl	8003310 <HAL_UART_Init>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001a4a:	f000 f85d 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001a4e:	bf00      	nop
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	2000035c 	.word	0x2000035c
 8001a58:	40004c00 	.word	0x40004c00

08001a5c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	607b      	str	r3, [r7, #4]
 8001a66:	4b0c      	ldr	r3, [pc, #48]	; (8001a98 <MX_DMA_Init+0x3c>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	4a0b      	ldr	r2, [pc, #44]	; (8001a98 <MX_DMA_Init+0x3c>)
 8001a6c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a70:	6313      	str	r3, [r2, #48]	; 0x30
 8001a72:	4b09      	ldr	r3, [pc, #36]	; (8001a98 <MX_DMA_Init+0x3c>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a7a:	607b      	str	r3, [r7, #4]
 8001a7c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2100      	movs	r1, #0
 8001a82:	200d      	movs	r0, #13
 8001a84:	f000 fb07 	bl	8002096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001a88:	200d      	movs	r0, #13
 8001a8a:	f000 fb20 	bl	80020ce <HAL_NVIC_EnableIRQ>

}
 8001a8e:	bf00      	nop
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40023800 	.word	0x40023800

08001a9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	4b17      	ldr	r3, [pc, #92]	; (8001b04 <MX_GPIO_Init+0x68>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aaa:	4a16      	ldr	r2, [pc, #88]	; (8001b04 <MX_GPIO_Init+0x68>)
 8001aac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ab2:	4b14      	ldr	r3, [pc, #80]	; (8001b04 <MX_GPIO_Init+0x68>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60bb      	str	r3, [r7, #8]
 8001ac2:	4b10      	ldr	r3, [pc, #64]	; (8001b04 <MX_GPIO_Init+0x68>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac6:	4a0f      	ldr	r2, [pc, #60]	; (8001b04 <MX_GPIO_Init+0x68>)
 8001ac8:	f043 0301 	orr.w	r3, r3, #1
 8001acc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ace:	4b0d      	ldr	r3, [pc, #52]	; (8001b04 <MX_GPIO_Init+0x68>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	60bb      	str	r3, [r7, #8]
 8001ad8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	607b      	str	r3, [r7, #4]
 8001ade:	4b09      	ldr	r3, [pc, #36]	; (8001b04 <MX_GPIO_Init+0x68>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae2:	4a08      	ldr	r2, [pc, #32]	; (8001b04 <MX_GPIO_Init+0x68>)
 8001ae4:	f043 0304 	orr.w	r3, r3, #4
 8001ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aea:	4b06      	ldr	r3, [pc, #24]	; (8001b04 <MX_GPIO_Init+0x68>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aee:	f003 0304 	and.w	r3, r3, #4
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]

}
 8001af6:	bf00      	nop
 8001af8:	3714      	adds	r7, #20
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	40023800 	.word	0x40023800

08001b08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001b0c:	bf00      	nop
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
	...

08001b18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	607b      	str	r3, [r7, #4]
 8001b22:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b26:	4a0f      	ldr	r2, [pc, #60]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b2e:	4b0d      	ldr	r3, [pc, #52]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b36:	607b      	str	r3, [r7, #4]
 8001b38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	603b      	str	r3, [r7, #0]
 8001b3e:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b42:	4a08      	ldr	r2, [pc, #32]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b48:	6413      	str	r3, [r2, #64]	; 0x40
 8001b4a:	4b06      	ldr	r3, [pc, #24]	; (8001b64 <HAL_MspInit+0x4c>)
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b52:	603b      	str	r3, [r7, #0]
 8001b54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b56:	bf00      	nop
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	40023800 	.word	0x40023800

08001b68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08a      	sub	sp, #40	; 0x28
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	f107 0314 	add.w	r3, r7, #20
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a34      	ldr	r2, [pc, #208]	; (8001c58 <HAL_UART_MspInit+0xf0>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d162      	bne.n	8001c50 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	613b      	str	r3, [r7, #16]
 8001b8e:	4b33      	ldr	r3, [pc, #204]	; (8001c5c <HAL_UART_MspInit+0xf4>)
 8001b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b92:	4a32      	ldr	r2, [pc, #200]	; (8001c5c <HAL_UART_MspInit+0xf4>)
 8001b94:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001b98:	6413      	str	r3, [r2, #64]	; 0x40
 8001b9a:	4b30      	ldr	r3, [pc, #192]	; (8001c5c <HAL_UART_MspInit+0xf4>)
 8001b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ba2:	613b      	str	r3, [r7, #16]
 8001ba4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	60fb      	str	r3, [r7, #12]
 8001baa:	4b2c      	ldr	r3, [pc, #176]	; (8001c5c <HAL_UART_MspInit+0xf4>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bae:	4a2b      	ldr	r2, [pc, #172]	; (8001c5c <HAL_UART_MspInit+0xf4>)
 8001bb0:	f043 0304 	orr.w	r3, r3, #4
 8001bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bb6:	4b29      	ldr	r3, [pc, #164]	; (8001c5c <HAL_UART_MspInit+0xf4>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bba:	f003 0304 	and.w	r3, r3, #4
 8001bbe:	60fb      	str	r3, [r7, #12]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration    
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001bc2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001bc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001bd4:	2308      	movs	r3, #8
 8001bd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bd8:	f107 0314 	add.w	r3, r7, #20
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4820      	ldr	r0, [pc, #128]	; (8001c60 <HAL_UART_MspInit+0xf8>)
 8001be0:	f000 fd9a 	bl	8002718 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8001be4:	4b1f      	ldr	r3, [pc, #124]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001be6:	4a20      	ldr	r2, [pc, #128]	; (8001c68 <HAL_UART_MspInit+0x100>)
 8001be8:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8001bea:	4b1e      	ldr	r3, [pc, #120]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001bec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001bf0:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001bf2:	4b1c      	ldr	r3, [pc, #112]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bf8:	4b1a      	ldr	r3, [pc, #104]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001bfe:	4b19      	ldr	r3, [pc, #100]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001c00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c04:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c06:	4b17      	ldr	r3, [pc, #92]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c0c:	4b15      	ldr	r3, [pc, #84]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8001c12:	4b14      	ldr	r3, [pc, #80]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c18:	4b12      	ldr	r3, [pc, #72]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c1e:	4b11      	ldr	r3, [pc, #68]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001c24:	480f      	ldr	r0, [pc, #60]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001c26:	f000 fa6d 	bl	8002104 <HAL_DMA_Init>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001c30:	f7ff ff6a 	bl	8001b08 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a0b      	ldr	r2, [pc, #44]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001c38:	635a      	str	r2, [r3, #52]	; 0x34
 8001c3a:	4a0a      	ldr	r2, [pc, #40]	; (8001c64 <HAL_UART_MspInit+0xfc>)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8001c40:	2200      	movs	r2, #0
 8001c42:	2100      	movs	r1, #0
 8001c44:	2034      	movs	r0, #52	; 0x34
 8001c46:	f000 fa26 	bl	8002096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001c4a:	2034      	movs	r0, #52	; 0x34
 8001c4c:	f000 fa3f 	bl	80020ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8001c50:	bf00      	nop
 8001c52:	3728      	adds	r7, #40	; 0x28
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	40004c00 	.word	0x40004c00
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	40020800 	.word	0x40020800
 8001c64:	200002fc 	.word	0x200002fc
 8001c68:	40026040 	.word	0x40026040

08001c6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c70:	bf00      	nop
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c7e:	e7fe      	b.n	8001c7e <HardFault_Handler+0x4>

08001c80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c84:	e7fe      	b.n	8001c84 <MemManage_Handler+0x4>

08001c86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c86:	b480      	push	{r7}
 8001c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c8a:	e7fe      	b.n	8001c8a <BusFault_Handler+0x4>

08001c8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c90:	e7fe      	b.n	8001c90 <UsageFault_Handler+0x4>

08001c92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c92:	b480      	push	{r7}
 8001c94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ca4:	bf00      	nop
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cc0:	f000 f8ee 	bl	8001ea0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001ccc:	4802      	ldr	r0, [pc, #8]	; (8001cd8 <DMA1_Stream2_IRQHandler+0x10>)
 8001cce:	f000 fae9 	bl	80022a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	200002fc 	.word	0x200002fc

08001cdc <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001ce0:	4802      	ldr	r0, [pc, #8]	; (8001cec <UART4_IRQHandler+0x10>)
 8001ce2:	f001 fc51 	bl	8003588 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	2000035c 	.word	0x2000035c

08001cf0 <_kill>:
{
	return 1;
}

int _kill(int pid, int sig)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001cfa:	f002 fa45 	bl	8004188 <__errno>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	2316      	movs	r3, #22
 8001d02:	6013      	str	r3, [r2, #0]
	return -1;
 8001d04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3708      	adds	r7, #8
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <_exit>:

void _exit (int status)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d18:	f04f 31ff 	mov.w	r1, #4294967295
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f7ff ffe7 	bl	8001cf0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d22:	e7fe      	b.n	8001d22 <_exit+0x12>

08001d24 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001d2c:	4b11      	ldr	r3, [pc, #68]	; (8001d74 <_sbrk+0x50>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d102      	bne.n	8001d3a <_sbrk+0x16>
		heap_end = &end;
 8001d34:	4b0f      	ldr	r3, [pc, #60]	; (8001d74 <_sbrk+0x50>)
 8001d36:	4a10      	ldr	r2, [pc, #64]	; (8001d78 <_sbrk+0x54>)
 8001d38:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001d3a:	4b0e      	ldr	r3, [pc, #56]	; (8001d74 <_sbrk+0x50>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001d40:	4b0c      	ldr	r3, [pc, #48]	; (8001d74 <_sbrk+0x50>)
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4413      	add	r3, r2
 8001d48:	466a      	mov	r2, sp
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d907      	bls.n	8001d5e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001d4e:	f002 fa1b 	bl	8004188 <__errno>
 8001d52:	4602      	mov	r2, r0
 8001d54:	230c      	movs	r3, #12
 8001d56:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001d58:	f04f 33ff 	mov.w	r3, #4294967295
 8001d5c:	e006      	b.n	8001d6c <_sbrk+0x48>
	}

	heap_end += incr;
 8001d5e:	4b05      	ldr	r3, [pc, #20]	; (8001d74 <_sbrk+0x50>)
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4413      	add	r3, r2
 8001d66:	4a03      	ldr	r2, [pc, #12]	; (8001d74 <_sbrk+0x50>)
 8001d68:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3710      	adds	r7, #16
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	200002f0 	.word	0x200002f0
 8001d78:	200003a8 	.word	0x200003a8

08001d7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d80:	4b08      	ldr	r3, [pc, #32]	; (8001da4 <SystemInit+0x28>)
 8001d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d86:	4a07      	ldr	r2, [pc, #28]	; (8001da4 <SystemInit+0x28>)
 8001d88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d90:	4b04      	ldr	r3, [pc, #16]	; (8001da4 <SystemInit+0x28>)
 8001d92:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d96:	609a      	str	r2, [r3, #8]
#endif
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	e000ed00 	.word	0xe000ed00

08001da8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001da8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001de0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001dac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001dae:	e003      	b.n	8001db8 <LoopCopyDataInit>

08001db0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001db0:	4b0c      	ldr	r3, [pc, #48]	; (8001de4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001db2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001db4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001db6:	3104      	adds	r1, #4

08001db8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001db8:	480b      	ldr	r0, [pc, #44]	; (8001de8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001dba:	4b0c      	ldr	r3, [pc, #48]	; (8001dec <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001dbc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001dbe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001dc0:	d3f6      	bcc.n	8001db0 <CopyDataInit>
  ldr  r2, =_sbss
 8001dc2:	4a0b      	ldr	r2, [pc, #44]	; (8001df0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001dc4:	e002      	b.n	8001dcc <LoopFillZerobss>

08001dc6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001dc6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001dc8:	f842 3b04 	str.w	r3, [r2], #4

08001dcc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001dcc:	4b09      	ldr	r3, [pc, #36]	; (8001df4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001dce:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001dd0:	d3f9      	bcc.n	8001dc6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001dd2:	f7ff ffd3 	bl	8001d7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dd6:	f002 f9f1 	bl	80041bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dda:	f7ff fd95 	bl	8001908 <main>
  bx  lr    
 8001dde:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001de0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001de4:	080062d8 	.word	0x080062d8
  ldr  r0, =_sdata
 8001de8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001dec:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8001df0:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8001df4:	200003a4 	.word	0x200003a4

08001df8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001df8:	e7fe      	b.n	8001df8 <ADC_IRQHandler>
	...

08001dfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e00:	4b0e      	ldr	r3, [pc, #56]	; (8001e3c <HAL_Init+0x40>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a0d      	ldr	r2, [pc, #52]	; (8001e3c <HAL_Init+0x40>)
 8001e06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e0c:	4b0b      	ldr	r3, [pc, #44]	; (8001e3c <HAL_Init+0x40>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a0a      	ldr	r2, [pc, #40]	; (8001e3c <HAL_Init+0x40>)
 8001e12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e18:	4b08      	ldr	r3, [pc, #32]	; (8001e3c <HAL_Init+0x40>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a07      	ldr	r2, [pc, #28]	; (8001e3c <HAL_Init+0x40>)
 8001e1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e24:	2003      	movs	r0, #3
 8001e26:	f000 f92b 	bl	8002080 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e2a:	2000      	movs	r0, #0
 8001e2c:	f000 f808 	bl	8001e40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e30:	f7ff fe72 	bl	8001b18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40023c00 	.word	0x40023c00

08001e40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e48:	4b12      	ldr	r3, [pc, #72]	; (8001e94 <HAL_InitTick+0x54>)
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	4b12      	ldr	r3, [pc, #72]	; (8001e98 <HAL_InitTick+0x58>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	4619      	mov	r1, r3
 8001e52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e56:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f000 f943 	bl	80020ea <HAL_SYSTICK_Config>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e00e      	b.n	8001e8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2b0f      	cmp	r3, #15
 8001e72:	d80a      	bhi.n	8001e8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e74:	2200      	movs	r2, #0
 8001e76:	6879      	ldr	r1, [r7, #4]
 8001e78:	f04f 30ff 	mov.w	r0, #4294967295
 8001e7c:	f000 f90b 	bl	8002096 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e80:	4a06      	ldr	r2, [pc, #24]	; (8001e9c <HAL_InitTick+0x5c>)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
 8001e88:	e000      	b.n	8001e8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3708      	adds	r7, #8
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20000000 	.word	0x20000000
 8001e98:	20000008 	.word	0x20000008
 8001e9c:	20000004 	.word	0x20000004

08001ea0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ea4:	4b06      	ldr	r3, [pc, #24]	; (8001ec0 <HAL_IncTick+0x20>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	4b06      	ldr	r3, [pc, #24]	; (8001ec4 <HAL_IncTick+0x24>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4413      	add	r3, r2
 8001eb0:	4a04      	ldr	r2, [pc, #16]	; (8001ec4 <HAL_IncTick+0x24>)
 8001eb2:	6013      	str	r3, [r2, #0]
}
 8001eb4:	bf00      	nop
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	20000008 	.word	0x20000008
 8001ec4:	2000039c 	.word	0x2000039c

08001ec8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  return uwTick;
 8001ecc:	4b03      	ldr	r3, [pc, #12]	; (8001edc <HAL_GetTick+0x14>)
 8001ece:	681b      	ldr	r3, [r3, #0]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	2000039c 	.word	0x2000039c

08001ee0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f003 0307 	and.w	r3, r3, #7
 8001eee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ef0:	4b0c      	ldr	r3, [pc, #48]	; (8001f24 <__NVIC_SetPriorityGrouping+0x44>)
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ef6:	68ba      	ldr	r2, [r7, #8]
 8001ef8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001efc:	4013      	ands	r3, r2
 8001efe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f12:	4a04      	ldr	r2, [pc, #16]	; (8001f24 <__NVIC_SetPriorityGrouping+0x44>)
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	60d3      	str	r3, [r2, #12]
}
 8001f18:	bf00      	nop
 8001f1a:	3714      	adds	r7, #20
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr
 8001f24:	e000ed00 	.word	0xe000ed00

08001f28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f2c:	4b04      	ldr	r3, [pc, #16]	; (8001f40 <__NVIC_GetPriorityGrouping+0x18>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	0a1b      	lsrs	r3, r3, #8
 8001f32:	f003 0307 	and.w	r3, r3, #7
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr
 8001f40:	e000ed00 	.word	0xe000ed00

08001f44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	db0b      	blt.n	8001f6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	f003 021f 	and.w	r2, r3, #31
 8001f5c:	4907      	ldr	r1, [pc, #28]	; (8001f7c <__NVIC_EnableIRQ+0x38>)
 8001f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f62:	095b      	lsrs	r3, r3, #5
 8001f64:	2001      	movs	r0, #1
 8001f66:	fa00 f202 	lsl.w	r2, r0, r2
 8001f6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f6e:	bf00      	nop
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	e000e100 	.word	0xe000e100

08001f80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	4603      	mov	r3, r0
 8001f88:	6039      	str	r1, [r7, #0]
 8001f8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	db0a      	blt.n	8001faa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	b2da      	uxtb	r2, r3
 8001f98:	490c      	ldr	r1, [pc, #48]	; (8001fcc <__NVIC_SetPriority+0x4c>)
 8001f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9e:	0112      	lsls	r2, r2, #4
 8001fa0:	b2d2      	uxtb	r2, r2
 8001fa2:	440b      	add	r3, r1
 8001fa4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fa8:	e00a      	b.n	8001fc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	b2da      	uxtb	r2, r3
 8001fae:	4908      	ldr	r1, [pc, #32]	; (8001fd0 <__NVIC_SetPriority+0x50>)
 8001fb0:	79fb      	ldrb	r3, [r7, #7]
 8001fb2:	f003 030f 	and.w	r3, r3, #15
 8001fb6:	3b04      	subs	r3, #4
 8001fb8:	0112      	lsls	r2, r2, #4
 8001fba:	b2d2      	uxtb	r2, r2
 8001fbc:	440b      	add	r3, r1
 8001fbe:	761a      	strb	r2, [r3, #24]
}
 8001fc0:	bf00      	nop
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr
 8001fcc:	e000e100 	.word	0xe000e100
 8001fd0:	e000ed00 	.word	0xe000ed00

08001fd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b089      	sub	sp, #36	; 0x24
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	60f8      	str	r0, [r7, #12]
 8001fdc:	60b9      	str	r1, [r7, #8]
 8001fde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f003 0307 	and.w	r3, r3, #7
 8001fe6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fe8:	69fb      	ldr	r3, [r7, #28]
 8001fea:	f1c3 0307 	rsb	r3, r3, #7
 8001fee:	2b04      	cmp	r3, #4
 8001ff0:	bf28      	it	cs
 8001ff2:	2304      	movcs	r3, #4
 8001ff4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	3304      	adds	r3, #4
 8001ffa:	2b06      	cmp	r3, #6
 8001ffc:	d902      	bls.n	8002004 <NVIC_EncodePriority+0x30>
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	3b03      	subs	r3, #3
 8002002:	e000      	b.n	8002006 <NVIC_EncodePriority+0x32>
 8002004:	2300      	movs	r3, #0
 8002006:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002008:	f04f 32ff 	mov.w	r2, #4294967295
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	43da      	mvns	r2, r3
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	401a      	ands	r2, r3
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800201c:	f04f 31ff 	mov.w	r1, #4294967295
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	fa01 f303 	lsl.w	r3, r1, r3
 8002026:	43d9      	mvns	r1, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800202c:	4313      	orrs	r3, r2
         );
}
 800202e:	4618      	mov	r0, r3
 8002030:	3724      	adds	r7, #36	; 0x24
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
	...

0800203c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	3b01      	subs	r3, #1
 8002048:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800204c:	d301      	bcc.n	8002052 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800204e:	2301      	movs	r3, #1
 8002050:	e00f      	b.n	8002072 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002052:	4a0a      	ldr	r2, [pc, #40]	; (800207c <SysTick_Config+0x40>)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	3b01      	subs	r3, #1
 8002058:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800205a:	210f      	movs	r1, #15
 800205c:	f04f 30ff 	mov.w	r0, #4294967295
 8002060:	f7ff ff8e 	bl	8001f80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002064:	4b05      	ldr	r3, [pc, #20]	; (800207c <SysTick_Config+0x40>)
 8002066:	2200      	movs	r2, #0
 8002068:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800206a:	4b04      	ldr	r3, [pc, #16]	; (800207c <SysTick_Config+0x40>)
 800206c:	2207      	movs	r2, #7
 800206e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002070:	2300      	movs	r3, #0
}
 8002072:	4618      	mov	r0, r3
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	e000e010 	.word	0xe000e010

08002080 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f7ff ff29 	bl	8001ee0 <__NVIC_SetPriorityGrouping>
}
 800208e:	bf00      	nop
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}

08002096 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002096:	b580      	push	{r7, lr}
 8002098:	b086      	sub	sp, #24
 800209a:	af00      	add	r7, sp, #0
 800209c:	4603      	mov	r3, r0
 800209e:	60b9      	str	r1, [r7, #8]
 80020a0:	607a      	str	r2, [r7, #4]
 80020a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020a4:	2300      	movs	r3, #0
 80020a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020a8:	f7ff ff3e 	bl	8001f28 <__NVIC_GetPriorityGrouping>
 80020ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	68b9      	ldr	r1, [r7, #8]
 80020b2:	6978      	ldr	r0, [r7, #20]
 80020b4:	f7ff ff8e 	bl	8001fd4 <NVIC_EncodePriority>
 80020b8:	4602      	mov	r2, r0
 80020ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020be:	4611      	mov	r1, r2
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff ff5d 	bl	8001f80 <__NVIC_SetPriority>
}
 80020c6:	bf00      	nop
 80020c8:	3718      	adds	r7, #24
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b082      	sub	sp, #8
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	4603      	mov	r3, r0
 80020d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020dc:	4618      	mov	r0, r3
 80020de:	f7ff ff31 	bl	8001f44 <__NVIC_EnableIRQ>
}
 80020e2:	bf00      	nop
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}

080020ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b082      	sub	sp, #8
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f7ff ffa2 	bl	800203c <SysTick_Config>
 80020f8:	4603      	mov	r3, r0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
	...

08002104 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b086      	sub	sp, #24
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800210c:	2300      	movs	r3, #0
 800210e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002110:	f7ff feda 	bl	8001ec8 <HAL_GetTick>
 8002114:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d101      	bne.n	8002120 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	e099      	b.n	8002254 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2202      	movs	r2, #2
 800212c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f022 0201 	bic.w	r2, r2, #1
 800213e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002140:	e00f      	b.n	8002162 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002142:	f7ff fec1 	bl	8001ec8 <HAL_GetTick>
 8002146:	4602      	mov	r2, r0
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	2b05      	cmp	r3, #5
 800214e:	d908      	bls.n	8002162 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2220      	movs	r2, #32
 8002154:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2203      	movs	r2, #3
 800215a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800215e:	2303      	movs	r3, #3
 8002160:	e078      	b.n	8002254 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	2b00      	cmp	r3, #0
 800216e:	d1e8      	bne.n	8002142 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002178:	697a      	ldr	r2, [r7, #20]
 800217a:	4b38      	ldr	r3, [pc, #224]	; (800225c <HAL_DMA_Init+0x158>)
 800217c:	4013      	ands	r3, r2
 800217e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685a      	ldr	r2, [r3, #4]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800218e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	691b      	ldr	r3, [r3, #16]
 8002194:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800219a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	699b      	ldr	r3, [r3, #24]
 80021a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6a1b      	ldr	r3, [r3, #32]
 80021ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021ae:	697a      	ldr	r2, [r7, #20]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b8:	2b04      	cmp	r3, #4
 80021ba:	d107      	bne.n	80021cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c4:	4313      	orrs	r3, r2
 80021c6:	697a      	ldr	r2, [r7, #20]
 80021c8:	4313      	orrs	r3, r2
 80021ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	697a      	ldr	r2, [r7, #20]
 80021d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	695b      	ldr	r3, [r3, #20]
 80021da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	f023 0307 	bic.w	r3, r3, #7
 80021e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e8:	697a      	ldr	r2, [r7, #20]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f2:	2b04      	cmp	r3, #4
 80021f4:	d117      	bne.n	8002226 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fa:	697a      	ldr	r2, [r7, #20]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002204:	2b00      	cmp	r3, #0
 8002206:	d00e      	beq.n	8002226 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f000 fa0b 	bl	8002624 <DMA_CheckFifoParam>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d008      	beq.n	8002226 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2240      	movs	r2, #64	; 0x40
 8002218:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2201      	movs	r2, #1
 800221e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002222:	2301      	movs	r3, #1
 8002224:	e016      	b.n	8002254 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	697a      	ldr	r2, [r7, #20]
 800222c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f000 f9c2 	bl	80025b8 <DMA_CalcBaseAndBitshift>
 8002234:	4603      	mov	r3, r0
 8002236:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800223c:	223f      	movs	r2, #63	; 0x3f
 800223e:	409a      	lsls	r2, r3
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2201      	movs	r2, #1
 800224e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	3718      	adds	r7, #24
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	f010803f 	.word	0xf010803f

08002260 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800226e:	b2db      	uxtb	r3, r3
 8002270:	2b02      	cmp	r3, #2
 8002272:	d004      	beq.n	800227e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2280      	movs	r2, #128	; 0x80
 8002278:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e00c      	b.n	8002298 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2205      	movs	r2, #5
 8002282:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f022 0201 	bic.w	r2, r2, #1
 8002294:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b086      	sub	sp, #24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80022ac:	2300      	movs	r3, #0
 80022ae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80022b0:	4b92      	ldr	r3, [pc, #584]	; (80024fc <HAL_DMA_IRQHandler+0x258>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a92      	ldr	r2, [pc, #584]	; (8002500 <HAL_DMA_IRQHandler+0x25c>)
 80022b6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ba:	0a9b      	lsrs	r3, r3, #10
 80022bc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ce:	2208      	movs	r2, #8
 80022d0:	409a      	lsls	r2, r3
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	4013      	ands	r3, r2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d01a      	beq.n	8002310 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0304 	and.w	r3, r3, #4
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d013      	beq.n	8002310 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f022 0204 	bic.w	r2, r2, #4
 80022f6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022fc:	2208      	movs	r2, #8
 80022fe:	409a      	lsls	r2, r3
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002308:	f043 0201 	orr.w	r2, r3, #1
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002314:	2201      	movs	r2, #1
 8002316:	409a      	lsls	r2, r3
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	4013      	ands	r3, r2
 800231c:	2b00      	cmp	r3, #0
 800231e:	d012      	beq.n	8002346 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	695b      	ldr	r3, [r3, #20]
 8002326:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800232a:	2b00      	cmp	r3, #0
 800232c:	d00b      	beq.n	8002346 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002332:	2201      	movs	r2, #1
 8002334:	409a      	lsls	r2, r3
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800233e:	f043 0202 	orr.w	r2, r3, #2
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800234a:	2204      	movs	r2, #4
 800234c:	409a      	lsls	r2, r3
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	4013      	ands	r3, r2
 8002352:	2b00      	cmp	r3, #0
 8002354:	d012      	beq.n	800237c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d00b      	beq.n	800237c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002368:	2204      	movs	r2, #4
 800236a:	409a      	lsls	r2, r3
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002374:	f043 0204 	orr.w	r2, r3, #4
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002380:	2210      	movs	r2, #16
 8002382:	409a      	lsls	r2, r3
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	4013      	ands	r3, r2
 8002388:	2b00      	cmp	r3, #0
 800238a:	d043      	beq.n	8002414 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0308 	and.w	r3, r3, #8
 8002396:	2b00      	cmp	r3, #0
 8002398:	d03c      	beq.n	8002414 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800239e:	2210      	movs	r2, #16
 80023a0:	409a      	lsls	r2, r3
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d018      	beq.n	80023e6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d108      	bne.n	80023d4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d024      	beq.n	8002414 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	4798      	blx	r3
 80023d2:	e01f      	b.n	8002414 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d01b      	beq.n	8002414 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	4798      	blx	r3
 80023e4:	e016      	b.n	8002414 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d107      	bne.n	8002404 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f022 0208 	bic.w	r2, r2, #8
 8002402:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002408:	2b00      	cmp	r3, #0
 800240a:	d003      	beq.n	8002414 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002418:	2220      	movs	r2, #32
 800241a:	409a      	lsls	r2, r3
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	4013      	ands	r3, r2
 8002420:	2b00      	cmp	r3, #0
 8002422:	f000 808e 	beq.w	8002542 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0310 	and.w	r3, r3, #16
 8002430:	2b00      	cmp	r3, #0
 8002432:	f000 8086 	beq.w	8002542 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800243a:	2220      	movs	r2, #32
 800243c:	409a      	lsls	r2, r3
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002448:	b2db      	uxtb	r3, r3
 800244a:	2b05      	cmp	r3, #5
 800244c:	d136      	bne.n	80024bc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f022 0216 	bic.w	r2, r2, #22
 800245c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	695a      	ldr	r2, [r3, #20]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800246c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002472:	2b00      	cmp	r3, #0
 8002474:	d103      	bne.n	800247e <HAL_DMA_IRQHandler+0x1da>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800247a:	2b00      	cmp	r3, #0
 800247c:	d007      	beq.n	800248e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f022 0208 	bic.w	r2, r2, #8
 800248c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002492:	223f      	movs	r2, #63	; 0x3f
 8002494:	409a      	lsls	r2, r3
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2201      	movs	r2, #1
 80024a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d07d      	beq.n	80025ae <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	4798      	blx	r3
        }
        return;
 80024ba:	e078      	b.n	80025ae <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d01c      	beq.n	8002504 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d108      	bne.n	80024ea <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d030      	beq.n	8002542 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	4798      	blx	r3
 80024e8:	e02b      	b.n	8002542 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d027      	beq.n	8002542 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	4798      	blx	r3
 80024fa:	e022      	b.n	8002542 <HAL_DMA_IRQHandler+0x29e>
 80024fc:	20000000 	.word	0x20000000
 8002500:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800250e:	2b00      	cmp	r3, #0
 8002510:	d10f      	bne.n	8002532 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f022 0210 	bic.w	r2, r2, #16
 8002520:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2201      	movs	r2, #1
 800252e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002536:	2b00      	cmp	r3, #0
 8002538:	d003      	beq.n	8002542 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002546:	2b00      	cmp	r3, #0
 8002548:	d032      	beq.n	80025b0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	2b00      	cmp	r3, #0
 8002554:	d022      	beq.n	800259c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2205      	movs	r2, #5
 800255a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f022 0201 	bic.w	r2, r2, #1
 800256c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	3301      	adds	r3, #1
 8002572:	60bb      	str	r3, [r7, #8]
 8002574:	697a      	ldr	r2, [r7, #20]
 8002576:	429a      	cmp	r2, r3
 8002578:	d307      	bcc.n	800258a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0301 	and.w	r3, r3, #1
 8002584:	2b00      	cmp	r3, #0
 8002586:	d1f2      	bne.n	800256e <HAL_DMA_IRQHandler+0x2ca>
 8002588:	e000      	b.n	800258c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800258a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2201      	movs	r2, #1
 8002598:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d005      	beq.n	80025b0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	4798      	blx	r3
 80025ac:	e000      	b.n	80025b0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80025ae:	bf00      	nop
    }
  }
}
 80025b0:	3718      	adds	r7, #24
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop

080025b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	3b10      	subs	r3, #16
 80025c8:	4a14      	ldr	r2, [pc, #80]	; (800261c <DMA_CalcBaseAndBitshift+0x64>)
 80025ca:	fba2 2303 	umull	r2, r3, r2, r3
 80025ce:	091b      	lsrs	r3, r3, #4
 80025d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80025d2:	4a13      	ldr	r2, [pc, #76]	; (8002620 <DMA_CalcBaseAndBitshift+0x68>)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	4413      	add	r3, r2
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	461a      	mov	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2b03      	cmp	r3, #3
 80025e4:	d909      	bls.n	80025fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80025ee:	f023 0303 	bic.w	r3, r3, #3
 80025f2:	1d1a      	adds	r2, r3, #4
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	659a      	str	r2, [r3, #88]	; 0x58
 80025f8:	e007      	b.n	800260a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002602:	f023 0303 	bic.w	r3, r3, #3
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800260e:	4618      	mov	r0, r3
 8002610:	3714      	adds	r7, #20
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	aaaaaaab 	.word	0xaaaaaaab
 8002620:	08005f9c 	.word	0x08005f9c

08002624 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002624:	b480      	push	{r7}
 8002626:	b085      	sub	sp, #20
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800262c:	2300      	movs	r3, #0
 800262e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002634:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	699b      	ldr	r3, [r3, #24]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d11f      	bne.n	800267e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	2b03      	cmp	r3, #3
 8002642:	d855      	bhi.n	80026f0 <DMA_CheckFifoParam+0xcc>
 8002644:	a201      	add	r2, pc, #4	; (adr r2, 800264c <DMA_CheckFifoParam+0x28>)
 8002646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800264a:	bf00      	nop
 800264c:	0800265d 	.word	0x0800265d
 8002650:	0800266f 	.word	0x0800266f
 8002654:	0800265d 	.word	0x0800265d
 8002658:	080026f1 	.word	0x080026f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002660:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d045      	beq.n	80026f4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800266c:	e042      	b.n	80026f4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002672:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002676:	d13f      	bne.n	80026f8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800267c:	e03c      	b.n	80026f8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	699b      	ldr	r3, [r3, #24]
 8002682:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002686:	d121      	bne.n	80026cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	2b03      	cmp	r3, #3
 800268c:	d836      	bhi.n	80026fc <DMA_CheckFifoParam+0xd8>
 800268e:	a201      	add	r2, pc, #4	; (adr r2, 8002694 <DMA_CheckFifoParam+0x70>)
 8002690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002694:	080026a5 	.word	0x080026a5
 8002698:	080026ab 	.word	0x080026ab
 800269c:	080026a5 	.word	0x080026a5
 80026a0:	080026bd 	.word	0x080026bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	73fb      	strb	r3, [r7, #15]
      break;
 80026a8:	e02f      	b.n	800270a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d024      	beq.n	8002700 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026ba:	e021      	b.n	8002700 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80026c4:	d11e      	bne.n	8002704 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80026ca:	e01b      	b.n	8002704 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d902      	bls.n	80026d8 <DMA_CheckFifoParam+0xb4>
 80026d2:	2b03      	cmp	r3, #3
 80026d4:	d003      	beq.n	80026de <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80026d6:	e018      	b.n	800270a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	73fb      	strb	r3, [r7, #15]
      break;
 80026dc:	e015      	b.n	800270a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d00e      	beq.n	8002708 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	73fb      	strb	r3, [r7, #15]
      break;
 80026ee:	e00b      	b.n	8002708 <DMA_CheckFifoParam+0xe4>
      break;
 80026f0:	bf00      	nop
 80026f2:	e00a      	b.n	800270a <DMA_CheckFifoParam+0xe6>
      break;
 80026f4:	bf00      	nop
 80026f6:	e008      	b.n	800270a <DMA_CheckFifoParam+0xe6>
      break;
 80026f8:	bf00      	nop
 80026fa:	e006      	b.n	800270a <DMA_CheckFifoParam+0xe6>
      break;
 80026fc:	bf00      	nop
 80026fe:	e004      	b.n	800270a <DMA_CheckFifoParam+0xe6>
      break;
 8002700:	bf00      	nop
 8002702:	e002      	b.n	800270a <DMA_CheckFifoParam+0xe6>
      break;   
 8002704:	bf00      	nop
 8002706:	e000      	b.n	800270a <DMA_CheckFifoParam+0xe6>
      break;
 8002708:	bf00      	nop
    }
  } 
  
  return status; 
 800270a:	7bfb      	ldrb	r3, [r7, #15]
}
 800270c:	4618      	mov	r0, r3
 800270e:	3714      	adds	r7, #20
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr

08002718 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002718:	b480      	push	{r7}
 800271a:	b089      	sub	sp, #36	; 0x24
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002722:	2300      	movs	r3, #0
 8002724:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002726:	2300      	movs	r3, #0
 8002728:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800272a:	2300      	movs	r3, #0
 800272c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800272e:	2300      	movs	r3, #0
 8002730:	61fb      	str	r3, [r7, #28]
 8002732:	e16b      	b.n	8002a0c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002734:	2201      	movs	r2, #1
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	fa02 f303 	lsl.w	r3, r2, r3
 800273c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	697a      	ldr	r2, [r7, #20]
 8002744:	4013      	ands	r3, r2
 8002746:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	429a      	cmp	r2, r3
 800274e:	f040 815a 	bne.w	8002a06 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	2b01      	cmp	r3, #1
 8002758:	d00b      	beq.n	8002772 <HAL_GPIO_Init+0x5a>
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	2b02      	cmp	r3, #2
 8002760:	d007      	beq.n	8002772 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002766:	2b11      	cmp	r3, #17
 8002768:	d003      	beq.n	8002772 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	2b12      	cmp	r3, #18
 8002770:	d130      	bne.n	80027d4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	2203      	movs	r2, #3
 800277e:	fa02 f303 	lsl.w	r3, r2, r3
 8002782:	43db      	mvns	r3, r3
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	4013      	ands	r3, r2
 8002788:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	68da      	ldr	r2, [r3, #12]
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	fa02 f303 	lsl.w	r3, r2, r3
 8002796:	69ba      	ldr	r2, [r7, #24]
 8002798:	4313      	orrs	r3, r2
 800279a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027a8:	2201      	movs	r2, #1
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	43db      	mvns	r3, r3
 80027b2:	69ba      	ldr	r2, [r7, #24]
 80027b4:	4013      	ands	r3, r2
 80027b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	091b      	lsrs	r3, r3, #4
 80027be:	f003 0201 	and.w	r2, r3, #1
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	fa02 f303 	lsl.w	r3, r2, r3
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	005b      	lsls	r3, r3, #1
 80027de:	2203      	movs	r2, #3
 80027e0:	fa02 f303 	lsl.w	r3, r2, r3
 80027e4:	43db      	mvns	r3, r3
 80027e6:	69ba      	ldr	r2, [r7, #24]
 80027e8:	4013      	ands	r3, r2
 80027ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	689a      	ldr	r2, [r3, #8]
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	fa02 f303 	lsl.w	r3, r2, r3
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	2b02      	cmp	r3, #2
 800280a:	d003      	beq.n	8002814 <HAL_GPIO_Init+0xfc>
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	2b12      	cmp	r3, #18
 8002812:	d123      	bne.n	800285c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	08da      	lsrs	r2, r3, #3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	3208      	adds	r2, #8
 800281c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002820:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	f003 0307 	and.w	r3, r3, #7
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	220f      	movs	r2, #15
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	43db      	mvns	r3, r3
 8002832:	69ba      	ldr	r2, [r7, #24]
 8002834:	4013      	ands	r3, r2
 8002836:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	691a      	ldr	r2, [r3, #16]
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	f003 0307 	and.w	r3, r3, #7
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	4313      	orrs	r3, r2
 800284c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800284e:	69fb      	ldr	r3, [r7, #28]
 8002850:	08da      	lsrs	r2, r3, #3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	3208      	adds	r2, #8
 8002856:	69b9      	ldr	r1, [r7, #24]
 8002858:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	2203      	movs	r2, #3
 8002868:	fa02 f303 	lsl.w	r3, r2, r3
 800286c:	43db      	mvns	r3, r3
 800286e:	69ba      	ldr	r2, [r7, #24]
 8002870:	4013      	ands	r3, r2
 8002872:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f003 0203 	and.w	r2, r3, #3
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	005b      	lsls	r3, r3, #1
 8002880:	fa02 f303 	lsl.w	r3, r2, r3
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	4313      	orrs	r3, r2
 8002888:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002898:	2b00      	cmp	r3, #0
 800289a:	f000 80b4 	beq.w	8002a06 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800289e:	2300      	movs	r3, #0
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	4b5f      	ldr	r3, [pc, #380]	; (8002a20 <HAL_GPIO_Init+0x308>)
 80028a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a6:	4a5e      	ldr	r2, [pc, #376]	; (8002a20 <HAL_GPIO_Init+0x308>)
 80028a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028ac:	6453      	str	r3, [r2, #68]	; 0x44
 80028ae:	4b5c      	ldr	r3, [pc, #368]	; (8002a20 <HAL_GPIO_Init+0x308>)
 80028b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028b6:	60fb      	str	r3, [r7, #12]
 80028b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028ba:	4a5a      	ldr	r2, [pc, #360]	; (8002a24 <HAL_GPIO_Init+0x30c>)
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	089b      	lsrs	r3, r3, #2
 80028c0:	3302      	adds	r3, #2
 80028c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	f003 0303 	and.w	r3, r3, #3
 80028ce:	009b      	lsls	r3, r3, #2
 80028d0:	220f      	movs	r2, #15
 80028d2:	fa02 f303 	lsl.w	r3, r2, r3
 80028d6:	43db      	mvns	r3, r3
 80028d8:	69ba      	ldr	r2, [r7, #24]
 80028da:	4013      	ands	r3, r2
 80028dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a51      	ldr	r2, [pc, #324]	; (8002a28 <HAL_GPIO_Init+0x310>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d02b      	beq.n	800293e <HAL_GPIO_Init+0x226>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a50      	ldr	r2, [pc, #320]	; (8002a2c <HAL_GPIO_Init+0x314>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d025      	beq.n	800293a <HAL_GPIO_Init+0x222>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a4f      	ldr	r2, [pc, #316]	; (8002a30 <HAL_GPIO_Init+0x318>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d01f      	beq.n	8002936 <HAL_GPIO_Init+0x21e>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a4e      	ldr	r2, [pc, #312]	; (8002a34 <HAL_GPIO_Init+0x31c>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d019      	beq.n	8002932 <HAL_GPIO_Init+0x21a>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a4d      	ldr	r2, [pc, #308]	; (8002a38 <HAL_GPIO_Init+0x320>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d013      	beq.n	800292e <HAL_GPIO_Init+0x216>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a4c      	ldr	r2, [pc, #304]	; (8002a3c <HAL_GPIO_Init+0x324>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d00d      	beq.n	800292a <HAL_GPIO_Init+0x212>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a4b      	ldr	r2, [pc, #300]	; (8002a40 <HAL_GPIO_Init+0x328>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d007      	beq.n	8002926 <HAL_GPIO_Init+0x20e>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a4a      	ldr	r2, [pc, #296]	; (8002a44 <HAL_GPIO_Init+0x32c>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d101      	bne.n	8002922 <HAL_GPIO_Init+0x20a>
 800291e:	2307      	movs	r3, #7
 8002920:	e00e      	b.n	8002940 <HAL_GPIO_Init+0x228>
 8002922:	2308      	movs	r3, #8
 8002924:	e00c      	b.n	8002940 <HAL_GPIO_Init+0x228>
 8002926:	2306      	movs	r3, #6
 8002928:	e00a      	b.n	8002940 <HAL_GPIO_Init+0x228>
 800292a:	2305      	movs	r3, #5
 800292c:	e008      	b.n	8002940 <HAL_GPIO_Init+0x228>
 800292e:	2304      	movs	r3, #4
 8002930:	e006      	b.n	8002940 <HAL_GPIO_Init+0x228>
 8002932:	2303      	movs	r3, #3
 8002934:	e004      	b.n	8002940 <HAL_GPIO_Init+0x228>
 8002936:	2302      	movs	r3, #2
 8002938:	e002      	b.n	8002940 <HAL_GPIO_Init+0x228>
 800293a:	2301      	movs	r3, #1
 800293c:	e000      	b.n	8002940 <HAL_GPIO_Init+0x228>
 800293e:	2300      	movs	r3, #0
 8002940:	69fa      	ldr	r2, [r7, #28]
 8002942:	f002 0203 	and.w	r2, r2, #3
 8002946:	0092      	lsls	r2, r2, #2
 8002948:	4093      	lsls	r3, r2
 800294a:	69ba      	ldr	r2, [r7, #24]
 800294c:	4313      	orrs	r3, r2
 800294e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002950:	4934      	ldr	r1, [pc, #208]	; (8002a24 <HAL_GPIO_Init+0x30c>)
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	089b      	lsrs	r3, r3, #2
 8002956:	3302      	adds	r3, #2
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800295e:	4b3a      	ldr	r3, [pc, #232]	; (8002a48 <HAL_GPIO_Init+0x330>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	43db      	mvns	r3, r3
 8002968:	69ba      	ldr	r2, [r7, #24]
 800296a:	4013      	ands	r3, r2
 800296c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d003      	beq.n	8002982 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800297a:	69ba      	ldr	r2, [r7, #24]
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	4313      	orrs	r3, r2
 8002980:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002982:	4a31      	ldr	r2, [pc, #196]	; (8002a48 <HAL_GPIO_Init+0x330>)
 8002984:	69bb      	ldr	r3, [r7, #24]
 8002986:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002988:	4b2f      	ldr	r3, [pc, #188]	; (8002a48 <HAL_GPIO_Init+0x330>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	43db      	mvns	r3, r3
 8002992:	69ba      	ldr	r2, [r7, #24]
 8002994:	4013      	ands	r3, r2
 8002996:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d003      	beq.n	80029ac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	4313      	orrs	r3, r2
 80029aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029ac:	4a26      	ldr	r2, [pc, #152]	; (8002a48 <HAL_GPIO_Init+0x330>)
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029b2:	4b25      	ldr	r3, [pc, #148]	; (8002a48 <HAL_GPIO_Init+0x330>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	43db      	mvns	r3, r3
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	4013      	ands	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d003      	beq.n	80029d6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029d6:	4a1c      	ldr	r2, [pc, #112]	; (8002a48 <HAL_GPIO_Init+0x330>)
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029dc:	4b1a      	ldr	r3, [pc, #104]	; (8002a48 <HAL_GPIO_Init+0x330>)
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	43db      	mvns	r3, r3
 80029e6:	69ba      	ldr	r2, [r7, #24]
 80029e8:	4013      	ands	r3, r2
 80029ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d003      	beq.n	8002a00 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a00:	4a11      	ldr	r2, [pc, #68]	; (8002a48 <HAL_GPIO_Init+0x330>)
 8002a02:	69bb      	ldr	r3, [r7, #24]
 8002a04:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	3301      	adds	r3, #1
 8002a0a:	61fb      	str	r3, [r7, #28]
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	2b0f      	cmp	r3, #15
 8002a10:	f67f ae90 	bls.w	8002734 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a14:	bf00      	nop
 8002a16:	3724      	adds	r7, #36	; 0x24
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr
 8002a20:	40023800 	.word	0x40023800
 8002a24:	40013800 	.word	0x40013800
 8002a28:	40020000 	.word	0x40020000
 8002a2c:	40020400 	.word	0x40020400
 8002a30:	40020800 	.word	0x40020800
 8002a34:	40020c00 	.word	0x40020c00
 8002a38:	40021000 	.word	0x40021000
 8002a3c:	40021400 	.word	0x40021400
 8002a40:	40021800 	.word	0x40021800
 8002a44:	40021c00 	.word	0x40021c00
 8002a48:	40013c00 	.word	0x40013c00

08002a4c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b086      	sub	sp, #24
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e25b      	b.n	8002f16 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d075      	beq.n	8002b56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a6a:	4ba3      	ldr	r3, [pc, #652]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	f003 030c 	and.w	r3, r3, #12
 8002a72:	2b04      	cmp	r3, #4
 8002a74:	d00c      	beq.n	8002a90 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a76:	4ba0      	ldr	r3, [pc, #640]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a7e:	2b08      	cmp	r3, #8
 8002a80:	d112      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a82:	4b9d      	ldr	r3, [pc, #628]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a8e:	d10b      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a90:	4b99      	ldr	r3, [pc, #612]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d05b      	beq.n	8002b54 <HAL_RCC_OscConfig+0x108>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d157      	bne.n	8002b54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e236      	b.n	8002f16 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ab0:	d106      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x74>
 8002ab2:	4b91      	ldr	r3, [pc, #580]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a90      	ldr	r2, [pc, #576]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002ab8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002abc:	6013      	str	r3, [r2, #0]
 8002abe:	e01d      	b.n	8002afc <HAL_RCC_OscConfig+0xb0>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ac8:	d10c      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x98>
 8002aca:	4b8b      	ldr	r3, [pc, #556]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a8a      	ldr	r2, [pc, #552]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002ad0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ad4:	6013      	str	r3, [r2, #0]
 8002ad6:	4b88      	ldr	r3, [pc, #544]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a87      	ldr	r2, [pc, #540]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002adc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ae0:	6013      	str	r3, [r2, #0]
 8002ae2:	e00b      	b.n	8002afc <HAL_RCC_OscConfig+0xb0>
 8002ae4:	4b84      	ldr	r3, [pc, #528]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a83      	ldr	r2, [pc, #524]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002aea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002aee:	6013      	str	r3, [r2, #0]
 8002af0:	4b81      	ldr	r3, [pc, #516]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a80      	ldr	r2, [pc, #512]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002af6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002afa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d013      	beq.n	8002b2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b04:	f7ff f9e0 	bl	8001ec8 <HAL_GetTick>
 8002b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b0a:	e008      	b.n	8002b1e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b0c:	f7ff f9dc 	bl	8001ec8 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b64      	cmp	r3, #100	; 0x64
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e1fb      	b.n	8002f16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b1e:	4b76      	ldr	r3, [pc, #472]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d0f0      	beq.n	8002b0c <HAL_RCC_OscConfig+0xc0>
 8002b2a:	e014      	b.n	8002b56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b2c:	f7ff f9cc 	bl	8001ec8 <HAL_GetTick>
 8002b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b32:	e008      	b.n	8002b46 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b34:	f7ff f9c8 	bl	8001ec8 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b64      	cmp	r3, #100	; 0x64
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e1e7      	b.n	8002f16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b46:	4b6c      	ldr	r3, [pc, #432]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1f0      	bne.n	8002b34 <HAL_RCC_OscConfig+0xe8>
 8002b52:	e000      	b.n	8002b56 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0302 	and.w	r3, r3, #2
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d063      	beq.n	8002c2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b62:	4b65      	ldr	r3, [pc, #404]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 030c 	and.w	r3, r3, #12
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d00b      	beq.n	8002b86 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b6e:	4b62      	ldr	r3, [pc, #392]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b76:	2b08      	cmp	r3, #8
 8002b78:	d11c      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b7a:	4b5f      	ldr	r3, [pc, #380]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d116      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b86:	4b5c      	ldr	r3, [pc, #368]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0302 	and.w	r3, r3, #2
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d005      	beq.n	8002b9e <HAL_RCC_OscConfig+0x152>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d001      	beq.n	8002b9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e1bb      	b.n	8002f16 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b9e:	4b56      	ldr	r3, [pc, #344]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	691b      	ldr	r3, [r3, #16]
 8002baa:	00db      	lsls	r3, r3, #3
 8002bac:	4952      	ldr	r1, [pc, #328]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bb2:	e03a      	b.n	8002c2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d020      	beq.n	8002bfe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bbc:	4b4f      	ldr	r3, [pc, #316]	; (8002cfc <HAL_RCC_OscConfig+0x2b0>)
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc2:	f7ff f981 	bl	8001ec8 <HAL_GetTick>
 8002bc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bc8:	e008      	b.n	8002bdc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bca:	f7ff f97d 	bl	8001ec8 <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d901      	bls.n	8002bdc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e19c      	b.n	8002f16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bdc:	4b46      	ldr	r3, [pc, #280]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0302 	and.w	r3, r3, #2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d0f0      	beq.n	8002bca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002be8:	4b43      	ldr	r3, [pc, #268]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	691b      	ldr	r3, [r3, #16]
 8002bf4:	00db      	lsls	r3, r3, #3
 8002bf6:	4940      	ldr	r1, [pc, #256]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	600b      	str	r3, [r1, #0]
 8002bfc:	e015      	b.n	8002c2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bfe:	4b3f      	ldr	r3, [pc, #252]	; (8002cfc <HAL_RCC_OscConfig+0x2b0>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c04:	f7ff f960 	bl	8001ec8 <HAL_GetTick>
 8002c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c0a:	e008      	b.n	8002c1e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c0c:	f7ff f95c 	bl	8001ec8 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d901      	bls.n	8002c1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e17b      	b.n	8002f16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c1e:	4b36      	ldr	r3, [pc, #216]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1f0      	bne.n	8002c0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0308 	and.w	r3, r3, #8
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d030      	beq.n	8002c98 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	695b      	ldr	r3, [r3, #20]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d016      	beq.n	8002c6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c3e:	4b30      	ldr	r3, [pc, #192]	; (8002d00 <HAL_RCC_OscConfig+0x2b4>)
 8002c40:	2201      	movs	r2, #1
 8002c42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c44:	f7ff f940 	bl	8001ec8 <HAL_GetTick>
 8002c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c4a:	e008      	b.n	8002c5e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c4c:	f7ff f93c 	bl	8001ec8 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e15b      	b.n	8002f16 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c5e:	4b26      	ldr	r3, [pc, #152]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002c60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c62:	f003 0302 	and.w	r3, r3, #2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d0f0      	beq.n	8002c4c <HAL_RCC_OscConfig+0x200>
 8002c6a:	e015      	b.n	8002c98 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c6c:	4b24      	ldr	r3, [pc, #144]	; (8002d00 <HAL_RCC_OscConfig+0x2b4>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c72:	f7ff f929 	bl	8001ec8 <HAL_GetTick>
 8002c76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c78:	e008      	b.n	8002c8c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c7a:	f7ff f925 	bl	8001ec8 <HAL_GetTick>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	2b02      	cmp	r3, #2
 8002c86:	d901      	bls.n	8002c8c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	e144      	b.n	8002f16 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c8c:	4b1a      	ldr	r3, [pc, #104]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002c8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c90:	f003 0302 	and.w	r3, r3, #2
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d1f0      	bne.n	8002c7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0304 	and.w	r3, r3, #4
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f000 80a0 	beq.w	8002de6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002caa:	4b13      	ldr	r3, [pc, #76]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d10f      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	60bb      	str	r3, [r7, #8]
 8002cba:	4b0f      	ldr	r3, [pc, #60]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbe:	4a0e      	ldr	r2, [pc, #56]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002cc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cc4:	6413      	str	r3, [r2, #64]	; 0x40
 8002cc6:	4b0c      	ldr	r3, [pc, #48]	; (8002cf8 <HAL_RCC_OscConfig+0x2ac>)
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cce:	60bb      	str	r3, [r7, #8]
 8002cd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cd6:	4b0b      	ldr	r3, [pc, #44]	; (8002d04 <HAL_RCC_OscConfig+0x2b8>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d121      	bne.n	8002d26 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ce2:	4b08      	ldr	r3, [pc, #32]	; (8002d04 <HAL_RCC_OscConfig+0x2b8>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a07      	ldr	r2, [pc, #28]	; (8002d04 <HAL_RCC_OscConfig+0x2b8>)
 8002ce8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cee:	f7ff f8eb 	bl	8001ec8 <HAL_GetTick>
 8002cf2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cf4:	e011      	b.n	8002d1a <HAL_RCC_OscConfig+0x2ce>
 8002cf6:	bf00      	nop
 8002cf8:	40023800 	.word	0x40023800
 8002cfc:	42470000 	.word	0x42470000
 8002d00:	42470e80 	.word	0x42470e80
 8002d04:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d08:	f7ff f8de 	bl	8001ec8 <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d901      	bls.n	8002d1a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e0fd      	b.n	8002f16 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d1a:	4b81      	ldr	r3, [pc, #516]	; (8002f20 <HAL_RCC_OscConfig+0x4d4>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d0f0      	beq.n	8002d08 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d106      	bne.n	8002d3c <HAL_RCC_OscConfig+0x2f0>
 8002d2e:	4b7d      	ldr	r3, [pc, #500]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002d30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d32:	4a7c      	ldr	r2, [pc, #496]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002d34:	f043 0301 	orr.w	r3, r3, #1
 8002d38:	6713      	str	r3, [r2, #112]	; 0x70
 8002d3a:	e01c      	b.n	8002d76 <HAL_RCC_OscConfig+0x32a>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	2b05      	cmp	r3, #5
 8002d42:	d10c      	bne.n	8002d5e <HAL_RCC_OscConfig+0x312>
 8002d44:	4b77      	ldr	r3, [pc, #476]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002d46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d48:	4a76      	ldr	r2, [pc, #472]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002d4a:	f043 0304 	orr.w	r3, r3, #4
 8002d4e:	6713      	str	r3, [r2, #112]	; 0x70
 8002d50:	4b74      	ldr	r3, [pc, #464]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d54:	4a73      	ldr	r2, [pc, #460]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002d56:	f043 0301 	orr.w	r3, r3, #1
 8002d5a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d5c:	e00b      	b.n	8002d76 <HAL_RCC_OscConfig+0x32a>
 8002d5e:	4b71      	ldr	r3, [pc, #452]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002d60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d62:	4a70      	ldr	r2, [pc, #448]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002d64:	f023 0301 	bic.w	r3, r3, #1
 8002d68:	6713      	str	r3, [r2, #112]	; 0x70
 8002d6a:	4b6e      	ldr	r3, [pc, #440]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002d6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d6e:	4a6d      	ldr	r2, [pc, #436]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002d70:	f023 0304 	bic.w	r3, r3, #4
 8002d74:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d015      	beq.n	8002daa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d7e:	f7ff f8a3 	bl	8001ec8 <HAL_GetTick>
 8002d82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d84:	e00a      	b.n	8002d9c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d86:	f7ff f89f 	bl	8001ec8 <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d901      	bls.n	8002d9c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002d98:	2303      	movs	r3, #3
 8002d9a:	e0bc      	b.n	8002f16 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d9c:	4b61      	ldr	r3, [pc, #388]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002d9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002da0:	f003 0302 	and.w	r3, r3, #2
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d0ee      	beq.n	8002d86 <HAL_RCC_OscConfig+0x33a>
 8002da8:	e014      	b.n	8002dd4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002daa:	f7ff f88d 	bl	8001ec8 <HAL_GetTick>
 8002dae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002db0:	e00a      	b.n	8002dc8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002db2:	f7ff f889 	bl	8001ec8 <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d901      	bls.n	8002dc8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e0a6      	b.n	8002f16 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dc8:	4b56      	ldr	r3, [pc, #344]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002dca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dcc:	f003 0302 	and.w	r3, r3, #2
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d1ee      	bne.n	8002db2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002dd4:	7dfb      	ldrb	r3, [r7, #23]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d105      	bne.n	8002de6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dda:	4b52      	ldr	r3, [pc, #328]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dde:	4a51      	ldr	r2, [pc, #324]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002de0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002de4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f000 8092 	beq.w	8002f14 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002df0:	4b4c      	ldr	r3, [pc, #304]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f003 030c 	and.w	r3, r3, #12
 8002df8:	2b08      	cmp	r3, #8
 8002dfa:	d05c      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d141      	bne.n	8002e88 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e04:	4b48      	ldr	r3, [pc, #288]	; (8002f28 <HAL_RCC_OscConfig+0x4dc>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e0a:	f7ff f85d 	bl	8001ec8 <HAL_GetTick>
 8002e0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e10:	e008      	b.n	8002e24 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e12:	f7ff f859 	bl	8001ec8 <HAL_GetTick>
 8002e16:	4602      	mov	r2, r0
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	1ad3      	subs	r3, r2, r3
 8002e1c:	2b02      	cmp	r3, #2
 8002e1e:	d901      	bls.n	8002e24 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002e20:	2303      	movs	r3, #3
 8002e22:	e078      	b.n	8002f16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e24:	4b3f      	ldr	r3, [pc, #252]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d1f0      	bne.n	8002e12 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	69da      	ldr	r2, [r3, #28]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	431a      	orrs	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3e:	019b      	lsls	r3, r3, #6
 8002e40:	431a      	orrs	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e46:	085b      	lsrs	r3, r3, #1
 8002e48:	3b01      	subs	r3, #1
 8002e4a:	041b      	lsls	r3, r3, #16
 8002e4c:	431a      	orrs	r2, r3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e52:	061b      	lsls	r3, r3, #24
 8002e54:	4933      	ldr	r1, [pc, #204]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002e56:	4313      	orrs	r3, r2
 8002e58:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e5a:	4b33      	ldr	r3, [pc, #204]	; (8002f28 <HAL_RCC_OscConfig+0x4dc>)
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e60:	f7ff f832 	bl	8001ec8 <HAL_GetTick>
 8002e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e66:	e008      	b.n	8002e7a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e68:	f7ff f82e 	bl	8001ec8 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d901      	bls.n	8002e7a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	e04d      	b.n	8002f16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e7a:	4b2a      	ldr	r3, [pc, #168]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d0f0      	beq.n	8002e68 <HAL_RCC_OscConfig+0x41c>
 8002e86:	e045      	b.n	8002f14 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e88:	4b27      	ldr	r3, [pc, #156]	; (8002f28 <HAL_RCC_OscConfig+0x4dc>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e8e:	f7ff f81b 	bl	8001ec8 <HAL_GetTick>
 8002e92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e94:	e008      	b.n	8002ea8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e96:	f7ff f817 	bl	8001ec8 <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	d901      	bls.n	8002ea8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e036      	b.n	8002f16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ea8:	4b1e      	ldr	r3, [pc, #120]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d1f0      	bne.n	8002e96 <HAL_RCC_OscConfig+0x44a>
 8002eb4:	e02e      	b.n	8002f14 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	699b      	ldr	r3, [r3, #24]
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d101      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e029      	b.n	8002f16 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ec2:	4b18      	ldr	r3, [pc, #96]	; (8002f24 <HAL_RCC_OscConfig+0x4d8>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	69db      	ldr	r3, [r3, #28]
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d11c      	bne.n	8002f10 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d115      	bne.n	8002f10 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002ee4:	68fa      	ldr	r2, [r7, #12]
 8002ee6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002eea:	4013      	ands	r3, r2
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d10d      	bne.n	8002f10 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d106      	bne.n	8002f10 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d001      	beq.n	8002f14 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e000      	b.n	8002f16 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3718      	adds	r7, #24
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	40007000 	.word	0x40007000
 8002f24:	40023800 	.word	0x40023800
 8002f28:	42470060 	.word	0x42470060

08002f2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d101      	bne.n	8002f40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e0cc      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f40:	4b68      	ldr	r3, [pc, #416]	; (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 030f 	and.w	r3, r3, #15
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d90c      	bls.n	8002f68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f4e:	4b65      	ldr	r3, [pc, #404]	; (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f50:	683a      	ldr	r2, [r7, #0]
 8002f52:	b2d2      	uxtb	r2, r2
 8002f54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f56:	4b63      	ldr	r3, [pc, #396]	; (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 030f 	and.w	r3, r3, #15
 8002f5e:	683a      	ldr	r2, [r7, #0]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d001      	beq.n	8002f68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e0b8      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0302 	and.w	r3, r3, #2
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d020      	beq.n	8002fb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0304 	and.w	r3, r3, #4
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d005      	beq.n	8002f8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f80:	4b59      	ldr	r3, [pc, #356]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	4a58      	ldr	r2, [pc, #352]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f86:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f8a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0308 	and.w	r3, r3, #8
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d005      	beq.n	8002fa4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f98:	4b53      	ldr	r3, [pc, #332]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	4a52      	ldr	r2, [pc, #328]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002f9e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002fa2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fa4:	4b50      	ldr	r3, [pc, #320]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	494d      	ldr	r1, [pc, #308]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d044      	beq.n	800304c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d107      	bne.n	8002fda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fca:	4b47      	ldr	r3, [pc, #284]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d119      	bne.n	800300a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e07f      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d003      	beq.n	8002fea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fe6:	2b03      	cmp	r3, #3
 8002fe8:	d107      	bne.n	8002ffa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fea:	4b3f      	ldr	r3, [pc, #252]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d109      	bne.n	800300a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e06f      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ffa:	4b3b      	ldr	r3, [pc, #236]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e067      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800300a:	4b37      	ldr	r3, [pc, #220]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f023 0203 	bic.w	r2, r3, #3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	4934      	ldr	r1, [pc, #208]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003018:	4313      	orrs	r3, r2
 800301a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800301c:	f7fe ff54 	bl	8001ec8 <HAL_GetTick>
 8003020:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003022:	e00a      	b.n	800303a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003024:	f7fe ff50 	bl	8001ec8 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003032:	4293      	cmp	r3, r2
 8003034:	d901      	bls.n	800303a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e04f      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800303a:	4b2b      	ldr	r3, [pc, #172]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f003 020c 	and.w	r2, r3, #12
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	429a      	cmp	r2, r3
 800304a:	d1eb      	bne.n	8003024 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800304c:	4b25      	ldr	r3, [pc, #148]	; (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 030f 	and.w	r3, r3, #15
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	429a      	cmp	r2, r3
 8003058:	d20c      	bcs.n	8003074 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800305a:	4b22      	ldr	r3, [pc, #136]	; (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 800305c:	683a      	ldr	r2, [r7, #0]
 800305e:	b2d2      	uxtb	r2, r2
 8003060:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003062:	4b20      	ldr	r3, [pc, #128]	; (80030e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 030f 	and.w	r3, r3, #15
 800306a:	683a      	ldr	r2, [r7, #0]
 800306c:	429a      	cmp	r2, r3
 800306e:	d001      	beq.n	8003074 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e032      	b.n	80030da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	2b00      	cmp	r3, #0
 800307e:	d008      	beq.n	8003092 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003080:	4b19      	ldr	r3, [pc, #100]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	4916      	ldr	r1, [pc, #88]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 800308e:	4313      	orrs	r3, r2
 8003090:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0308 	and.w	r3, r3, #8
 800309a:	2b00      	cmp	r3, #0
 800309c:	d009      	beq.n	80030b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800309e:	4b12      	ldr	r3, [pc, #72]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	00db      	lsls	r3, r3, #3
 80030ac:	490e      	ldr	r1, [pc, #56]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 80030ae:	4313      	orrs	r3, r2
 80030b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80030b2:	f000 f821 	bl	80030f8 <HAL_RCC_GetSysClockFreq>
 80030b6:	4601      	mov	r1, r0
 80030b8:	4b0b      	ldr	r3, [pc, #44]	; (80030e8 <HAL_RCC_ClockConfig+0x1bc>)
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	091b      	lsrs	r3, r3, #4
 80030be:	f003 030f 	and.w	r3, r3, #15
 80030c2:	4a0a      	ldr	r2, [pc, #40]	; (80030ec <HAL_RCC_ClockConfig+0x1c0>)
 80030c4:	5cd3      	ldrb	r3, [r2, r3]
 80030c6:	fa21 f303 	lsr.w	r3, r1, r3
 80030ca:	4a09      	ldr	r2, [pc, #36]	; (80030f0 <HAL_RCC_ClockConfig+0x1c4>)
 80030cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80030ce:	4b09      	ldr	r3, [pc, #36]	; (80030f4 <HAL_RCC_ClockConfig+0x1c8>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fe feb4 	bl	8001e40 <HAL_InitTick>

  return HAL_OK;
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	40023c00 	.word	0x40023c00
 80030e8:	40023800 	.word	0x40023800
 80030ec:	08005f84 	.word	0x08005f84
 80030f0:	20000000 	.word	0x20000000
 80030f4:	20000004 	.word	0x20000004

080030f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030fa:	b085      	sub	sp, #20
 80030fc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80030fe:	2300      	movs	r3, #0
 8003100:	607b      	str	r3, [r7, #4]
 8003102:	2300      	movs	r3, #0
 8003104:	60fb      	str	r3, [r7, #12]
 8003106:	2300      	movs	r3, #0
 8003108:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800310a:	2300      	movs	r3, #0
 800310c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800310e:	4b63      	ldr	r3, [pc, #396]	; (800329c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f003 030c 	and.w	r3, r3, #12
 8003116:	2b04      	cmp	r3, #4
 8003118:	d007      	beq.n	800312a <HAL_RCC_GetSysClockFreq+0x32>
 800311a:	2b08      	cmp	r3, #8
 800311c:	d008      	beq.n	8003130 <HAL_RCC_GetSysClockFreq+0x38>
 800311e:	2b00      	cmp	r3, #0
 8003120:	f040 80b4 	bne.w	800328c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003124:	4b5e      	ldr	r3, [pc, #376]	; (80032a0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003126:	60bb      	str	r3, [r7, #8]
       break;
 8003128:	e0b3      	b.n	8003292 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800312a:	4b5e      	ldr	r3, [pc, #376]	; (80032a4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800312c:	60bb      	str	r3, [r7, #8]
      break;
 800312e:	e0b0      	b.n	8003292 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003130:	4b5a      	ldr	r3, [pc, #360]	; (800329c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003138:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800313a:	4b58      	ldr	r3, [pc, #352]	; (800329c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d04a      	beq.n	80031dc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003146:	4b55      	ldr	r3, [pc, #340]	; (800329c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	099b      	lsrs	r3, r3, #6
 800314c:	f04f 0400 	mov.w	r4, #0
 8003150:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003154:	f04f 0200 	mov.w	r2, #0
 8003158:	ea03 0501 	and.w	r5, r3, r1
 800315c:	ea04 0602 	and.w	r6, r4, r2
 8003160:	4629      	mov	r1, r5
 8003162:	4632      	mov	r2, r6
 8003164:	f04f 0300 	mov.w	r3, #0
 8003168:	f04f 0400 	mov.w	r4, #0
 800316c:	0154      	lsls	r4, r2, #5
 800316e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003172:	014b      	lsls	r3, r1, #5
 8003174:	4619      	mov	r1, r3
 8003176:	4622      	mov	r2, r4
 8003178:	1b49      	subs	r1, r1, r5
 800317a:	eb62 0206 	sbc.w	r2, r2, r6
 800317e:	f04f 0300 	mov.w	r3, #0
 8003182:	f04f 0400 	mov.w	r4, #0
 8003186:	0194      	lsls	r4, r2, #6
 8003188:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800318c:	018b      	lsls	r3, r1, #6
 800318e:	1a5b      	subs	r3, r3, r1
 8003190:	eb64 0402 	sbc.w	r4, r4, r2
 8003194:	f04f 0100 	mov.w	r1, #0
 8003198:	f04f 0200 	mov.w	r2, #0
 800319c:	00e2      	lsls	r2, r4, #3
 800319e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80031a2:	00d9      	lsls	r1, r3, #3
 80031a4:	460b      	mov	r3, r1
 80031a6:	4614      	mov	r4, r2
 80031a8:	195b      	adds	r3, r3, r5
 80031aa:	eb44 0406 	adc.w	r4, r4, r6
 80031ae:	f04f 0100 	mov.w	r1, #0
 80031b2:	f04f 0200 	mov.w	r2, #0
 80031b6:	0262      	lsls	r2, r4, #9
 80031b8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80031bc:	0259      	lsls	r1, r3, #9
 80031be:	460b      	mov	r3, r1
 80031c0:	4614      	mov	r4, r2
 80031c2:	4618      	mov	r0, r3
 80031c4:	4621      	mov	r1, r4
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f04f 0400 	mov.w	r4, #0
 80031cc:	461a      	mov	r2, r3
 80031ce:	4623      	mov	r3, r4
 80031d0:	f7fd fce2 	bl	8000b98 <__aeabi_uldivmod>
 80031d4:	4603      	mov	r3, r0
 80031d6:	460c      	mov	r4, r1
 80031d8:	60fb      	str	r3, [r7, #12]
 80031da:	e049      	b.n	8003270 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031dc:	4b2f      	ldr	r3, [pc, #188]	; (800329c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	099b      	lsrs	r3, r3, #6
 80031e2:	f04f 0400 	mov.w	r4, #0
 80031e6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80031ea:	f04f 0200 	mov.w	r2, #0
 80031ee:	ea03 0501 	and.w	r5, r3, r1
 80031f2:	ea04 0602 	and.w	r6, r4, r2
 80031f6:	4629      	mov	r1, r5
 80031f8:	4632      	mov	r2, r6
 80031fa:	f04f 0300 	mov.w	r3, #0
 80031fe:	f04f 0400 	mov.w	r4, #0
 8003202:	0154      	lsls	r4, r2, #5
 8003204:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003208:	014b      	lsls	r3, r1, #5
 800320a:	4619      	mov	r1, r3
 800320c:	4622      	mov	r2, r4
 800320e:	1b49      	subs	r1, r1, r5
 8003210:	eb62 0206 	sbc.w	r2, r2, r6
 8003214:	f04f 0300 	mov.w	r3, #0
 8003218:	f04f 0400 	mov.w	r4, #0
 800321c:	0194      	lsls	r4, r2, #6
 800321e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003222:	018b      	lsls	r3, r1, #6
 8003224:	1a5b      	subs	r3, r3, r1
 8003226:	eb64 0402 	sbc.w	r4, r4, r2
 800322a:	f04f 0100 	mov.w	r1, #0
 800322e:	f04f 0200 	mov.w	r2, #0
 8003232:	00e2      	lsls	r2, r4, #3
 8003234:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003238:	00d9      	lsls	r1, r3, #3
 800323a:	460b      	mov	r3, r1
 800323c:	4614      	mov	r4, r2
 800323e:	195b      	adds	r3, r3, r5
 8003240:	eb44 0406 	adc.w	r4, r4, r6
 8003244:	f04f 0100 	mov.w	r1, #0
 8003248:	f04f 0200 	mov.w	r2, #0
 800324c:	02a2      	lsls	r2, r4, #10
 800324e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003252:	0299      	lsls	r1, r3, #10
 8003254:	460b      	mov	r3, r1
 8003256:	4614      	mov	r4, r2
 8003258:	4618      	mov	r0, r3
 800325a:	4621      	mov	r1, r4
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f04f 0400 	mov.w	r4, #0
 8003262:	461a      	mov	r2, r3
 8003264:	4623      	mov	r3, r4
 8003266:	f7fd fc97 	bl	8000b98 <__aeabi_uldivmod>
 800326a:	4603      	mov	r3, r0
 800326c:	460c      	mov	r4, r1
 800326e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003270:	4b0a      	ldr	r3, [pc, #40]	; (800329c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	0c1b      	lsrs	r3, r3, #16
 8003276:	f003 0303 	and.w	r3, r3, #3
 800327a:	3301      	adds	r3, #1
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003280:	68fa      	ldr	r2, [r7, #12]
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	fbb2 f3f3 	udiv	r3, r2, r3
 8003288:	60bb      	str	r3, [r7, #8]
      break;
 800328a:	e002      	b.n	8003292 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800328c:	4b04      	ldr	r3, [pc, #16]	; (80032a0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800328e:	60bb      	str	r3, [r7, #8]
      break;
 8003290:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003292:	68bb      	ldr	r3, [r7, #8]
}
 8003294:	4618      	mov	r0, r3
 8003296:	3714      	adds	r7, #20
 8003298:	46bd      	mov	sp, r7
 800329a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800329c:	40023800 	.word	0x40023800
 80032a0:	00f42400 	.word	0x00f42400
 80032a4:	007a1200 	.word	0x007a1200

080032a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032ac:	4b03      	ldr	r3, [pc, #12]	; (80032bc <HAL_RCC_GetHCLKFreq+0x14>)
 80032ae:	681b      	ldr	r3, [r3, #0]
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	20000000 	.word	0x20000000

080032c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80032c4:	f7ff fff0 	bl	80032a8 <HAL_RCC_GetHCLKFreq>
 80032c8:	4601      	mov	r1, r0
 80032ca:	4b05      	ldr	r3, [pc, #20]	; (80032e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	0a9b      	lsrs	r3, r3, #10
 80032d0:	f003 0307 	and.w	r3, r3, #7
 80032d4:	4a03      	ldr	r2, [pc, #12]	; (80032e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032d6:	5cd3      	ldrb	r3, [r2, r3]
 80032d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80032dc:	4618      	mov	r0, r3
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	40023800 	.word	0x40023800
 80032e4:	08005f94 	.word	0x08005f94

080032e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80032ec:	f7ff ffdc 	bl	80032a8 <HAL_RCC_GetHCLKFreq>
 80032f0:	4601      	mov	r1, r0
 80032f2:	4b05      	ldr	r3, [pc, #20]	; (8003308 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	0b5b      	lsrs	r3, r3, #13
 80032f8:	f003 0307 	and.w	r3, r3, #7
 80032fc:	4a03      	ldr	r2, [pc, #12]	; (800330c <HAL_RCC_GetPCLK2Freq+0x24>)
 80032fe:	5cd3      	ldrb	r3, [r2, r3]
 8003300:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003304:	4618      	mov	r0, r3
 8003306:	bd80      	pop	{r7, pc}
 8003308:	40023800 	.word	0x40023800
 800330c:	08005f94 	.word	0x08005f94

08003310 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d101      	bne.n	8003322 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e03f      	b.n	80033a2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003328:	b2db      	uxtb	r3, r3
 800332a:	2b00      	cmp	r3, #0
 800332c:	d106      	bne.n	800333c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f7fe fc16 	bl	8001b68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2224      	movs	r2, #36	; 0x24
 8003340:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	68da      	ldr	r2, [r3, #12]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003352:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f000 fb97 	bl	8003a88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	691a      	ldr	r2, [r3, #16]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003368:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	695a      	ldr	r2, [r3, #20]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003378:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68da      	ldr	r2, [r3, #12]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003388:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2200      	movs	r2, #0
 800338e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2220      	movs	r2, #32
 8003394:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2220      	movs	r2, #32
 800339c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80033a0:	2300      	movs	r3, #0
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3708      	adds	r7, #8
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}

080033aa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b088      	sub	sp, #32
 80033ae:	af02      	add	r7, sp, #8
 80033b0:	60f8      	str	r0, [r7, #12]
 80033b2:	60b9      	str	r1, [r7, #8]
 80033b4:	603b      	str	r3, [r7, #0]
 80033b6:	4613      	mov	r3, r2
 80033b8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80033ba:	2300      	movs	r3, #0
 80033bc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b20      	cmp	r3, #32
 80033c8:	f040 8083 	bne.w	80034d2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d002      	beq.n	80033d8 <HAL_UART_Transmit+0x2e>
 80033d2:	88fb      	ldrh	r3, [r7, #6]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d101      	bne.n	80033dc <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e07b      	b.n	80034d4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d101      	bne.n	80033ea <HAL_UART_Transmit+0x40>
 80033e6:	2302      	movs	r3, #2
 80033e8:	e074      	b.n	80034d4 <HAL_UART_Transmit+0x12a>
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2201      	movs	r2, #1
 80033ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2200      	movs	r2, #0
 80033f6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2221      	movs	r2, #33	; 0x21
 80033fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003400:	f7fe fd62 	bl	8001ec8 <HAL_GetTick>
 8003404:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	88fa      	ldrh	r2, [r7, #6]
 800340a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	88fa      	ldrh	r2, [r7, #6]
 8003410:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2200      	movs	r2, #0
 8003416:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800341a:	e042      	b.n	80034a2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003420:	b29b      	uxth	r3, r3
 8003422:	3b01      	subs	r3, #1
 8003424:	b29a      	uxth	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003432:	d122      	bne.n	800347a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	9300      	str	r3, [sp, #0]
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	2200      	movs	r2, #0
 800343c:	2180      	movs	r1, #128	; 0x80
 800343e:	68f8      	ldr	r0, [r7, #12]
 8003440:	f000 f9b6 	bl	80037b0 <UART_WaitOnFlagUntilTimeout>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d001      	beq.n	800344e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e042      	b.n	80034d4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	881b      	ldrh	r3, [r3, #0]
 8003456:	461a      	mov	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003460:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	691b      	ldr	r3, [r3, #16]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d103      	bne.n	8003472 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	3302      	adds	r3, #2
 800346e:	60bb      	str	r3, [r7, #8]
 8003470:	e017      	b.n	80034a2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	3301      	adds	r3, #1
 8003476:	60bb      	str	r3, [r7, #8]
 8003478:	e013      	b.n	80034a2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	9300      	str	r3, [sp, #0]
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	2200      	movs	r2, #0
 8003482:	2180      	movs	r1, #128	; 0x80
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	f000 f993 	bl	80037b0 <UART_WaitOnFlagUntilTimeout>
 800348a:	4603      	mov	r3, r0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d001      	beq.n	8003494 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e01f      	b.n	80034d4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	1c5a      	adds	r2, r3, #1
 8003498:	60ba      	str	r2, [r7, #8]
 800349a:	781a      	ldrb	r2, [r3, #0]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d1b7      	bne.n	800341c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	9300      	str	r3, [sp, #0]
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	2200      	movs	r2, #0
 80034b4:	2140      	movs	r1, #64	; 0x40
 80034b6:	68f8      	ldr	r0, [r7, #12]
 80034b8:	f000 f97a 	bl	80037b0 <UART_WaitOnFlagUntilTimeout>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e006      	b.n	80034d4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2220      	movs	r2, #32
 80034ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80034ce:	2300      	movs	r3, #0
 80034d0:	e000      	b.n	80034d4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80034d2:	2302      	movs	r3, #2
  }
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3718      	adds	r7, #24
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}

080034dc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80034dc:	b480      	push	{r7}
 80034de:	b085      	sub	sp, #20
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	4613      	mov	r3, r2
 80034e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b20      	cmp	r3, #32
 80034f4:	d140      	bne.n	8003578 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d002      	beq.n	8003502 <HAL_UART_Receive_IT+0x26>
 80034fc:	88fb      	ldrh	r3, [r7, #6]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d101      	bne.n	8003506 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e039      	b.n	800357a <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800350c:	2b01      	cmp	r3, #1
 800350e:	d101      	bne.n	8003514 <HAL_UART_Receive_IT+0x38>
 8003510:	2302      	movs	r3, #2
 8003512:	e032      	b.n	800357a <HAL_UART_Receive_IT+0x9e>
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	68ba      	ldr	r2, [r7, #8]
 8003520:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	88fa      	ldrh	r2, [r7, #6]
 8003526:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	88fa      	ldrh	r2, [r7, #6]
 800352c:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2200      	movs	r2, #0
 8003532:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2222      	movs	r2, #34	; 0x22
 8003538:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2200      	movs	r2, #0
 8003540:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68da      	ldr	r2, [r3, #12]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003552:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	695a      	ldr	r2, [r3, #20]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f042 0201 	orr.w	r2, r2, #1
 8003562:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	68da      	ldr	r2, [r3, #12]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f042 0220 	orr.w	r2, r2, #32
 8003572:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003574:	2300      	movs	r3, #0
 8003576:	e000      	b.n	800357a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003578:	2302      	movs	r3, #2
  }
}
 800357a:	4618      	mov	r0, r3
 800357c:	3714      	adds	r7, #20
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
	...

08003588 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b088      	sub	sp, #32
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80035a8:	2300      	movs	r3, #0
 80035aa:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80035ac:	2300      	movs	r3, #0
 80035ae:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	f003 030f 	and.w	r3, r3, #15
 80035b6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d10d      	bne.n	80035da <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	f003 0320 	and.w	r3, r3, #32
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d008      	beq.n	80035da <HAL_UART_IRQHandler+0x52>
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	f003 0320 	and.w	r3, r3, #32
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d003      	beq.n	80035da <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f000 f9d6 	bl	8003984 <UART_Receive_IT>
      return;
 80035d8:	e0d1      	b.n	800377e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	f000 80b0 	beq.w	8003742 <HAL_UART_IRQHandler+0x1ba>
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	f003 0301 	and.w	r3, r3, #1
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d105      	bne.n	80035f8 <HAL_UART_IRQHandler+0x70>
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f000 80a5 	beq.w	8003742 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	f003 0301 	and.w	r3, r3, #1
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d00a      	beq.n	8003618 <HAL_UART_IRQHandler+0x90>
 8003602:	69bb      	ldr	r3, [r7, #24]
 8003604:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003608:	2b00      	cmp	r3, #0
 800360a:	d005      	beq.n	8003618 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003610:	f043 0201 	orr.w	r2, r3, #1
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	f003 0304 	and.w	r3, r3, #4
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00a      	beq.n	8003638 <HAL_UART_IRQHandler+0xb0>
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	2b00      	cmp	r3, #0
 800362a:	d005      	beq.n	8003638 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003630:	f043 0202 	orr.w	r2, r3, #2
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	f003 0302 	and.w	r3, r3, #2
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00a      	beq.n	8003658 <HAL_UART_IRQHandler+0xd0>
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	f003 0301 	and.w	r3, r3, #1
 8003648:	2b00      	cmp	r3, #0
 800364a:	d005      	beq.n	8003658 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003650:	f043 0204 	orr.w	r2, r3, #4
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	f003 0308 	and.w	r3, r3, #8
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00f      	beq.n	8003682 <HAL_UART_IRQHandler+0xfa>
 8003662:	69bb      	ldr	r3, [r7, #24]
 8003664:	f003 0320 	and.w	r3, r3, #32
 8003668:	2b00      	cmp	r3, #0
 800366a:	d104      	bne.n	8003676 <HAL_UART_IRQHandler+0xee>
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	f003 0301 	and.w	r3, r3, #1
 8003672:	2b00      	cmp	r3, #0
 8003674:	d005      	beq.n	8003682 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800367a:	f043 0208 	orr.w	r2, r3, #8
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003686:	2b00      	cmp	r3, #0
 8003688:	d078      	beq.n	800377c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	f003 0320 	and.w	r3, r3, #32
 8003690:	2b00      	cmp	r3, #0
 8003692:	d007      	beq.n	80036a4 <HAL_UART_IRQHandler+0x11c>
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	f003 0320 	and.w	r3, r3, #32
 800369a:	2b00      	cmp	r3, #0
 800369c:	d002      	beq.n	80036a4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f000 f970 	bl	8003984 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	695b      	ldr	r3, [r3, #20]
 80036aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ae:	2b40      	cmp	r3, #64	; 0x40
 80036b0:	bf0c      	ite	eq
 80036b2:	2301      	moveq	r3, #1
 80036b4:	2300      	movne	r3, #0
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036be:	f003 0308 	and.w	r3, r3, #8
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d102      	bne.n	80036cc <HAL_UART_IRQHandler+0x144>
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d031      	beq.n	8003730 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f000 f8b9 	bl	8003844 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	695b      	ldr	r3, [r3, #20]
 80036d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036dc:	2b40      	cmp	r3, #64	; 0x40
 80036de:	d123      	bne.n	8003728 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	695a      	ldr	r2, [r3, #20]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036ee:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d013      	beq.n	8003720 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036fc:	4a21      	ldr	r2, [pc, #132]	; (8003784 <HAL_UART_IRQHandler+0x1fc>)
 80036fe:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003704:	4618      	mov	r0, r3
 8003706:	f7fe fdab 	bl	8002260 <HAL_DMA_Abort_IT>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d016      	beq.n	800373e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003714:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800371a:	4610      	mov	r0, r2
 800371c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800371e:	e00e      	b.n	800373e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 f83b 	bl	800379c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003726:	e00a      	b.n	800373e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f000 f837 	bl	800379c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800372e:	e006      	b.n	800373e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f000 f833 	bl	800379c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2200      	movs	r2, #0
 800373a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800373c:	e01e      	b.n	800377c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800373e:	bf00      	nop
    return;
 8003740:	e01c      	b.n	800377c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003748:	2b00      	cmp	r3, #0
 800374a:	d008      	beq.n	800375e <HAL_UART_IRQHandler+0x1d6>
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003752:	2b00      	cmp	r3, #0
 8003754:	d003      	beq.n	800375e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f000 f8a6 	bl	80038a8 <UART_Transmit_IT>
    return;
 800375c:	e00f      	b.n	800377e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003764:	2b00      	cmp	r3, #0
 8003766:	d00a      	beq.n	800377e <HAL_UART_IRQHandler+0x1f6>
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800376e:	2b00      	cmp	r3, #0
 8003770:	d005      	beq.n	800377e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f000 f8ee 	bl	8003954 <UART_EndTransmit_IT>
    return;
 8003778:	bf00      	nop
 800377a:	e000      	b.n	800377e <HAL_UART_IRQHandler+0x1f6>
    return;
 800377c:	bf00      	nop
  }
}
 800377e:	3720      	adds	r7, #32
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	08003881 	.word	0x08003881

08003788 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003790:	bf00      	nop
 8003792:	370c      	adds	r7, #12
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr

0800379c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800379c:	b480      	push	{r7}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80037a4:	bf00      	nop
 80037a6:	370c      	adds	r7, #12
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	603b      	str	r3, [r7, #0]
 80037bc:	4613      	mov	r3, r2
 80037be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037c0:	e02c      	b.n	800381c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037c2:	69bb      	ldr	r3, [r7, #24]
 80037c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037c8:	d028      	beq.n	800381c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d007      	beq.n	80037e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80037d0:	f7fe fb7a 	bl	8001ec8 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	69ba      	ldr	r2, [r7, #24]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d21d      	bcs.n	800381c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	68da      	ldr	r2, [r3, #12]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80037ee:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	695a      	ldr	r2, [r3, #20]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f022 0201 	bic.w	r2, r2, #1
 80037fe:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2220      	movs	r2, #32
 8003804:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2220      	movs	r2, #32
 800380c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003818:	2303      	movs	r3, #3
 800381a:	e00f      	b.n	800383c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	4013      	ands	r3, r2
 8003826:	68ba      	ldr	r2, [r7, #8]
 8003828:	429a      	cmp	r2, r3
 800382a:	bf0c      	ite	eq
 800382c:	2301      	moveq	r3, #1
 800382e:	2300      	movne	r3, #0
 8003830:	b2db      	uxtb	r3, r3
 8003832:	461a      	mov	r2, r3
 8003834:	79fb      	ldrb	r3, [r7, #7]
 8003836:	429a      	cmp	r2, r3
 8003838:	d0c3      	beq.n	80037c2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800383a:	2300      	movs	r3, #0
}
 800383c:	4618      	mov	r0, r3
 800383e:	3710      	adds	r7, #16
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	68da      	ldr	r2, [r3, #12]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800385a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	695a      	ldr	r2, [r3, #20]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 0201 	bic.w	r2, r2, #1
 800386a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2220      	movs	r2, #32
 8003870:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003874:	bf00      	nop
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800388c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2200      	movs	r2, #0
 8003898:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800389a:	68f8      	ldr	r0, [r7, #12]
 800389c:	f7ff ff7e 	bl	800379c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038a0:	bf00      	nop
 80038a2:	3710      	adds	r7, #16
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b085      	sub	sp, #20
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	2b21      	cmp	r3, #33	; 0x21
 80038ba:	d144      	bne.n	8003946 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038c4:	d11a      	bne.n	80038fc <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a1b      	ldr	r3, [r3, #32]
 80038ca:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	881b      	ldrh	r3, [r3, #0]
 80038d0:	461a      	mov	r2, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038da:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	691b      	ldr	r3, [r3, #16]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d105      	bne.n	80038f0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a1b      	ldr	r3, [r3, #32]
 80038e8:	1c9a      	adds	r2, r3, #2
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	621a      	str	r2, [r3, #32]
 80038ee:	e00e      	b.n	800390e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a1b      	ldr	r3, [r3, #32]
 80038f4:	1c5a      	adds	r2, r3, #1
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	621a      	str	r2, [r3, #32]
 80038fa:	e008      	b.n	800390e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a1b      	ldr	r3, [r3, #32]
 8003900:	1c59      	adds	r1, r3, #1
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	6211      	str	r1, [r2, #32]
 8003906:	781a      	ldrb	r2, [r3, #0]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003912:	b29b      	uxth	r3, r3
 8003914:	3b01      	subs	r3, #1
 8003916:	b29b      	uxth	r3, r3
 8003918:	687a      	ldr	r2, [r7, #4]
 800391a:	4619      	mov	r1, r3
 800391c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800391e:	2b00      	cmp	r3, #0
 8003920:	d10f      	bne.n	8003942 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	68da      	ldr	r2, [r3, #12]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003930:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	68da      	ldr	r2, [r3, #12]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003940:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003942:	2300      	movs	r3, #0
 8003944:	e000      	b.n	8003948 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003946:	2302      	movs	r3, #2
  }
}
 8003948:	4618      	mov	r0, r3
 800394a:	3714      	adds	r7, #20
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr

08003954 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	68da      	ldr	r2, [r3, #12]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800396a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2220      	movs	r2, #32
 8003970:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f7ff ff07 	bl	8003788 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800397a:	2300      	movs	r3, #0
}
 800397c:	4618      	mov	r0, r3
 800397e:	3708      	adds	r7, #8
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003992:	b2db      	uxtb	r3, r3
 8003994:	2b22      	cmp	r3, #34	; 0x22
 8003996:	d171      	bne.n	8003a7c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039a0:	d123      	bne.n	80039ea <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039a6:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	691b      	ldr	r3, [r3, #16]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d10e      	bne.n	80039ce <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039bc:	b29a      	uxth	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039c6:	1c9a      	adds	r2, r3, #2
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	629a      	str	r2, [r3, #40]	; 0x28
 80039cc:	e029      	b.n	8003a22 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	b29a      	uxth	r2, r3
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e2:	1c5a      	adds	r2, r3, #1
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	629a      	str	r2, [r3, #40]	; 0x28
 80039e8:	e01b      	b.n	8003a22 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d10a      	bne.n	8003a08 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	6858      	ldr	r0, [r3, #4]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039fc:	1c59      	adds	r1, r3, #1
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	6291      	str	r1, [r2, #40]	; 0x28
 8003a02:	b2c2      	uxtb	r2, r0
 8003a04:	701a      	strb	r2, [r3, #0]
 8003a06:	e00c      	b.n	8003a22 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	b2da      	uxtb	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a14:	1c58      	adds	r0, r3, #1
 8003a16:	6879      	ldr	r1, [r7, #4]
 8003a18:	6288      	str	r0, [r1, #40]	; 0x28
 8003a1a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003a1e:	b2d2      	uxtb	r2, r2
 8003a20:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a26:	b29b      	uxth	r3, r3
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	4619      	mov	r1, r3
 8003a30:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d120      	bne.n	8003a78 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	68da      	ldr	r2, [r3, #12]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f022 0220 	bic.w	r2, r2, #32
 8003a44:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	68da      	ldr	r2, [r3, #12]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a54:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	695a      	ldr	r2, [r3, #20]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f022 0201 	bic.w	r2, r2, #1
 8003a64:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2220      	movs	r2, #32
 8003a6a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f7fd fe7c 	bl	800176c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003a74:	2300      	movs	r3, #0
 8003a76:	e002      	b.n	8003a7e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	e000      	b.n	8003a7e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003a7c:	2302      	movs	r3, #2
  }
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3710      	adds	r7, #16
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
	...

08003a88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a8c:	b085      	sub	sp, #20
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	68da      	ldr	r2, [r3, #12]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	430a      	orrs	r2, r1
 8003aa6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	689a      	ldr	r2, [r3, #8]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	691b      	ldr	r3, [r3, #16]
 8003ab0:	431a      	orrs	r2, r3
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	431a      	orrs	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	69db      	ldr	r3, [r3, #28]
 8003abc:	4313      	orrs	r3, r2
 8003abe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003aca:	f023 030c 	bic.w	r3, r3, #12
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	6812      	ldr	r2, [r2, #0]
 8003ad2:	68f9      	ldr	r1, [r7, #12]
 8003ad4:	430b      	orrs	r3, r1
 8003ad6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	695b      	ldr	r3, [r3, #20]
 8003ade:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	699a      	ldr	r2, [r3, #24]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	430a      	orrs	r2, r1
 8003aec:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	69db      	ldr	r3, [r3, #28]
 8003af2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003af6:	f040 818b 	bne.w	8003e10 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4ac1      	ldr	r2, [pc, #772]	; (8003e04 <UART_SetConfig+0x37c>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d005      	beq.n	8003b10 <UART_SetConfig+0x88>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4abf      	ldr	r2, [pc, #764]	; (8003e08 <UART_SetConfig+0x380>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	f040 80bd 	bne.w	8003c8a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003b10:	f7ff fbea 	bl	80032e8 <HAL_RCC_GetPCLK2Freq>
 8003b14:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	461d      	mov	r5, r3
 8003b1a:	f04f 0600 	mov.w	r6, #0
 8003b1e:	46a8      	mov	r8, r5
 8003b20:	46b1      	mov	r9, r6
 8003b22:	eb18 0308 	adds.w	r3, r8, r8
 8003b26:	eb49 0409 	adc.w	r4, r9, r9
 8003b2a:	4698      	mov	r8, r3
 8003b2c:	46a1      	mov	r9, r4
 8003b2e:	eb18 0805 	adds.w	r8, r8, r5
 8003b32:	eb49 0906 	adc.w	r9, r9, r6
 8003b36:	f04f 0100 	mov.w	r1, #0
 8003b3a:	f04f 0200 	mov.w	r2, #0
 8003b3e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003b42:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003b46:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003b4a:	4688      	mov	r8, r1
 8003b4c:	4691      	mov	r9, r2
 8003b4e:	eb18 0005 	adds.w	r0, r8, r5
 8003b52:	eb49 0106 	adc.w	r1, r9, r6
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	461d      	mov	r5, r3
 8003b5c:	f04f 0600 	mov.w	r6, #0
 8003b60:	196b      	adds	r3, r5, r5
 8003b62:	eb46 0406 	adc.w	r4, r6, r6
 8003b66:	461a      	mov	r2, r3
 8003b68:	4623      	mov	r3, r4
 8003b6a:	f7fd f815 	bl	8000b98 <__aeabi_uldivmod>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	460c      	mov	r4, r1
 8003b72:	461a      	mov	r2, r3
 8003b74:	4ba5      	ldr	r3, [pc, #660]	; (8003e0c <UART_SetConfig+0x384>)
 8003b76:	fba3 2302 	umull	r2, r3, r3, r2
 8003b7a:	095b      	lsrs	r3, r3, #5
 8003b7c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	461d      	mov	r5, r3
 8003b84:	f04f 0600 	mov.w	r6, #0
 8003b88:	46a9      	mov	r9, r5
 8003b8a:	46b2      	mov	sl, r6
 8003b8c:	eb19 0309 	adds.w	r3, r9, r9
 8003b90:	eb4a 040a 	adc.w	r4, sl, sl
 8003b94:	4699      	mov	r9, r3
 8003b96:	46a2      	mov	sl, r4
 8003b98:	eb19 0905 	adds.w	r9, r9, r5
 8003b9c:	eb4a 0a06 	adc.w	sl, sl, r6
 8003ba0:	f04f 0100 	mov.w	r1, #0
 8003ba4:	f04f 0200 	mov.w	r2, #0
 8003ba8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003bac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003bb0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003bb4:	4689      	mov	r9, r1
 8003bb6:	4692      	mov	sl, r2
 8003bb8:	eb19 0005 	adds.w	r0, r9, r5
 8003bbc:	eb4a 0106 	adc.w	r1, sl, r6
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	461d      	mov	r5, r3
 8003bc6:	f04f 0600 	mov.w	r6, #0
 8003bca:	196b      	adds	r3, r5, r5
 8003bcc:	eb46 0406 	adc.w	r4, r6, r6
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	4623      	mov	r3, r4
 8003bd4:	f7fc ffe0 	bl	8000b98 <__aeabi_uldivmod>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	460c      	mov	r4, r1
 8003bdc:	461a      	mov	r2, r3
 8003bde:	4b8b      	ldr	r3, [pc, #556]	; (8003e0c <UART_SetConfig+0x384>)
 8003be0:	fba3 1302 	umull	r1, r3, r3, r2
 8003be4:	095b      	lsrs	r3, r3, #5
 8003be6:	2164      	movs	r1, #100	; 0x64
 8003be8:	fb01 f303 	mul.w	r3, r1, r3
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	00db      	lsls	r3, r3, #3
 8003bf0:	3332      	adds	r3, #50	; 0x32
 8003bf2:	4a86      	ldr	r2, [pc, #536]	; (8003e0c <UART_SetConfig+0x384>)
 8003bf4:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf8:	095b      	lsrs	r3, r3, #5
 8003bfa:	005b      	lsls	r3, r3, #1
 8003bfc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003c00:	4498      	add	r8, r3
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	461d      	mov	r5, r3
 8003c06:	f04f 0600 	mov.w	r6, #0
 8003c0a:	46a9      	mov	r9, r5
 8003c0c:	46b2      	mov	sl, r6
 8003c0e:	eb19 0309 	adds.w	r3, r9, r9
 8003c12:	eb4a 040a 	adc.w	r4, sl, sl
 8003c16:	4699      	mov	r9, r3
 8003c18:	46a2      	mov	sl, r4
 8003c1a:	eb19 0905 	adds.w	r9, r9, r5
 8003c1e:	eb4a 0a06 	adc.w	sl, sl, r6
 8003c22:	f04f 0100 	mov.w	r1, #0
 8003c26:	f04f 0200 	mov.w	r2, #0
 8003c2a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003c2e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003c32:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003c36:	4689      	mov	r9, r1
 8003c38:	4692      	mov	sl, r2
 8003c3a:	eb19 0005 	adds.w	r0, r9, r5
 8003c3e:	eb4a 0106 	adc.w	r1, sl, r6
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	461d      	mov	r5, r3
 8003c48:	f04f 0600 	mov.w	r6, #0
 8003c4c:	196b      	adds	r3, r5, r5
 8003c4e:	eb46 0406 	adc.w	r4, r6, r6
 8003c52:	461a      	mov	r2, r3
 8003c54:	4623      	mov	r3, r4
 8003c56:	f7fc ff9f 	bl	8000b98 <__aeabi_uldivmod>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	460c      	mov	r4, r1
 8003c5e:	461a      	mov	r2, r3
 8003c60:	4b6a      	ldr	r3, [pc, #424]	; (8003e0c <UART_SetConfig+0x384>)
 8003c62:	fba3 1302 	umull	r1, r3, r3, r2
 8003c66:	095b      	lsrs	r3, r3, #5
 8003c68:	2164      	movs	r1, #100	; 0x64
 8003c6a:	fb01 f303 	mul.w	r3, r1, r3
 8003c6e:	1ad3      	subs	r3, r2, r3
 8003c70:	00db      	lsls	r3, r3, #3
 8003c72:	3332      	adds	r3, #50	; 0x32
 8003c74:	4a65      	ldr	r2, [pc, #404]	; (8003e0c <UART_SetConfig+0x384>)
 8003c76:	fba2 2303 	umull	r2, r3, r2, r3
 8003c7a:	095b      	lsrs	r3, r3, #5
 8003c7c:	f003 0207 	and.w	r2, r3, #7
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4442      	add	r2, r8
 8003c86:	609a      	str	r2, [r3, #8]
 8003c88:	e26f      	b.n	800416a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003c8a:	f7ff fb19 	bl	80032c0 <HAL_RCC_GetPCLK1Freq>
 8003c8e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	461d      	mov	r5, r3
 8003c94:	f04f 0600 	mov.w	r6, #0
 8003c98:	46a8      	mov	r8, r5
 8003c9a:	46b1      	mov	r9, r6
 8003c9c:	eb18 0308 	adds.w	r3, r8, r8
 8003ca0:	eb49 0409 	adc.w	r4, r9, r9
 8003ca4:	4698      	mov	r8, r3
 8003ca6:	46a1      	mov	r9, r4
 8003ca8:	eb18 0805 	adds.w	r8, r8, r5
 8003cac:	eb49 0906 	adc.w	r9, r9, r6
 8003cb0:	f04f 0100 	mov.w	r1, #0
 8003cb4:	f04f 0200 	mov.w	r2, #0
 8003cb8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003cbc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003cc0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003cc4:	4688      	mov	r8, r1
 8003cc6:	4691      	mov	r9, r2
 8003cc8:	eb18 0005 	adds.w	r0, r8, r5
 8003ccc:	eb49 0106 	adc.w	r1, r9, r6
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	461d      	mov	r5, r3
 8003cd6:	f04f 0600 	mov.w	r6, #0
 8003cda:	196b      	adds	r3, r5, r5
 8003cdc:	eb46 0406 	adc.w	r4, r6, r6
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	4623      	mov	r3, r4
 8003ce4:	f7fc ff58 	bl	8000b98 <__aeabi_uldivmod>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	460c      	mov	r4, r1
 8003cec:	461a      	mov	r2, r3
 8003cee:	4b47      	ldr	r3, [pc, #284]	; (8003e0c <UART_SetConfig+0x384>)
 8003cf0:	fba3 2302 	umull	r2, r3, r3, r2
 8003cf4:	095b      	lsrs	r3, r3, #5
 8003cf6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	461d      	mov	r5, r3
 8003cfe:	f04f 0600 	mov.w	r6, #0
 8003d02:	46a9      	mov	r9, r5
 8003d04:	46b2      	mov	sl, r6
 8003d06:	eb19 0309 	adds.w	r3, r9, r9
 8003d0a:	eb4a 040a 	adc.w	r4, sl, sl
 8003d0e:	4699      	mov	r9, r3
 8003d10:	46a2      	mov	sl, r4
 8003d12:	eb19 0905 	adds.w	r9, r9, r5
 8003d16:	eb4a 0a06 	adc.w	sl, sl, r6
 8003d1a:	f04f 0100 	mov.w	r1, #0
 8003d1e:	f04f 0200 	mov.w	r2, #0
 8003d22:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d26:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003d2a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003d2e:	4689      	mov	r9, r1
 8003d30:	4692      	mov	sl, r2
 8003d32:	eb19 0005 	adds.w	r0, r9, r5
 8003d36:	eb4a 0106 	adc.w	r1, sl, r6
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	461d      	mov	r5, r3
 8003d40:	f04f 0600 	mov.w	r6, #0
 8003d44:	196b      	adds	r3, r5, r5
 8003d46:	eb46 0406 	adc.w	r4, r6, r6
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	4623      	mov	r3, r4
 8003d4e:	f7fc ff23 	bl	8000b98 <__aeabi_uldivmod>
 8003d52:	4603      	mov	r3, r0
 8003d54:	460c      	mov	r4, r1
 8003d56:	461a      	mov	r2, r3
 8003d58:	4b2c      	ldr	r3, [pc, #176]	; (8003e0c <UART_SetConfig+0x384>)
 8003d5a:	fba3 1302 	umull	r1, r3, r3, r2
 8003d5e:	095b      	lsrs	r3, r3, #5
 8003d60:	2164      	movs	r1, #100	; 0x64
 8003d62:	fb01 f303 	mul.w	r3, r1, r3
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	00db      	lsls	r3, r3, #3
 8003d6a:	3332      	adds	r3, #50	; 0x32
 8003d6c:	4a27      	ldr	r2, [pc, #156]	; (8003e0c <UART_SetConfig+0x384>)
 8003d6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d72:	095b      	lsrs	r3, r3, #5
 8003d74:	005b      	lsls	r3, r3, #1
 8003d76:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003d7a:	4498      	add	r8, r3
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	461d      	mov	r5, r3
 8003d80:	f04f 0600 	mov.w	r6, #0
 8003d84:	46a9      	mov	r9, r5
 8003d86:	46b2      	mov	sl, r6
 8003d88:	eb19 0309 	adds.w	r3, r9, r9
 8003d8c:	eb4a 040a 	adc.w	r4, sl, sl
 8003d90:	4699      	mov	r9, r3
 8003d92:	46a2      	mov	sl, r4
 8003d94:	eb19 0905 	adds.w	r9, r9, r5
 8003d98:	eb4a 0a06 	adc.w	sl, sl, r6
 8003d9c:	f04f 0100 	mov.w	r1, #0
 8003da0:	f04f 0200 	mov.w	r2, #0
 8003da4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003da8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003dac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003db0:	4689      	mov	r9, r1
 8003db2:	4692      	mov	sl, r2
 8003db4:	eb19 0005 	adds.w	r0, r9, r5
 8003db8:	eb4a 0106 	adc.w	r1, sl, r6
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	461d      	mov	r5, r3
 8003dc2:	f04f 0600 	mov.w	r6, #0
 8003dc6:	196b      	adds	r3, r5, r5
 8003dc8:	eb46 0406 	adc.w	r4, r6, r6
 8003dcc:	461a      	mov	r2, r3
 8003dce:	4623      	mov	r3, r4
 8003dd0:	f7fc fee2 	bl	8000b98 <__aeabi_uldivmod>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	460c      	mov	r4, r1
 8003dd8:	461a      	mov	r2, r3
 8003dda:	4b0c      	ldr	r3, [pc, #48]	; (8003e0c <UART_SetConfig+0x384>)
 8003ddc:	fba3 1302 	umull	r1, r3, r3, r2
 8003de0:	095b      	lsrs	r3, r3, #5
 8003de2:	2164      	movs	r1, #100	; 0x64
 8003de4:	fb01 f303 	mul.w	r3, r1, r3
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	00db      	lsls	r3, r3, #3
 8003dec:	3332      	adds	r3, #50	; 0x32
 8003dee:	4a07      	ldr	r2, [pc, #28]	; (8003e0c <UART_SetConfig+0x384>)
 8003df0:	fba2 2303 	umull	r2, r3, r2, r3
 8003df4:	095b      	lsrs	r3, r3, #5
 8003df6:	f003 0207 	and.w	r2, r3, #7
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4442      	add	r2, r8
 8003e00:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8003e02:	e1b2      	b.n	800416a <UART_SetConfig+0x6e2>
 8003e04:	40011000 	.word	0x40011000
 8003e08:	40011400 	.word	0x40011400
 8003e0c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4ad7      	ldr	r2, [pc, #860]	; (8004174 <UART_SetConfig+0x6ec>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d005      	beq.n	8003e26 <UART_SetConfig+0x39e>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4ad6      	ldr	r2, [pc, #856]	; (8004178 <UART_SetConfig+0x6f0>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	f040 80d1 	bne.w	8003fc8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e26:	f7ff fa5f 	bl	80032e8 <HAL_RCC_GetPCLK2Freq>
 8003e2a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	469a      	mov	sl, r3
 8003e30:	f04f 0b00 	mov.w	fp, #0
 8003e34:	46d0      	mov	r8, sl
 8003e36:	46d9      	mov	r9, fp
 8003e38:	eb18 0308 	adds.w	r3, r8, r8
 8003e3c:	eb49 0409 	adc.w	r4, r9, r9
 8003e40:	4698      	mov	r8, r3
 8003e42:	46a1      	mov	r9, r4
 8003e44:	eb18 080a 	adds.w	r8, r8, sl
 8003e48:	eb49 090b 	adc.w	r9, r9, fp
 8003e4c:	f04f 0100 	mov.w	r1, #0
 8003e50:	f04f 0200 	mov.w	r2, #0
 8003e54:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003e58:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003e5c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003e60:	4688      	mov	r8, r1
 8003e62:	4691      	mov	r9, r2
 8003e64:	eb1a 0508 	adds.w	r5, sl, r8
 8003e68:	eb4b 0609 	adc.w	r6, fp, r9
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	4619      	mov	r1, r3
 8003e72:	f04f 0200 	mov.w	r2, #0
 8003e76:	f04f 0300 	mov.w	r3, #0
 8003e7a:	f04f 0400 	mov.w	r4, #0
 8003e7e:	0094      	lsls	r4, r2, #2
 8003e80:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003e84:	008b      	lsls	r3, r1, #2
 8003e86:	461a      	mov	r2, r3
 8003e88:	4623      	mov	r3, r4
 8003e8a:	4628      	mov	r0, r5
 8003e8c:	4631      	mov	r1, r6
 8003e8e:	f7fc fe83 	bl	8000b98 <__aeabi_uldivmod>
 8003e92:	4603      	mov	r3, r0
 8003e94:	460c      	mov	r4, r1
 8003e96:	461a      	mov	r2, r3
 8003e98:	4bb8      	ldr	r3, [pc, #736]	; (800417c <UART_SetConfig+0x6f4>)
 8003e9a:	fba3 2302 	umull	r2, r3, r3, r2
 8003e9e:	095b      	lsrs	r3, r3, #5
 8003ea0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	469b      	mov	fp, r3
 8003ea8:	f04f 0c00 	mov.w	ip, #0
 8003eac:	46d9      	mov	r9, fp
 8003eae:	46e2      	mov	sl, ip
 8003eb0:	eb19 0309 	adds.w	r3, r9, r9
 8003eb4:	eb4a 040a 	adc.w	r4, sl, sl
 8003eb8:	4699      	mov	r9, r3
 8003eba:	46a2      	mov	sl, r4
 8003ebc:	eb19 090b 	adds.w	r9, r9, fp
 8003ec0:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003ec4:	f04f 0100 	mov.w	r1, #0
 8003ec8:	f04f 0200 	mov.w	r2, #0
 8003ecc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003ed0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003ed4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003ed8:	4689      	mov	r9, r1
 8003eda:	4692      	mov	sl, r2
 8003edc:	eb1b 0509 	adds.w	r5, fp, r9
 8003ee0:	eb4c 060a 	adc.w	r6, ip, sl
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	4619      	mov	r1, r3
 8003eea:	f04f 0200 	mov.w	r2, #0
 8003eee:	f04f 0300 	mov.w	r3, #0
 8003ef2:	f04f 0400 	mov.w	r4, #0
 8003ef6:	0094      	lsls	r4, r2, #2
 8003ef8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003efc:	008b      	lsls	r3, r1, #2
 8003efe:	461a      	mov	r2, r3
 8003f00:	4623      	mov	r3, r4
 8003f02:	4628      	mov	r0, r5
 8003f04:	4631      	mov	r1, r6
 8003f06:	f7fc fe47 	bl	8000b98 <__aeabi_uldivmod>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	460c      	mov	r4, r1
 8003f0e:	461a      	mov	r2, r3
 8003f10:	4b9a      	ldr	r3, [pc, #616]	; (800417c <UART_SetConfig+0x6f4>)
 8003f12:	fba3 1302 	umull	r1, r3, r3, r2
 8003f16:	095b      	lsrs	r3, r3, #5
 8003f18:	2164      	movs	r1, #100	; 0x64
 8003f1a:	fb01 f303 	mul.w	r3, r1, r3
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	011b      	lsls	r3, r3, #4
 8003f22:	3332      	adds	r3, #50	; 0x32
 8003f24:	4a95      	ldr	r2, [pc, #596]	; (800417c <UART_SetConfig+0x6f4>)
 8003f26:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2a:	095b      	lsrs	r3, r3, #5
 8003f2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f30:	4498      	add	r8, r3
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	469b      	mov	fp, r3
 8003f36:	f04f 0c00 	mov.w	ip, #0
 8003f3a:	46d9      	mov	r9, fp
 8003f3c:	46e2      	mov	sl, ip
 8003f3e:	eb19 0309 	adds.w	r3, r9, r9
 8003f42:	eb4a 040a 	adc.w	r4, sl, sl
 8003f46:	4699      	mov	r9, r3
 8003f48:	46a2      	mov	sl, r4
 8003f4a:	eb19 090b 	adds.w	r9, r9, fp
 8003f4e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003f52:	f04f 0100 	mov.w	r1, #0
 8003f56:	f04f 0200 	mov.w	r2, #0
 8003f5a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f5e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003f62:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003f66:	4689      	mov	r9, r1
 8003f68:	4692      	mov	sl, r2
 8003f6a:	eb1b 0509 	adds.w	r5, fp, r9
 8003f6e:	eb4c 060a 	adc.w	r6, ip, sl
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	4619      	mov	r1, r3
 8003f78:	f04f 0200 	mov.w	r2, #0
 8003f7c:	f04f 0300 	mov.w	r3, #0
 8003f80:	f04f 0400 	mov.w	r4, #0
 8003f84:	0094      	lsls	r4, r2, #2
 8003f86:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003f8a:	008b      	lsls	r3, r1, #2
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	4623      	mov	r3, r4
 8003f90:	4628      	mov	r0, r5
 8003f92:	4631      	mov	r1, r6
 8003f94:	f7fc fe00 	bl	8000b98 <__aeabi_uldivmod>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	460c      	mov	r4, r1
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	4b77      	ldr	r3, [pc, #476]	; (800417c <UART_SetConfig+0x6f4>)
 8003fa0:	fba3 1302 	umull	r1, r3, r3, r2
 8003fa4:	095b      	lsrs	r3, r3, #5
 8003fa6:	2164      	movs	r1, #100	; 0x64
 8003fa8:	fb01 f303 	mul.w	r3, r1, r3
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	011b      	lsls	r3, r3, #4
 8003fb0:	3332      	adds	r3, #50	; 0x32
 8003fb2:	4a72      	ldr	r2, [pc, #456]	; (800417c <UART_SetConfig+0x6f4>)
 8003fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fb8:	095b      	lsrs	r3, r3, #5
 8003fba:	f003 020f 	and.w	r2, r3, #15
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4442      	add	r2, r8
 8003fc4:	609a      	str	r2, [r3, #8]
 8003fc6:	e0d0      	b.n	800416a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003fc8:	f7ff f97a 	bl	80032c0 <HAL_RCC_GetPCLK1Freq>
 8003fcc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	469a      	mov	sl, r3
 8003fd2:	f04f 0b00 	mov.w	fp, #0
 8003fd6:	46d0      	mov	r8, sl
 8003fd8:	46d9      	mov	r9, fp
 8003fda:	eb18 0308 	adds.w	r3, r8, r8
 8003fde:	eb49 0409 	adc.w	r4, r9, r9
 8003fe2:	4698      	mov	r8, r3
 8003fe4:	46a1      	mov	r9, r4
 8003fe6:	eb18 080a 	adds.w	r8, r8, sl
 8003fea:	eb49 090b 	adc.w	r9, r9, fp
 8003fee:	f04f 0100 	mov.w	r1, #0
 8003ff2:	f04f 0200 	mov.w	r2, #0
 8003ff6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003ffa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003ffe:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004002:	4688      	mov	r8, r1
 8004004:	4691      	mov	r9, r2
 8004006:	eb1a 0508 	adds.w	r5, sl, r8
 800400a:	eb4b 0609 	adc.w	r6, fp, r9
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	4619      	mov	r1, r3
 8004014:	f04f 0200 	mov.w	r2, #0
 8004018:	f04f 0300 	mov.w	r3, #0
 800401c:	f04f 0400 	mov.w	r4, #0
 8004020:	0094      	lsls	r4, r2, #2
 8004022:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004026:	008b      	lsls	r3, r1, #2
 8004028:	461a      	mov	r2, r3
 800402a:	4623      	mov	r3, r4
 800402c:	4628      	mov	r0, r5
 800402e:	4631      	mov	r1, r6
 8004030:	f7fc fdb2 	bl	8000b98 <__aeabi_uldivmod>
 8004034:	4603      	mov	r3, r0
 8004036:	460c      	mov	r4, r1
 8004038:	461a      	mov	r2, r3
 800403a:	4b50      	ldr	r3, [pc, #320]	; (800417c <UART_SetConfig+0x6f4>)
 800403c:	fba3 2302 	umull	r2, r3, r3, r2
 8004040:	095b      	lsrs	r3, r3, #5
 8004042:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	469b      	mov	fp, r3
 800404a:	f04f 0c00 	mov.w	ip, #0
 800404e:	46d9      	mov	r9, fp
 8004050:	46e2      	mov	sl, ip
 8004052:	eb19 0309 	adds.w	r3, r9, r9
 8004056:	eb4a 040a 	adc.w	r4, sl, sl
 800405a:	4699      	mov	r9, r3
 800405c:	46a2      	mov	sl, r4
 800405e:	eb19 090b 	adds.w	r9, r9, fp
 8004062:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004066:	f04f 0100 	mov.w	r1, #0
 800406a:	f04f 0200 	mov.w	r2, #0
 800406e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004072:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004076:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800407a:	4689      	mov	r9, r1
 800407c:	4692      	mov	sl, r2
 800407e:	eb1b 0509 	adds.w	r5, fp, r9
 8004082:	eb4c 060a 	adc.w	r6, ip, sl
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	4619      	mov	r1, r3
 800408c:	f04f 0200 	mov.w	r2, #0
 8004090:	f04f 0300 	mov.w	r3, #0
 8004094:	f04f 0400 	mov.w	r4, #0
 8004098:	0094      	lsls	r4, r2, #2
 800409a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800409e:	008b      	lsls	r3, r1, #2
 80040a0:	461a      	mov	r2, r3
 80040a2:	4623      	mov	r3, r4
 80040a4:	4628      	mov	r0, r5
 80040a6:	4631      	mov	r1, r6
 80040a8:	f7fc fd76 	bl	8000b98 <__aeabi_uldivmod>
 80040ac:	4603      	mov	r3, r0
 80040ae:	460c      	mov	r4, r1
 80040b0:	461a      	mov	r2, r3
 80040b2:	4b32      	ldr	r3, [pc, #200]	; (800417c <UART_SetConfig+0x6f4>)
 80040b4:	fba3 1302 	umull	r1, r3, r3, r2
 80040b8:	095b      	lsrs	r3, r3, #5
 80040ba:	2164      	movs	r1, #100	; 0x64
 80040bc:	fb01 f303 	mul.w	r3, r1, r3
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	011b      	lsls	r3, r3, #4
 80040c4:	3332      	adds	r3, #50	; 0x32
 80040c6:	4a2d      	ldr	r2, [pc, #180]	; (800417c <UART_SetConfig+0x6f4>)
 80040c8:	fba2 2303 	umull	r2, r3, r2, r3
 80040cc:	095b      	lsrs	r3, r3, #5
 80040ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040d2:	4498      	add	r8, r3
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	469b      	mov	fp, r3
 80040d8:	f04f 0c00 	mov.w	ip, #0
 80040dc:	46d9      	mov	r9, fp
 80040de:	46e2      	mov	sl, ip
 80040e0:	eb19 0309 	adds.w	r3, r9, r9
 80040e4:	eb4a 040a 	adc.w	r4, sl, sl
 80040e8:	4699      	mov	r9, r3
 80040ea:	46a2      	mov	sl, r4
 80040ec:	eb19 090b 	adds.w	r9, r9, fp
 80040f0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80040f4:	f04f 0100 	mov.w	r1, #0
 80040f8:	f04f 0200 	mov.w	r2, #0
 80040fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004100:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004104:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004108:	4689      	mov	r9, r1
 800410a:	4692      	mov	sl, r2
 800410c:	eb1b 0509 	adds.w	r5, fp, r9
 8004110:	eb4c 060a 	adc.w	r6, ip, sl
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	4619      	mov	r1, r3
 800411a:	f04f 0200 	mov.w	r2, #0
 800411e:	f04f 0300 	mov.w	r3, #0
 8004122:	f04f 0400 	mov.w	r4, #0
 8004126:	0094      	lsls	r4, r2, #2
 8004128:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800412c:	008b      	lsls	r3, r1, #2
 800412e:	461a      	mov	r2, r3
 8004130:	4623      	mov	r3, r4
 8004132:	4628      	mov	r0, r5
 8004134:	4631      	mov	r1, r6
 8004136:	f7fc fd2f 	bl	8000b98 <__aeabi_uldivmod>
 800413a:	4603      	mov	r3, r0
 800413c:	460c      	mov	r4, r1
 800413e:	461a      	mov	r2, r3
 8004140:	4b0e      	ldr	r3, [pc, #56]	; (800417c <UART_SetConfig+0x6f4>)
 8004142:	fba3 1302 	umull	r1, r3, r3, r2
 8004146:	095b      	lsrs	r3, r3, #5
 8004148:	2164      	movs	r1, #100	; 0x64
 800414a:	fb01 f303 	mul.w	r3, r1, r3
 800414e:	1ad3      	subs	r3, r2, r3
 8004150:	011b      	lsls	r3, r3, #4
 8004152:	3332      	adds	r3, #50	; 0x32
 8004154:	4a09      	ldr	r2, [pc, #36]	; (800417c <UART_SetConfig+0x6f4>)
 8004156:	fba2 2303 	umull	r2, r3, r2, r3
 800415a:	095b      	lsrs	r3, r3, #5
 800415c:	f003 020f 	and.w	r2, r3, #15
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4442      	add	r2, r8
 8004166:	609a      	str	r2, [r3, #8]
}
 8004168:	e7ff      	b.n	800416a <UART_SetConfig+0x6e2>
 800416a:	bf00      	nop
 800416c:	3714      	adds	r7, #20
 800416e:	46bd      	mov	sp, r7
 8004170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004174:	40011000 	.word	0x40011000
 8004178:	40011400 	.word	0x40011400
 800417c:	51eb851f 	.word	0x51eb851f

08004180 <atol>:
 8004180:	220a      	movs	r2, #10
 8004182:	2100      	movs	r1, #0
 8004184:	f000 ba12 	b.w	80045ac <strtol>

08004188 <__errno>:
 8004188:	4b01      	ldr	r3, [pc, #4]	; (8004190 <__errno+0x8>)
 800418a:	6818      	ldr	r0, [r3, #0]
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	2000000c 	.word	0x2000000c

08004194 <exit>:
 8004194:	b508      	push	{r3, lr}
 8004196:	4b07      	ldr	r3, [pc, #28]	; (80041b4 <exit+0x20>)
 8004198:	4604      	mov	r4, r0
 800419a:	b113      	cbz	r3, 80041a2 <exit+0xe>
 800419c:	2100      	movs	r1, #0
 800419e:	f3af 8000 	nop.w
 80041a2:	4b05      	ldr	r3, [pc, #20]	; (80041b8 <exit+0x24>)
 80041a4:	6818      	ldr	r0, [r3, #0]
 80041a6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80041a8:	b103      	cbz	r3, 80041ac <exit+0x18>
 80041aa:	4798      	blx	r3
 80041ac:	4620      	mov	r0, r4
 80041ae:	f7fd fdaf 	bl	8001d10 <_exit>
 80041b2:	bf00      	nop
 80041b4:	00000000 	.word	0x00000000
 80041b8:	08005fa4 	.word	0x08005fa4

080041bc <__libc_init_array>:
 80041bc:	b570      	push	{r4, r5, r6, lr}
 80041be:	4e0d      	ldr	r6, [pc, #52]	; (80041f4 <__libc_init_array+0x38>)
 80041c0:	4c0d      	ldr	r4, [pc, #52]	; (80041f8 <__libc_init_array+0x3c>)
 80041c2:	1ba4      	subs	r4, r4, r6
 80041c4:	10a4      	asrs	r4, r4, #2
 80041c6:	2500      	movs	r5, #0
 80041c8:	42a5      	cmp	r5, r4
 80041ca:	d109      	bne.n	80041e0 <__libc_init_array+0x24>
 80041cc:	4e0b      	ldr	r6, [pc, #44]	; (80041fc <__libc_init_array+0x40>)
 80041ce:	4c0c      	ldr	r4, [pc, #48]	; (8004200 <__libc_init_array+0x44>)
 80041d0:	f001 febc 	bl	8005f4c <_init>
 80041d4:	1ba4      	subs	r4, r4, r6
 80041d6:	10a4      	asrs	r4, r4, #2
 80041d8:	2500      	movs	r5, #0
 80041da:	42a5      	cmp	r5, r4
 80041dc:	d105      	bne.n	80041ea <__libc_init_array+0x2e>
 80041de:	bd70      	pop	{r4, r5, r6, pc}
 80041e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041e4:	4798      	blx	r3
 80041e6:	3501      	adds	r5, #1
 80041e8:	e7ee      	b.n	80041c8 <__libc_init_array+0xc>
 80041ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041ee:	4798      	blx	r3
 80041f0:	3501      	adds	r5, #1
 80041f2:	e7f2      	b.n	80041da <__libc_init_array+0x1e>
 80041f4:	080062d0 	.word	0x080062d0
 80041f8:	080062d0 	.word	0x080062d0
 80041fc:	080062d0 	.word	0x080062d0
 8004200:	080062d4 	.word	0x080062d4

08004204 <malloc>:
 8004204:	4b02      	ldr	r3, [pc, #8]	; (8004210 <malloc+0xc>)
 8004206:	4601      	mov	r1, r0
 8004208:	6818      	ldr	r0, [r3, #0]
 800420a:	f000 b861 	b.w	80042d0 <_malloc_r>
 800420e:	bf00      	nop
 8004210:	2000000c 	.word	0x2000000c

08004214 <free>:
 8004214:	4b02      	ldr	r3, [pc, #8]	; (8004220 <free+0xc>)
 8004216:	4601      	mov	r1, r0
 8004218:	6818      	ldr	r0, [r3, #0]
 800421a:	f000 b80b 	b.w	8004234 <_free_r>
 800421e:	bf00      	nop
 8004220:	2000000c 	.word	0x2000000c

08004224 <memset>:
 8004224:	4402      	add	r2, r0
 8004226:	4603      	mov	r3, r0
 8004228:	4293      	cmp	r3, r2
 800422a:	d100      	bne.n	800422e <memset+0xa>
 800422c:	4770      	bx	lr
 800422e:	f803 1b01 	strb.w	r1, [r3], #1
 8004232:	e7f9      	b.n	8004228 <memset+0x4>

08004234 <_free_r>:
 8004234:	b538      	push	{r3, r4, r5, lr}
 8004236:	4605      	mov	r5, r0
 8004238:	2900      	cmp	r1, #0
 800423a:	d045      	beq.n	80042c8 <_free_r+0x94>
 800423c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004240:	1f0c      	subs	r4, r1, #4
 8004242:	2b00      	cmp	r3, #0
 8004244:	bfb8      	it	lt
 8004246:	18e4      	addlt	r4, r4, r3
 8004248:	f000 f9db 	bl	8004602 <__malloc_lock>
 800424c:	4a1f      	ldr	r2, [pc, #124]	; (80042cc <_free_r+0x98>)
 800424e:	6813      	ldr	r3, [r2, #0]
 8004250:	4610      	mov	r0, r2
 8004252:	b933      	cbnz	r3, 8004262 <_free_r+0x2e>
 8004254:	6063      	str	r3, [r4, #4]
 8004256:	6014      	str	r4, [r2, #0]
 8004258:	4628      	mov	r0, r5
 800425a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800425e:	f000 b9d1 	b.w	8004604 <__malloc_unlock>
 8004262:	42a3      	cmp	r3, r4
 8004264:	d90c      	bls.n	8004280 <_free_r+0x4c>
 8004266:	6821      	ldr	r1, [r4, #0]
 8004268:	1862      	adds	r2, r4, r1
 800426a:	4293      	cmp	r3, r2
 800426c:	bf04      	itt	eq
 800426e:	681a      	ldreq	r2, [r3, #0]
 8004270:	685b      	ldreq	r3, [r3, #4]
 8004272:	6063      	str	r3, [r4, #4]
 8004274:	bf04      	itt	eq
 8004276:	1852      	addeq	r2, r2, r1
 8004278:	6022      	streq	r2, [r4, #0]
 800427a:	6004      	str	r4, [r0, #0]
 800427c:	e7ec      	b.n	8004258 <_free_r+0x24>
 800427e:	4613      	mov	r3, r2
 8004280:	685a      	ldr	r2, [r3, #4]
 8004282:	b10a      	cbz	r2, 8004288 <_free_r+0x54>
 8004284:	42a2      	cmp	r2, r4
 8004286:	d9fa      	bls.n	800427e <_free_r+0x4a>
 8004288:	6819      	ldr	r1, [r3, #0]
 800428a:	1858      	adds	r0, r3, r1
 800428c:	42a0      	cmp	r0, r4
 800428e:	d10b      	bne.n	80042a8 <_free_r+0x74>
 8004290:	6820      	ldr	r0, [r4, #0]
 8004292:	4401      	add	r1, r0
 8004294:	1858      	adds	r0, r3, r1
 8004296:	4282      	cmp	r2, r0
 8004298:	6019      	str	r1, [r3, #0]
 800429a:	d1dd      	bne.n	8004258 <_free_r+0x24>
 800429c:	6810      	ldr	r0, [r2, #0]
 800429e:	6852      	ldr	r2, [r2, #4]
 80042a0:	605a      	str	r2, [r3, #4]
 80042a2:	4401      	add	r1, r0
 80042a4:	6019      	str	r1, [r3, #0]
 80042a6:	e7d7      	b.n	8004258 <_free_r+0x24>
 80042a8:	d902      	bls.n	80042b0 <_free_r+0x7c>
 80042aa:	230c      	movs	r3, #12
 80042ac:	602b      	str	r3, [r5, #0]
 80042ae:	e7d3      	b.n	8004258 <_free_r+0x24>
 80042b0:	6820      	ldr	r0, [r4, #0]
 80042b2:	1821      	adds	r1, r4, r0
 80042b4:	428a      	cmp	r2, r1
 80042b6:	bf04      	itt	eq
 80042b8:	6811      	ldreq	r1, [r2, #0]
 80042ba:	6852      	ldreq	r2, [r2, #4]
 80042bc:	6062      	str	r2, [r4, #4]
 80042be:	bf04      	itt	eq
 80042c0:	1809      	addeq	r1, r1, r0
 80042c2:	6021      	streq	r1, [r4, #0]
 80042c4:	605c      	str	r4, [r3, #4]
 80042c6:	e7c7      	b.n	8004258 <_free_r+0x24>
 80042c8:	bd38      	pop	{r3, r4, r5, pc}
 80042ca:	bf00      	nop
 80042cc:	200002f4 	.word	0x200002f4

080042d0 <_malloc_r>:
 80042d0:	b570      	push	{r4, r5, r6, lr}
 80042d2:	1ccd      	adds	r5, r1, #3
 80042d4:	f025 0503 	bic.w	r5, r5, #3
 80042d8:	3508      	adds	r5, #8
 80042da:	2d0c      	cmp	r5, #12
 80042dc:	bf38      	it	cc
 80042de:	250c      	movcc	r5, #12
 80042e0:	2d00      	cmp	r5, #0
 80042e2:	4606      	mov	r6, r0
 80042e4:	db01      	blt.n	80042ea <_malloc_r+0x1a>
 80042e6:	42a9      	cmp	r1, r5
 80042e8:	d903      	bls.n	80042f2 <_malloc_r+0x22>
 80042ea:	230c      	movs	r3, #12
 80042ec:	6033      	str	r3, [r6, #0]
 80042ee:	2000      	movs	r0, #0
 80042f0:	bd70      	pop	{r4, r5, r6, pc}
 80042f2:	f000 f986 	bl	8004602 <__malloc_lock>
 80042f6:	4a21      	ldr	r2, [pc, #132]	; (800437c <_malloc_r+0xac>)
 80042f8:	6814      	ldr	r4, [r2, #0]
 80042fa:	4621      	mov	r1, r4
 80042fc:	b991      	cbnz	r1, 8004324 <_malloc_r+0x54>
 80042fe:	4c20      	ldr	r4, [pc, #128]	; (8004380 <_malloc_r+0xb0>)
 8004300:	6823      	ldr	r3, [r4, #0]
 8004302:	b91b      	cbnz	r3, 800430c <_malloc_r+0x3c>
 8004304:	4630      	mov	r0, r6
 8004306:	f000 f83d 	bl	8004384 <_sbrk_r>
 800430a:	6020      	str	r0, [r4, #0]
 800430c:	4629      	mov	r1, r5
 800430e:	4630      	mov	r0, r6
 8004310:	f000 f838 	bl	8004384 <_sbrk_r>
 8004314:	1c43      	adds	r3, r0, #1
 8004316:	d124      	bne.n	8004362 <_malloc_r+0x92>
 8004318:	230c      	movs	r3, #12
 800431a:	6033      	str	r3, [r6, #0]
 800431c:	4630      	mov	r0, r6
 800431e:	f000 f971 	bl	8004604 <__malloc_unlock>
 8004322:	e7e4      	b.n	80042ee <_malloc_r+0x1e>
 8004324:	680b      	ldr	r3, [r1, #0]
 8004326:	1b5b      	subs	r3, r3, r5
 8004328:	d418      	bmi.n	800435c <_malloc_r+0x8c>
 800432a:	2b0b      	cmp	r3, #11
 800432c:	d90f      	bls.n	800434e <_malloc_r+0x7e>
 800432e:	600b      	str	r3, [r1, #0]
 8004330:	50cd      	str	r5, [r1, r3]
 8004332:	18cc      	adds	r4, r1, r3
 8004334:	4630      	mov	r0, r6
 8004336:	f000 f965 	bl	8004604 <__malloc_unlock>
 800433a:	f104 000b 	add.w	r0, r4, #11
 800433e:	1d23      	adds	r3, r4, #4
 8004340:	f020 0007 	bic.w	r0, r0, #7
 8004344:	1ac3      	subs	r3, r0, r3
 8004346:	d0d3      	beq.n	80042f0 <_malloc_r+0x20>
 8004348:	425a      	negs	r2, r3
 800434a:	50e2      	str	r2, [r4, r3]
 800434c:	e7d0      	b.n	80042f0 <_malloc_r+0x20>
 800434e:	428c      	cmp	r4, r1
 8004350:	684b      	ldr	r3, [r1, #4]
 8004352:	bf16      	itet	ne
 8004354:	6063      	strne	r3, [r4, #4]
 8004356:	6013      	streq	r3, [r2, #0]
 8004358:	460c      	movne	r4, r1
 800435a:	e7eb      	b.n	8004334 <_malloc_r+0x64>
 800435c:	460c      	mov	r4, r1
 800435e:	6849      	ldr	r1, [r1, #4]
 8004360:	e7cc      	b.n	80042fc <_malloc_r+0x2c>
 8004362:	1cc4      	adds	r4, r0, #3
 8004364:	f024 0403 	bic.w	r4, r4, #3
 8004368:	42a0      	cmp	r0, r4
 800436a:	d005      	beq.n	8004378 <_malloc_r+0xa8>
 800436c:	1a21      	subs	r1, r4, r0
 800436e:	4630      	mov	r0, r6
 8004370:	f000 f808 	bl	8004384 <_sbrk_r>
 8004374:	3001      	adds	r0, #1
 8004376:	d0cf      	beq.n	8004318 <_malloc_r+0x48>
 8004378:	6025      	str	r5, [r4, #0]
 800437a:	e7db      	b.n	8004334 <_malloc_r+0x64>
 800437c:	200002f4 	.word	0x200002f4
 8004380:	200002f8 	.word	0x200002f8

08004384 <_sbrk_r>:
 8004384:	b538      	push	{r3, r4, r5, lr}
 8004386:	4c06      	ldr	r4, [pc, #24]	; (80043a0 <_sbrk_r+0x1c>)
 8004388:	2300      	movs	r3, #0
 800438a:	4605      	mov	r5, r0
 800438c:	4608      	mov	r0, r1
 800438e:	6023      	str	r3, [r4, #0]
 8004390:	f7fd fcc8 	bl	8001d24 <_sbrk>
 8004394:	1c43      	adds	r3, r0, #1
 8004396:	d102      	bne.n	800439e <_sbrk_r+0x1a>
 8004398:	6823      	ldr	r3, [r4, #0]
 800439a:	b103      	cbz	r3, 800439e <_sbrk_r+0x1a>
 800439c:	602b      	str	r3, [r5, #0]
 800439e:	bd38      	pop	{r3, r4, r5, pc}
 80043a0:	200003a0 	.word	0x200003a0

080043a4 <sniprintf>:
 80043a4:	b40c      	push	{r2, r3}
 80043a6:	b530      	push	{r4, r5, lr}
 80043a8:	4b17      	ldr	r3, [pc, #92]	; (8004408 <sniprintf+0x64>)
 80043aa:	1e0c      	subs	r4, r1, #0
 80043ac:	b09d      	sub	sp, #116	; 0x74
 80043ae:	681d      	ldr	r5, [r3, #0]
 80043b0:	da08      	bge.n	80043c4 <sniprintf+0x20>
 80043b2:	238b      	movs	r3, #139	; 0x8b
 80043b4:	602b      	str	r3, [r5, #0]
 80043b6:	f04f 30ff 	mov.w	r0, #4294967295
 80043ba:	b01d      	add	sp, #116	; 0x74
 80043bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80043c0:	b002      	add	sp, #8
 80043c2:	4770      	bx	lr
 80043c4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80043c8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80043cc:	bf14      	ite	ne
 80043ce:	f104 33ff 	addne.w	r3, r4, #4294967295
 80043d2:	4623      	moveq	r3, r4
 80043d4:	9304      	str	r3, [sp, #16]
 80043d6:	9307      	str	r3, [sp, #28]
 80043d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80043dc:	9002      	str	r0, [sp, #8]
 80043de:	9006      	str	r0, [sp, #24]
 80043e0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80043e4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80043e6:	ab21      	add	r3, sp, #132	; 0x84
 80043e8:	a902      	add	r1, sp, #8
 80043ea:	4628      	mov	r0, r5
 80043ec:	9301      	str	r3, [sp, #4]
 80043ee:	f000 f965 	bl	80046bc <_svfiprintf_r>
 80043f2:	1c43      	adds	r3, r0, #1
 80043f4:	bfbc      	itt	lt
 80043f6:	238b      	movlt	r3, #139	; 0x8b
 80043f8:	602b      	strlt	r3, [r5, #0]
 80043fa:	2c00      	cmp	r4, #0
 80043fc:	d0dd      	beq.n	80043ba <sniprintf+0x16>
 80043fe:	9b02      	ldr	r3, [sp, #8]
 8004400:	2200      	movs	r2, #0
 8004402:	701a      	strb	r2, [r3, #0]
 8004404:	e7d9      	b.n	80043ba <sniprintf+0x16>
 8004406:	bf00      	nop
 8004408:	2000000c 	.word	0x2000000c

0800440c <strtok>:
 800440c:	4b13      	ldr	r3, [pc, #76]	; (800445c <strtok+0x50>)
 800440e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004412:	681d      	ldr	r5, [r3, #0]
 8004414:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8004416:	4606      	mov	r6, r0
 8004418:	460f      	mov	r7, r1
 800441a:	b9b4      	cbnz	r4, 800444a <strtok+0x3e>
 800441c:	2050      	movs	r0, #80	; 0x50
 800441e:	f7ff fef1 	bl	8004204 <malloc>
 8004422:	65a8      	str	r0, [r5, #88]	; 0x58
 8004424:	e9c0 4400 	strd	r4, r4, [r0]
 8004428:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800442c:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8004430:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8004434:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8004438:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800443c:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8004440:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8004444:	6184      	str	r4, [r0, #24]
 8004446:	7704      	strb	r4, [r0, #28]
 8004448:	6244      	str	r4, [r0, #36]	; 0x24
 800444a:	6daa      	ldr	r2, [r5, #88]	; 0x58
 800444c:	4639      	mov	r1, r7
 800444e:	4630      	mov	r0, r6
 8004450:	2301      	movs	r3, #1
 8004452:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004456:	f000 b803 	b.w	8004460 <__strtok_r>
 800445a:	bf00      	nop
 800445c:	2000000c 	.word	0x2000000c

08004460 <__strtok_r>:
 8004460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004462:	b918      	cbnz	r0, 800446c <__strtok_r+0xc>
 8004464:	6810      	ldr	r0, [r2, #0]
 8004466:	b908      	cbnz	r0, 800446c <__strtok_r+0xc>
 8004468:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800446a:	4620      	mov	r0, r4
 800446c:	4604      	mov	r4, r0
 800446e:	460f      	mov	r7, r1
 8004470:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004474:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004478:	b91e      	cbnz	r6, 8004482 <__strtok_r+0x22>
 800447a:	b96d      	cbnz	r5, 8004498 <__strtok_r+0x38>
 800447c:	6015      	str	r5, [r2, #0]
 800447e:	4628      	mov	r0, r5
 8004480:	e7f2      	b.n	8004468 <__strtok_r+0x8>
 8004482:	42b5      	cmp	r5, r6
 8004484:	d1f6      	bne.n	8004474 <__strtok_r+0x14>
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1ef      	bne.n	800446a <__strtok_r+0xa>
 800448a:	6014      	str	r4, [r2, #0]
 800448c:	7003      	strb	r3, [r0, #0]
 800448e:	e7eb      	b.n	8004468 <__strtok_r+0x8>
 8004490:	462b      	mov	r3, r5
 8004492:	e00d      	b.n	80044b0 <__strtok_r+0x50>
 8004494:	b926      	cbnz	r6, 80044a0 <__strtok_r+0x40>
 8004496:	461c      	mov	r4, r3
 8004498:	4623      	mov	r3, r4
 800449a:	460f      	mov	r7, r1
 800449c:	f813 5b01 	ldrb.w	r5, [r3], #1
 80044a0:	f817 6b01 	ldrb.w	r6, [r7], #1
 80044a4:	42b5      	cmp	r5, r6
 80044a6:	d1f5      	bne.n	8004494 <__strtok_r+0x34>
 80044a8:	2d00      	cmp	r5, #0
 80044aa:	d0f1      	beq.n	8004490 <__strtok_r+0x30>
 80044ac:	2100      	movs	r1, #0
 80044ae:	7021      	strb	r1, [r4, #0]
 80044b0:	6013      	str	r3, [r2, #0]
 80044b2:	e7d9      	b.n	8004468 <__strtok_r+0x8>

080044b4 <_strtol_l.isra.0>:
 80044b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044b8:	4680      	mov	r8, r0
 80044ba:	4689      	mov	r9, r1
 80044bc:	4692      	mov	sl, r2
 80044be:	461e      	mov	r6, r3
 80044c0:	460f      	mov	r7, r1
 80044c2:	463d      	mov	r5, r7
 80044c4:	9808      	ldr	r0, [sp, #32]
 80044c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80044ca:	f000 f885 	bl	80045d8 <__locale_ctype_ptr_l>
 80044ce:	4420      	add	r0, r4
 80044d0:	7843      	ldrb	r3, [r0, #1]
 80044d2:	f013 0308 	ands.w	r3, r3, #8
 80044d6:	d132      	bne.n	800453e <_strtol_l.isra.0+0x8a>
 80044d8:	2c2d      	cmp	r4, #45	; 0x2d
 80044da:	d132      	bne.n	8004542 <_strtol_l.isra.0+0x8e>
 80044dc:	787c      	ldrb	r4, [r7, #1]
 80044de:	1cbd      	adds	r5, r7, #2
 80044e0:	2201      	movs	r2, #1
 80044e2:	2e00      	cmp	r6, #0
 80044e4:	d05d      	beq.n	80045a2 <_strtol_l.isra.0+0xee>
 80044e6:	2e10      	cmp	r6, #16
 80044e8:	d109      	bne.n	80044fe <_strtol_l.isra.0+0x4a>
 80044ea:	2c30      	cmp	r4, #48	; 0x30
 80044ec:	d107      	bne.n	80044fe <_strtol_l.isra.0+0x4a>
 80044ee:	782b      	ldrb	r3, [r5, #0]
 80044f0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80044f4:	2b58      	cmp	r3, #88	; 0x58
 80044f6:	d14f      	bne.n	8004598 <_strtol_l.isra.0+0xe4>
 80044f8:	786c      	ldrb	r4, [r5, #1]
 80044fa:	2610      	movs	r6, #16
 80044fc:	3502      	adds	r5, #2
 80044fe:	2a00      	cmp	r2, #0
 8004500:	bf14      	ite	ne
 8004502:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8004506:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800450a:	2700      	movs	r7, #0
 800450c:	fbb1 fcf6 	udiv	ip, r1, r6
 8004510:	4638      	mov	r0, r7
 8004512:	fb06 1e1c 	mls	lr, r6, ip, r1
 8004516:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800451a:	2b09      	cmp	r3, #9
 800451c:	d817      	bhi.n	800454e <_strtol_l.isra.0+0x9a>
 800451e:	461c      	mov	r4, r3
 8004520:	42a6      	cmp	r6, r4
 8004522:	dd23      	ble.n	800456c <_strtol_l.isra.0+0xb8>
 8004524:	1c7b      	adds	r3, r7, #1
 8004526:	d007      	beq.n	8004538 <_strtol_l.isra.0+0x84>
 8004528:	4584      	cmp	ip, r0
 800452a:	d31c      	bcc.n	8004566 <_strtol_l.isra.0+0xb2>
 800452c:	d101      	bne.n	8004532 <_strtol_l.isra.0+0x7e>
 800452e:	45a6      	cmp	lr, r4
 8004530:	db19      	blt.n	8004566 <_strtol_l.isra.0+0xb2>
 8004532:	fb00 4006 	mla	r0, r0, r6, r4
 8004536:	2701      	movs	r7, #1
 8004538:	f815 4b01 	ldrb.w	r4, [r5], #1
 800453c:	e7eb      	b.n	8004516 <_strtol_l.isra.0+0x62>
 800453e:	462f      	mov	r7, r5
 8004540:	e7bf      	b.n	80044c2 <_strtol_l.isra.0+0xe>
 8004542:	2c2b      	cmp	r4, #43	; 0x2b
 8004544:	bf04      	itt	eq
 8004546:	1cbd      	addeq	r5, r7, #2
 8004548:	787c      	ldrbeq	r4, [r7, #1]
 800454a:	461a      	mov	r2, r3
 800454c:	e7c9      	b.n	80044e2 <_strtol_l.isra.0+0x2e>
 800454e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8004552:	2b19      	cmp	r3, #25
 8004554:	d801      	bhi.n	800455a <_strtol_l.isra.0+0xa6>
 8004556:	3c37      	subs	r4, #55	; 0x37
 8004558:	e7e2      	b.n	8004520 <_strtol_l.isra.0+0x6c>
 800455a:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800455e:	2b19      	cmp	r3, #25
 8004560:	d804      	bhi.n	800456c <_strtol_l.isra.0+0xb8>
 8004562:	3c57      	subs	r4, #87	; 0x57
 8004564:	e7dc      	b.n	8004520 <_strtol_l.isra.0+0x6c>
 8004566:	f04f 37ff 	mov.w	r7, #4294967295
 800456a:	e7e5      	b.n	8004538 <_strtol_l.isra.0+0x84>
 800456c:	1c7b      	adds	r3, r7, #1
 800456e:	d108      	bne.n	8004582 <_strtol_l.isra.0+0xce>
 8004570:	2322      	movs	r3, #34	; 0x22
 8004572:	f8c8 3000 	str.w	r3, [r8]
 8004576:	4608      	mov	r0, r1
 8004578:	f1ba 0f00 	cmp.w	sl, #0
 800457c:	d107      	bne.n	800458e <_strtol_l.isra.0+0xda>
 800457e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004582:	b102      	cbz	r2, 8004586 <_strtol_l.isra.0+0xd2>
 8004584:	4240      	negs	r0, r0
 8004586:	f1ba 0f00 	cmp.w	sl, #0
 800458a:	d0f8      	beq.n	800457e <_strtol_l.isra.0+0xca>
 800458c:	b10f      	cbz	r7, 8004592 <_strtol_l.isra.0+0xde>
 800458e:	f105 39ff 	add.w	r9, r5, #4294967295
 8004592:	f8ca 9000 	str.w	r9, [sl]
 8004596:	e7f2      	b.n	800457e <_strtol_l.isra.0+0xca>
 8004598:	2430      	movs	r4, #48	; 0x30
 800459a:	2e00      	cmp	r6, #0
 800459c:	d1af      	bne.n	80044fe <_strtol_l.isra.0+0x4a>
 800459e:	2608      	movs	r6, #8
 80045a0:	e7ad      	b.n	80044fe <_strtol_l.isra.0+0x4a>
 80045a2:	2c30      	cmp	r4, #48	; 0x30
 80045a4:	d0a3      	beq.n	80044ee <_strtol_l.isra.0+0x3a>
 80045a6:	260a      	movs	r6, #10
 80045a8:	e7a9      	b.n	80044fe <_strtol_l.isra.0+0x4a>
	...

080045ac <strtol>:
 80045ac:	4b08      	ldr	r3, [pc, #32]	; (80045d0 <strtol+0x24>)
 80045ae:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80045b0:	681c      	ldr	r4, [r3, #0]
 80045b2:	4d08      	ldr	r5, [pc, #32]	; (80045d4 <strtol+0x28>)
 80045b4:	6a23      	ldr	r3, [r4, #32]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	bf08      	it	eq
 80045ba:	462b      	moveq	r3, r5
 80045bc:	9300      	str	r3, [sp, #0]
 80045be:	4613      	mov	r3, r2
 80045c0:	460a      	mov	r2, r1
 80045c2:	4601      	mov	r1, r0
 80045c4:	4620      	mov	r0, r4
 80045c6:	f7ff ff75 	bl	80044b4 <_strtol_l.isra.0>
 80045ca:	b003      	add	sp, #12
 80045cc:	bd30      	pop	{r4, r5, pc}
 80045ce:	bf00      	nop
 80045d0:	2000000c 	.word	0x2000000c
 80045d4:	20000070 	.word	0x20000070

080045d8 <__locale_ctype_ptr_l>:
 80045d8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80045dc:	4770      	bx	lr

080045de <__ascii_mbtowc>:
 80045de:	b082      	sub	sp, #8
 80045e0:	b901      	cbnz	r1, 80045e4 <__ascii_mbtowc+0x6>
 80045e2:	a901      	add	r1, sp, #4
 80045e4:	b142      	cbz	r2, 80045f8 <__ascii_mbtowc+0x1a>
 80045e6:	b14b      	cbz	r3, 80045fc <__ascii_mbtowc+0x1e>
 80045e8:	7813      	ldrb	r3, [r2, #0]
 80045ea:	600b      	str	r3, [r1, #0]
 80045ec:	7812      	ldrb	r2, [r2, #0]
 80045ee:	1c10      	adds	r0, r2, #0
 80045f0:	bf18      	it	ne
 80045f2:	2001      	movne	r0, #1
 80045f4:	b002      	add	sp, #8
 80045f6:	4770      	bx	lr
 80045f8:	4610      	mov	r0, r2
 80045fa:	e7fb      	b.n	80045f4 <__ascii_mbtowc+0x16>
 80045fc:	f06f 0001 	mvn.w	r0, #1
 8004600:	e7f8      	b.n	80045f4 <__ascii_mbtowc+0x16>

08004602 <__malloc_lock>:
 8004602:	4770      	bx	lr

08004604 <__malloc_unlock>:
 8004604:	4770      	bx	lr

08004606 <__ssputs_r>:
 8004606:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800460a:	688e      	ldr	r6, [r1, #8]
 800460c:	429e      	cmp	r6, r3
 800460e:	4682      	mov	sl, r0
 8004610:	460c      	mov	r4, r1
 8004612:	4690      	mov	r8, r2
 8004614:	4699      	mov	r9, r3
 8004616:	d837      	bhi.n	8004688 <__ssputs_r+0x82>
 8004618:	898a      	ldrh	r2, [r1, #12]
 800461a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800461e:	d031      	beq.n	8004684 <__ssputs_r+0x7e>
 8004620:	6825      	ldr	r5, [r4, #0]
 8004622:	6909      	ldr	r1, [r1, #16]
 8004624:	1a6f      	subs	r7, r5, r1
 8004626:	6965      	ldr	r5, [r4, #20]
 8004628:	2302      	movs	r3, #2
 800462a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800462e:	fb95 f5f3 	sdiv	r5, r5, r3
 8004632:	f109 0301 	add.w	r3, r9, #1
 8004636:	443b      	add	r3, r7
 8004638:	429d      	cmp	r5, r3
 800463a:	bf38      	it	cc
 800463c:	461d      	movcc	r5, r3
 800463e:	0553      	lsls	r3, r2, #21
 8004640:	d530      	bpl.n	80046a4 <__ssputs_r+0x9e>
 8004642:	4629      	mov	r1, r5
 8004644:	f7ff fe44 	bl	80042d0 <_malloc_r>
 8004648:	4606      	mov	r6, r0
 800464a:	b950      	cbnz	r0, 8004662 <__ssputs_r+0x5c>
 800464c:	230c      	movs	r3, #12
 800464e:	f8ca 3000 	str.w	r3, [sl]
 8004652:	89a3      	ldrh	r3, [r4, #12]
 8004654:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004658:	81a3      	strh	r3, [r4, #12]
 800465a:	f04f 30ff 	mov.w	r0, #4294967295
 800465e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004662:	463a      	mov	r2, r7
 8004664:	6921      	ldr	r1, [r4, #16]
 8004666:	f000 fab6 	bl	8004bd6 <memcpy>
 800466a:	89a3      	ldrh	r3, [r4, #12]
 800466c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004670:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004674:	81a3      	strh	r3, [r4, #12]
 8004676:	6126      	str	r6, [r4, #16]
 8004678:	6165      	str	r5, [r4, #20]
 800467a:	443e      	add	r6, r7
 800467c:	1bed      	subs	r5, r5, r7
 800467e:	6026      	str	r6, [r4, #0]
 8004680:	60a5      	str	r5, [r4, #8]
 8004682:	464e      	mov	r6, r9
 8004684:	454e      	cmp	r6, r9
 8004686:	d900      	bls.n	800468a <__ssputs_r+0x84>
 8004688:	464e      	mov	r6, r9
 800468a:	4632      	mov	r2, r6
 800468c:	4641      	mov	r1, r8
 800468e:	6820      	ldr	r0, [r4, #0]
 8004690:	f000 faac 	bl	8004bec <memmove>
 8004694:	68a3      	ldr	r3, [r4, #8]
 8004696:	1b9b      	subs	r3, r3, r6
 8004698:	60a3      	str	r3, [r4, #8]
 800469a:	6823      	ldr	r3, [r4, #0]
 800469c:	441e      	add	r6, r3
 800469e:	6026      	str	r6, [r4, #0]
 80046a0:	2000      	movs	r0, #0
 80046a2:	e7dc      	b.n	800465e <__ssputs_r+0x58>
 80046a4:	462a      	mov	r2, r5
 80046a6:	f000 faba 	bl	8004c1e <_realloc_r>
 80046aa:	4606      	mov	r6, r0
 80046ac:	2800      	cmp	r0, #0
 80046ae:	d1e2      	bne.n	8004676 <__ssputs_r+0x70>
 80046b0:	6921      	ldr	r1, [r4, #16]
 80046b2:	4650      	mov	r0, sl
 80046b4:	f7ff fdbe 	bl	8004234 <_free_r>
 80046b8:	e7c8      	b.n	800464c <__ssputs_r+0x46>
	...

080046bc <_svfiprintf_r>:
 80046bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046c0:	461d      	mov	r5, r3
 80046c2:	898b      	ldrh	r3, [r1, #12]
 80046c4:	061f      	lsls	r7, r3, #24
 80046c6:	b09d      	sub	sp, #116	; 0x74
 80046c8:	4680      	mov	r8, r0
 80046ca:	460c      	mov	r4, r1
 80046cc:	4616      	mov	r6, r2
 80046ce:	d50f      	bpl.n	80046f0 <_svfiprintf_r+0x34>
 80046d0:	690b      	ldr	r3, [r1, #16]
 80046d2:	b96b      	cbnz	r3, 80046f0 <_svfiprintf_r+0x34>
 80046d4:	2140      	movs	r1, #64	; 0x40
 80046d6:	f7ff fdfb 	bl	80042d0 <_malloc_r>
 80046da:	6020      	str	r0, [r4, #0]
 80046dc:	6120      	str	r0, [r4, #16]
 80046de:	b928      	cbnz	r0, 80046ec <_svfiprintf_r+0x30>
 80046e0:	230c      	movs	r3, #12
 80046e2:	f8c8 3000 	str.w	r3, [r8]
 80046e6:	f04f 30ff 	mov.w	r0, #4294967295
 80046ea:	e0c8      	b.n	800487e <_svfiprintf_r+0x1c2>
 80046ec:	2340      	movs	r3, #64	; 0x40
 80046ee:	6163      	str	r3, [r4, #20]
 80046f0:	2300      	movs	r3, #0
 80046f2:	9309      	str	r3, [sp, #36]	; 0x24
 80046f4:	2320      	movs	r3, #32
 80046f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80046fa:	2330      	movs	r3, #48	; 0x30
 80046fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004700:	9503      	str	r5, [sp, #12]
 8004702:	f04f 0b01 	mov.w	fp, #1
 8004706:	4637      	mov	r7, r6
 8004708:	463d      	mov	r5, r7
 800470a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800470e:	b10b      	cbz	r3, 8004714 <_svfiprintf_r+0x58>
 8004710:	2b25      	cmp	r3, #37	; 0x25
 8004712:	d13e      	bne.n	8004792 <_svfiprintf_r+0xd6>
 8004714:	ebb7 0a06 	subs.w	sl, r7, r6
 8004718:	d00b      	beq.n	8004732 <_svfiprintf_r+0x76>
 800471a:	4653      	mov	r3, sl
 800471c:	4632      	mov	r2, r6
 800471e:	4621      	mov	r1, r4
 8004720:	4640      	mov	r0, r8
 8004722:	f7ff ff70 	bl	8004606 <__ssputs_r>
 8004726:	3001      	adds	r0, #1
 8004728:	f000 80a4 	beq.w	8004874 <_svfiprintf_r+0x1b8>
 800472c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800472e:	4453      	add	r3, sl
 8004730:	9309      	str	r3, [sp, #36]	; 0x24
 8004732:	783b      	ldrb	r3, [r7, #0]
 8004734:	2b00      	cmp	r3, #0
 8004736:	f000 809d 	beq.w	8004874 <_svfiprintf_r+0x1b8>
 800473a:	2300      	movs	r3, #0
 800473c:	f04f 32ff 	mov.w	r2, #4294967295
 8004740:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004744:	9304      	str	r3, [sp, #16]
 8004746:	9307      	str	r3, [sp, #28]
 8004748:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800474c:	931a      	str	r3, [sp, #104]	; 0x68
 800474e:	462f      	mov	r7, r5
 8004750:	2205      	movs	r2, #5
 8004752:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004756:	4850      	ldr	r0, [pc, #320]	; (8004898 <_svfiprintf_r+0x1dc>)
 8004758:	f7fb fd3a 	bl	80001d0 <memchr>
 800475c:	9b04      	ldr	r3, [sp, #16]
 800475e:	b9d0      	cbnz	r0, 8004796 <_svfiprintf_r+0xda>
 8004760:	06d9      	lsls	r1, r3, #27
 8004762:	bf44      	itt	mi
 8004764:	2220      	movmi	r2, #32
 8004766:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800476a:	071a      	lsls	r2, r3, #28
 800476c:	bf44      	itt	mi
 800476e:	222b      	movmi	r2, #43	; 0x2b
 8004770:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004774:	782a      	ldrb	r2, [r5, #0]
 8004776:	2a2a      	cmp	r2, #42	; 0x2a
 8004778:	d015      	beq.n	80047a6 <_svfiprintf_r+0xea>
 800477a:	9a07      	ldr	r2, [sp, #28]
 800477c:	462f      	mov	r7, r5
 800477e:	2000      	movs	r0, #0
 8004780:	250a      	movs	r5, #10
 8004782:	4639      	mov	r1, r7
 8004784:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004788:	3b30      	subs	r3, #48	; 0x30
 800478a:	2b09      	cmp	r3, #9
 800478c:	d94d      	bls.n	800482a <_svfiprintf_r+0x16e>
 800478e:	b1b8      	cbz	r0, 80047c0 <_svfiprintf_r+0x104>
 8004790:	e00f      	b.n	80047b2 <_svfiprintf_r+0xf6>
 8004792:	462f      	mov	r7, r5
 8004794:	e7b8      	b.n	8004708 <_svfiprintf_r+0x4c>
 8004796:	4a40      	ldr	r2, [pc, #256]	; (8004898 <_svfiprintf_r+0x1dc>)
 8004798:	1a80      	subs	r0, r0, r2
 800479a:	fa0b f000 	lsl.w	r0, fp, r0
 800479e:	4318      	orrs	r0, r3
 80047a0:	9004      	str	r0, [sp, #16]
 80047a2:	463d      	mov	r5, r7
 80047a4:	e7d3      	b.n	800474e <_svfiprintf_r+0x92>
 80047a6:	9a03      	ldr	r2, [sp, #12]
 80047a8:	1d11      	adds	r1, r2, #4
 80047aa:	6812      	ldr	r2, [r2, #0]
 80047ac:	9103      	str	r1, [sp, #12]
 80047ae:	2a00      	cmp	r2, #0
 80047b0:	db01      	blt.n	80047b6 <_svfiprintf_r+0xfa>
 80047b2:	9207      	str	r2, [sp, #28]
 80047b4:	e004      	b.n	80047c0 <_svfiprintf_r+0x104>
 80047b6:	4252      	negs	r2, r2
 80047b8:	f043 0302 	orr.w	r3, r3, #2
 80047bc:	9207      	str	r2, [sp, #28]
 80047be:	9304      	str	r3, [sp, #16]
 80047c0:	783b      	ldrb	r3, [r7, #0]
 80047c2:	2b2e      	cmp	r3, #46	; 0x2e
 80047c4:	d10c      	bne.n	80047e0 <_svfiprintf_r+0x124>
 80047c6:	787b      	ldrb	r3, [r7, #1]
 80047c8:	2b2a      	cmp	r3, #42	; 0x2a
 80047ca:	d133      	bne.n	8004834 <_svfiprintf_r+0x178>
 80047cc:	9b03      	ldr	r3, [sp, #12]
 80047ce:	1d1a      	adds	r2, r3, #4
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	9203      	str	r2, [sp, #12]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	bfb8      	it	lt
 80047d8:	f04f 33ff 	movlt.w	r3, #4294967295
 80047dc:	3702      	adds	r7, #2
 80047de:	9305      	str	r3, [sp, #20]
 80047e0:	4d2e      	ldr	r5, [pc, #184]	; (800489c <_svfiprintf_r+0x1e0>)
 80047e2:	7839      	ldrb	r1, [r7, #0]
 80047e4:	2203      	movs	r2, #3
 80047e6:	4628      	mov	r0, r5
 80047e8:	f7fb fcf2 	bl	80001d0 <memchr>
 80047ec:	b138      	cbz	r0, 80047fe <_svfiprintf_r+0x142>
 80047ee:	2340      	movs	r3, #64	; 0x40
 80047f0:	1b40      	subs	r0, r0, r5
 80047f2:	fa03 f000 	lsl.w	r0, r3, r0
 80047f6:	9b04      	ldr	r3, [sp, #16]
 80047f8:	4303      	orrs	r3, r0
 80047fa:	3701      	adds	r7, #1
 80047fc:	9304      	str	r3, [sp, #16]
 80047fe:	7839      	ldrb	r1, [r7, #0]
 8004800:	4827      	ldr	r0, [pc, #156]	; (80048a0 <_svfiprintf_r+0x1e4>)
 8004802:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004806:	2206      	movs	r2, #6
 8004808:	1c7e      	adds	r6, r7, #1
 800480a:	f7fb fce1 	bl	80001d0 <memchr>
 800480e:	2800      	cmp	r0, #0
 8004810:	d038      	beq.n	8004884 <_svfiprintf_r+0x1c8>
 8004812:	4b24      	ldr	r3, [pc, #144]	; (80048a4 <_svfiprintf_r+0x1e8>)
 8004814:	bb13      	cbnz	r3, 800485c <_svfiprintf_r+0x1a0>
 8004816:	9b03      	ldr	r3, [sp, #12]
 8004818:	3307      	adds	r3, #7
 800481a:	f023 0307 	bic.w	r3, r3, #7
 800481e:	3308      	adds	r3, #8
 8004820:	9303      	str	r3, [sp, #12]
 8004822:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004824:	444b      	add	r3, r9
 8004826:	9309      	str	r3, [sp, #36]	; 0x24
 8004828:	e76d      	b.n	8004706 <_svfiprintf_r+0x4a>
 800482a:	fb05 3202 	mla	r2, r5, r2, r3
 800482e:	2001      	movs	r0, #1
 8004830:	460f      	mov	r7, r1
 8004832:	e7a6      	b.n	8004782 <_svfiprintf_r+0xc6>
 8004834:	2300      	movs	r3, #0
 8004836:	3701      	adds	r7, #1
 8004838:	9305      	str	r3, [sp, #20]
 800483a:	4619      	mov	r1, r3
 800483c:	250a      	movs	r5, #10
 800483e:	4638      	mov	r0, r7
 8004840:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004844:	3a30      	subs	r2, #48	; 0x30
 8004846:	2a09      	cmp	r2, #9
 8004848:	d903      	bls.n	8004852 <_svfiprintf_r+0x196>
 800484a:	2b00      	cmp	r3, #0
 800484c:	d0c8      	beq.n	80047e0 <_svfiprintf_r+0x124>
 800484e:	9105      	str	r1, [sp, #20]
 8004850:	e7c6      	b.n	80047e0 <_svfiprintf_r+0x124>
 8004852:	fb05 2101 	mla	r1, r5, r1, r2
 8004856:	2301      	movs	r3, #1
 8004858:	4607      	mov	r7, r0
 800485a:	e7f0      	b.n	800483e <_svfiprintf_r+0x182>
 800485c:	ab03      	add	r3, sp, #12
 800485e:	9300      	str	r3, [sp, #0]
 8004860:	4622      	mov	r2, r4
 8004862:	4b11      	ldr	r3, [pc, #68]	; (80048a8 <_svfiprintf_r+0x1ec>)
 8004864:	a904      	add	r1, sp, #16
 8004866:	4640      	mov	r0, r8
 8004868:	f3af 8000 	nop.w
 800486c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004870:	4681      	mov	r9, r0
 8004872:	d1d6      	bne.n	8004822 <_svfiprintf_r+0x166>
 8004874:	89a3      	ldrh	r3, [r4, #12]
 8004876:	065b      	lsls	r3, r3, #25
 8004878:	f53f af35 	bmi.w	80046e6 <_svfiprintf_r+0x2a>
 800487c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800487e:	b01d      	add	sp, #116	; 0x74
 8004880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004884:	ab03      	add	r3, sp, #12
 8004886:	9300      	str	r3, [sp, #0]
 8004888:	4622      	mov	r2, r4
 800488a:	4b07      	ldr	r3, [pc, #28]	; (80048a8 <_svfiprintf_r+0x1ec>)
 800488c:	a904      	add	r1, sp, #16
 800488e:	4640      	mov	r0, r8
 8004890:	f000 f882 	bl	8004998 <_printf_i>
 8004894:	e7ea      	b.n	800486c <_svfiprintf_r+0x1b0>
 8004896:	bf00      	nop
 8004898:	08005fb2 	.word	0x08005fb2
 800489c:	08005fb8 	.word	0x08005fb8
 80048a0:	08005fbc 	.word	0x08005fbc
 80048a4:	00000000 	.word	0x00000000
 80048a8:	08004607 	.word	0x08004607

080048ac <_printf_common>:
 80048ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048b0:	4691      	mov	r9, r2
 80048b2:	461f      	mov	r7, r3
 80048b4:	688a      	ldr	r2, [r1, #8]
 80048b6:	690b      	ldr	r3, [r1, #16]
 80048b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80048bc:	4293      	cmp	r3, r2
 80048be:	bfb8      	it	lt
 80048c0:	4613      	movlt	r3, r2
 80048c2:	f8c9 3000 	str.w	r3, [r9]
 80048c6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80048ca:	4606      	mov	r6, r0
 80048cc:	460c      	mov	r4, r1
 80048ce:	b112      	cbz	r2, 80048d6 <_printf_common+0x2a>
 80048d0:	3301      	adds	r3, #1
 80048d2:	f8c9 3000 	str.w	r3, [r9]
 80048d6:	6823      	ldr	r3, [r4, #0]
 80048d8:	0699      	lsls	r1, r3, #26
 80048da:	bf42      	ittt	mi
 80048dc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80048e0:	3302      	addmi	r3, #2
 80048e2:	f8c9 3000 	strmi.w	r3, [r9]
 80048e6:	6825      	ldr	r5, [r4, #0]
 80048e8:	f015 0506 	ands.w	r5, r5, #6
 80048ec:	d107      	bne.n	80048fe <_printf_common+0x52>
 80048ee:	f104 0a19 	add.w	sl, r4, #25
 80048f2:	68e3      	ldr	r3, [r4, #12]
 80048f4:	f8d9 2000 	ldr.w	r2, [r9]
 80048f8:	1a9b      	subs	r3, r3, r2
 80048fa:	42ab      	cmp	r3, r5
 80048fc:	dc28      	bgt.n	8004950 <_printf_common+0xa4>
 80048fe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004902:	6822      	ldr	r2, [r4, #0]
 8004904:	3300      	adds	r3, #0
 8004906:	bf18      	it	ne
 8004908:	2301      	movne	r3, #1
 800490a:	0692      	lsls	r2, r2, #26
 800490c:	d42d      	bmi.n	800496a <_printf_common+0xbe>
 800490e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004912:	4639      	mov	r1, r7
 8004914:	4630      	mov	r0, r6
 8004916:	47c0      	blx	r8
 8004918:	3001      	adds	r0, #1
 800491a:	d020      	beq.n	800495e <_printf_common+0xb2>
 800491c:	6823      	ldr	r3, [r4, #0]
 800491e:	68e5      	ldr	r5, [r4, #12]
 8004920:	f8d9 2000 	ldr.w	r2, [r9]
 8004924:	f003 0306 	and.w	r3, r3, #6
 8004928:	2b04      	cmp	r3, #4
 800492a:	bf08      	it	eq
 800492c:	1aad      	subeq	r5, r5, r2
 800492e:	68a3      	ldr	r3, [r4, #8]
 8004930:	6922      	ldr	r2, [r4, #16]
 8004932:	bf0c      	ite	eq
 8004934:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004938:	2500      	movne	r5, #0
 800493a:	4293      	cmp	r3, r2
 800493c:	bfc4      	itt	gt
 800493e:	1a9b      	subgt	r3, r3, r2
 8004940:	18ed      	addgt	r5, r5, r3
 8004942:	f04f 0900 	mov.w	r9, #0
 8004946:	341a      	adds	r4, #26
 8004948:	454d      	cmp	r5, r9
 800494a:	d11a      	bne.n	8004982 <_printf_common+0xd6>
 800494c:	2000      	movs	r0, #0
 800494e:	e008      	b.n	8004962 <_printf_common+0xb6>
 8004950:	2301      	movs	r3, #1
 8004952:	4652      	mov	r2, sl
 8004954:	4639      	mov	r1, r7
 8004956:	4630      	mov	r0, r6
 8004958:	47c0      	blx	r8
 800495a:	3001      	adds	r0, #1
 800495c:	d103      	bne.n	8004966 <_printf_common+0xba>
 800495e:	f04f 30ff 	mov.w	r0, #4294967295
 8004962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004966:	3501      	adds	r5, #1
 8004968:	e7c3      	b.n	80048f2 <_printf_common+0x46>
 800496a:	18e1      	adds	r1, r4, r3
 800496c:	1c5a      	adds	r2, r3, #1
 800496e:	2030      	movs	r0, #48	; 0x30
 8004970:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004974:	4422      	add	r2, r4
 8004976:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800497a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800497e:	3302      	adds	r3, #2
 8004980:	e7c5      	b.n	800490e <_printf_common+0x62>
 8004982:	2301      	movs	r3, #1
 8004984:	4622      	mov	r2, r4
 8004986:	4639      	mov	r1, r7
 8004988:	4630      	mov	r0, r6
 800498a:	47c0      	blx	r8
 800498c:	3001      	adds	r0, #1
 800498e:	d0e6      	beq.n	800495e <_printf_common+0xb2>
 8004990:	f109 0901 	add.w	r9, r9, #1
 8004994:	e7d8      	b.n	8004948 <_printf_common+0x9c>
	...

08004998 <_printf_i>:
 8004998:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800499c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80049a0:	460c      	mov	r4, r1
 80049a2:	7e09      	ldrb	r1, [r1, #24]
 80049a4:	b085      	sub	sp, #20
 80049a6:	296e      	cmp	r1, #110	; 0x6e
 80049a8:	4617      	mov	r7, r2
 80049aa:	4606      	mov	r6, r0
 80049ac:	4698      	mov	r8, r3
 80049ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80049b0:	f000 80b3 	beq.w	8004b1a <_printf_i+0x182>
 80049b4:	d822      	bhi.n	80049fc <_printf_i+0x64>
 80049b6:	2963      	cmp	r1, #99	; 0x63
 80049b8:	d036      	beq.n	8004a28 <_printf_i+0x90>
 80049ba:	d80a      	bhi.n	80049d2 <_printf_i+0x3a>
 80049bc:	2900      	cmp	r1, #0
 80049be:	f000 80b9 	beq.w	8004b34 <_printf_i+0x19c>
 80049c2:	2958      	cmp	r1, #88	; 0x58
 80049c4:	f000 8083 	beq.w	8004ace <_printf_i+0x136>
 80049c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049cc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80049d0:	e032      	b.n	8004a38 <_printf_i+0xa0>
 80049d2:	2964      	cmp	r1, #100	; 0x64
 80049d4:	d001      	beq.n	80049da <_printf_i+0x42>
 80049d6:	2969      	cmp	r1, #105	; 0x69
 80049d8:	d1f6      	bne.n	80049c8 <_printf_i+0x30>
 80049da:	6820      	ldr	r0, [r4, #0]
 80049dc:	6813      	ldr	r3, [r2, #0]
 80049de:	0605      	lsls	r5, r0, #24
 80049e0:	f103 0104 	add.w	r1, r3, #4
 80049e4:	d52a      	bpl.n	8004a3c <_printf_i+0xa4>
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	6011      	str	r1, [r2, #0]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	da03      	bge.n	80049f6 <_printf_i+0x5e>
 80049ee:	222d      	movs	r2, #45	; 0x2d
 80049f0:	425b      	negs	r3, r3
 80049f2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80049f6:	486f      	ldr	r0, [pc, #444]	; (8004bb4 <_printf_i+0x21c>)
 80049f8:	220a      	movs	r2, #10
 80049fa:	e039      	b.n	8004a70 <_printf_i+0xd8>
 80049fc:	2973      	cmp	r1, #115	; 0x73
 80049fe:	f000 809d 	beq.w	8004b3c <_printf_i+0x1a4>
 8004a02:	d808      	bhi.n	8004a16 <_printf_i+0x7e>
 8004a04:	296f      	cmp	r1, #111	; 0x6f
 8004a06:	d020      	beq.n	8004a4a <_printf_i+0xb2>
 8004a08:	2970      	cmp	r1, #112	; 0x70
 8004a0a:	d1dd      	bne.n	80049c8 <_printf_i+0x30>
 8004a0c:	6823      	ldr	r3, [r4, #0]
 8004a0e:	f043 0320 	orr.w	r3, r3, #32
 8004a12:	6023      	str	r3, [r4, #0]
 8004a14:	e003      	b.n	8004a1e <_printf_i+0x86>
 8004a16:	2975      	cmp	r1, #117	; 0x75
 8004a18:	d017      	beq.n	8004a4a <_printf_i+0xb2>
 8004a1a:	2978      	cmp	r1, #120	; 0x78
 8004a1c:	d1d4      	bne.n	80049c8 <_printf_i+0x30>
 8004a1e:	2378      	movs	r3, #120	; 0x78
 8004a20:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a24:	4864      	ldr	r0, [pc, #400]	; (8004bb8 <_printf_i+0x220>)
 8004a26:	e055      	b.n	8004ad4 <_printf_i+0x13c>
 8004a28:	6813      	ldr	r3, [r2, #0]
 8004a2a:	1d19      	adds	r1, r3, #4
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	6011      	str	r1, [r2, #0]
 8004a30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e08c      	b.n	8004b56 <_printf_i+0x1be>
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	6011      	str	r1, [r2, #0]
 8004a40:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004a44:	bf18      	it	ne
 8004a46:	b21b      	sxthne	r3, r3
 8004a48:	e7cf      	b.n	80049ea <_printf_i+0x52>
 8004a4a:	6813      	ldr	r3, [r2, #0]
 8004a4c:	6825      	ldr	r5, [r4, #0]
 8004a4e:	1d18      	adds	r0, r3, #4
 8004a50:	6010      	str	r0, [r2, #0]
 8004a52:	0628      	lsls	r0, r5, #24
 8004a54:	d501      	bpl.n	8004a5a <_printf_i+0xc2>
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	e002      	b.n	8004a60 <_printf_i+0xc8>
 8004a5a:	0668      	lsls	r0, r5, #25
 8004a5c:	d5fb      	bpl.n	8004a56 <_printf_i+0xbe>
 8004a5e:	881b      	ldrh	r3, [r3, #0]
 8004a60:	4854      	ldr	r0, [pc, #336]	; (8004bb4 <_printf_i+0x21c>)
 8004a62:	296f      	cmp	r1, #111	; 0x6f
 8004a64:	bf14      	ite	ne
 8004a66:	220a      	movne	r2, #10
 8004a68:	2208      	moveq	r2, #8
 8004a6a:	2100      	movs	r1, #0
 8004a6c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a70:	6865      	ldr	r5, [r4, #4]
 8004a72:	60a5      	str	r5, [r4, #8]
 8004a74:	2d00      	cmp	r5, #0
 8004a76:	f2c0 8095 	blt.w	8004ba4 <_printf_i+0x20c>
 8004a7a:	6821      	ldr	r1, [r4, #0]
 8004a7c:	f021 0104 	bic.w	r1, r1, #4
 8004a80:	6021      	str	r1, [r4, #0]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d13d      	bne.n	8004b02 <_printf_i+0x16a>
 8004a86:	2d00      	cmp	r5, #0
 8004a88:	f040 808e 	bne.w	8004ba8 <_printf_i+0x210>
 8004a8c:	4665      	mov	r5, ip
 8004a8e:	2a08      	cmp	r2, #8
 8004a90:	d10b      	bne.n	8004aaa <_printf_i+0x112>
 8004a92:	6823      	ldr	r3, [r4, #0]
 8004a94:	07db      	lsls	r3, r3, #31
 8004a96:	d508      	bpl.n	8004aaa <_printf_i+0x112>
 8004a98:	6923      	ldr	r3, [r4, #16]
 8004a9a:	6862      	ldr	r2, [r4, #4]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	bfde      	ittt	le
 8004aa0:	2330      	movle	r3, #48	; 0x30
 8004aa2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004aa6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004aaa:	ebac 0305 	sub.w	r3, ip, r5
 8004aae:	6123      	str	r3, [r4, #16]
 8004ab0:	f8cd 8000 	str.w	r8, [sp]
 8004ab4:	463b      	mov	r3, r7
 8004ab6:	aa03      	add	r2, sp, #12
 8004ab8:	4621      	mov	r1, r4
 8004aba:	4630      	mov	r0, r6
 8004abc:	f7ff fef6 	bl	80048ac <_printf_common>
 8004ac0:	3001      	adds	r0, #1
 8004ac2:	d14d      	bne.n	8004b60 <_printf_i+0x1c8>
 8004ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ac8:	b005      	add	sp, #20
 8004aca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004ace:	4839      	ldr	r0, [pc, #228]	; (8004bb4 <_printf_i+0x21c>)
 8004ad0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004ad4:	6813      	ldr	r3, [r2, #0]
 8004ad6:	6821      	ldr	r1, [r4, #0]
 8004ad8:	1d1d      	adds	r5, r3, #4
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	6015      	str	r5, [r2, #0]
 8004ade:	060a      	lsls	r2, r1, #24
 8004ae0:	d50b      	bpl.n	8004afa <_printf_i+0x162>
 8004ae2:	07ca      	lsls	r2, r1, #31
 8004ae4:	bf44      	itt	mi
 8004ae6:	f041 0120 	orrmi.w	r1, r1, #32
 8004aea:	6021      	strmi	r1, [r4, #0]
 8004aec:	b91b      	cbnz	r3, 8004af6 <_printf_i+0x15e>
 8004aee:	6822      	ldr	r2, [r4, #0]
 8004af0:	f022 0220 	bic.w	r2, r2, #32
 8004af4:	6022      	str	r2, [r4, #0]
 8004af6:	2210      	movs	r2, #16
 8004af8:	e7b7      	b.n	8004a6a <_printf_i+0xd2>
 8004afa:	064d      	lsls	r5, r1, #25
 8004afc:	bf48      	it	mi
 8004afe:	b29b      	uxthmi	r3, r3
 8004b00:	e7ef      	b.n	8004ae2 <_printf_i+0x14a>
 8004b02:	4665      	mov	r5, ip
 8004b04:	fbb3 f1f2 	udiv	r1, r3, r2
 8004b08:	fb02 3311 	mls	r3, r2, r1, r3
 8004b0c:	5cc3      	ldrb	r3, [r0, r3]
 8004b0e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004b12:	460b      	mov	r3, r1
 8004b14:	2900      	cmp	r1, #0
 8004b16:	d1f5      	bne.n	8004b04 <_printf_i+0x16c>
 8004b18:	e7b9      	b.n	8004a8e <_printf_i+0xf6>
 8004b1a:	6813      	ldr	r3, [r2, #0]
 8004b1c:	6825      	ldr	r5, [r4, #0]
 8004b1e:	6961      	ldr	r1, [r4, #20]
 8004b20:	1d18      	adds	r0, r3, #4
 8004b22:	6010      	str	r0, [r2, #0]
 8004b24:	0628      	lsls	r0, r5, #24
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	d501      	bpl.n	8004b2e <_printf_i+0x196>
 8004b2a:	6019      	str	r1, [r3, #0]
 8004b2c:	e002      	b.n	8004b34 <_printf_i+0x19c>
 8004b2e:	066a      	lsls	r2, r5, #25
 8004b30:	d5fb      	bpl.n	8004b2a <_printf_i+0x192>
 8004b32:	8019      	strh	r1, [r3, #0]
 8004b34:	2300      	movs	r3, #0
 8004b36:	6123      	str	r3, [r4, #16]
 8004b38:	4665      	mov	r5, ip
 8004b3a:	e7b9      	b.n	8004ab0 <_printf_i+0x118>
 8004b3c:	6813      	ldr	r3, [r2, #0]
 8004b3e:	1d19      	adds	r1, r3, #4
 8004b40:	6011      	str	r1, [r2, #0]
 8004b42:	681d      	ldr	r5, [r3, #0]
 8004b44:	6862      	ldr	r2, [r4, #4]
 8004b46:	2100      	movs	r1, #0
 8004b48:	4628      	mov	r0, r5
 8004b4a:	f7fb fb41 	bl	80001d0 <memchr>
 8004b4e:	b108      	cbz	r0, 8004b54 <_printf_i+0x1bc>
 8004b50:	1b40      	subs	r0, r0, r5
 8004b52:	6060      	str	r0, [r4, #4]
 8004b54:	6863      	ldr	r3, [r4, #4]
 8004b56:	6123      	str	r3, [r4, #16]
 8004b58:	2300      	movs	r3, #0
 8004b5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b5e:	e7a7      	b.n	8004ab0 <_printf_i+0x118>
 8004b60:	6923      	ldr	r3, [r4, #16]
 8004b62:	462a      	mov	r2, r5
 8004b64:	4639      	mov	r1, r7
 8004b66:	4630      	mov	r0, r6
 8004b68:	47c0      	blx	r8
 8004b6a:	3001      	adds	r0, #1
 8004b6c:	d0aa      	beq.n	8004ac4 <_printf_i+0x12c>
 8004b6e:	6823      	ldr	r3, [r4, #0]
 8004b70:	079b      	lsls	r3, r3, #30
 8004b72:	d413      	bmi.n	8004b9c <_printf_i+0x204>
 8004b74:	68e0      	ldr	r0, [r4, #12]
 8004b76:	9b03      	ldr	r3, [sp, #12]
 8004b78:	4298      	cmp	r0, r3
 8004b7a:	bfb8      	it	lt
 8004b7c:	4618      	movlt	r0, r3
 8004b7e:	e7a3      	b.n	8004ac8 <_printf_i+0x130>
 8004b80:	2301      	movs	r3, #1
 8004b82:	464a      	mov	r2, r9
 8004b84:	4639      	mov	r1, r7
 8004b86:	4630      	mov	r0, r6
 8004b88:	47c0      	blx	r8
 8004b8a:	3001      	adds	r0, #1
 8004b8c:	d09a      	beq.n	8004ac4 <_printf_i+0x12c>
 8004b8e:	3501      	adds	r5, #1
 8004b90:	68e3      	ldr	r3, [r4, #12]
 8004b92:	9a03      	ldr	r2, [sp, #12]
 8004b94:	1a9b      	subs	r3, r3, r2
 8004b96:	42ab      	cmp	r3, r5
 8004b98:	dcf2      	bgt.n	8004b80 <_printf_i+0x1e8>
 8004b9a:	e7eb      	b.n	8004b74 <_printf_i+0x1dc>
 8004b9c:	2500      	movs	r5, #0
 8004b9e:	f104 0919 	add.w	r9, r4, #25
 8004ba2:	e7f5      	b.n	8004b90 <_printf_i+0x1f8>
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d1ac      	bne.n	8004b02 <_printf_i+0x16a>
 8004ba8:	7803      	ldrb	r3, [r0, #0]
 8004baa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004bae:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004bb2:	e76c      	b.n	8004a8e <_printf_i+0xf6>
 8004bb4:	08005fc3 	.word	0x08005fc3
 8004bb8:	08005fd4 	.word	0x08005fd4

08004bbc <__ascii_wctomb>:
 8004bbc:	b149      	cbz	r1, 8004bd2 <__ascii_wctomb+0x16>
 8004bbe:	2aff      	cmp	r2, #255	; 0xff
 8004bc0:	bf85      	ittet	hi
 8004bc2:	238a      	movhi	r3, #138	; 0x8a
 8004bc4:	6003      	strhi	r3, [r0, #0]
 8004bc6:	700a      	strbls	r2, [r1, #0]
 8004bc8:	f04f 30ff 	movhi.w	r0, #4294967295
 8004bcc:	bf98      	it	ls
 8004bce:	2001      	movls	r0, #1
 8004bd0:	4770      	bx	lr
 8004bd2:	4608      	mov	r0, r1
 8004bd4:	4770      	bx	lr

08004bd6 <memcpy>:
 8004bd6:	b510      	push	{r4, lr}
 8004bd8:	1e43      	subs	r3, r0, #1
 8004bda:	440a      	add	r2, r1
 8004bdc:	4291      	cmp	r1, r2
 8004bde:	d100      	bne.n	8004be2 <memcpy+0xc>
 8004be0:	bd10      	pop	{r4, pc}
 8004be2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004be6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004bea:	e7f7      	b.n	8004bdc <memcpy+0x6>

08004bec <memmove>:
 8004bec:	4288      	cmp	r0, r1
 8004bee:	b510      	push	{r4, lr}
 8004bf0:	eb01 0302 	add.w	r3, r1, r2
 8004bf4:	d807      	bhi.n	8004c06 <memmove+0x1a>
 8004bf6:	1e42      	subs	r2, r0, #1
 8004bf8:	4299      	cmp	r1, r3
 8004bfa:	d00a      	beq.n	8004c12 <memmove+0x26>
 8004bfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c00:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004c04:	e7f8      	b.n	8004bf8 <memmove+0xc>
 8004c06:	4283      	cmp	r3, r0
 8004c08:	d9f5      	bls.n	8004bf6 <memmove+0xa>
 8004c0a:	1881      	adds	r1, r0, r2
 8004c0c:	1ad2      	subs	r2, r2, r3
 8004c0e:	42d3      	cmn	r3, r2
 8004c10:	d100      	bne.n	8004c14 <memmove+0x28>
 8004c12:	bd10      	pop	{r4, pc}
 8004c14:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004c18:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8004c1c:	e7f7      	b.n	8004c0e <memmove+0x22>

08004c1e <_realloc_r>:
 8004c1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c20:	4607      	mov	r7, r0
 8004c22:	4614      	mov	r4, r2
 8004c24:	460e      	mov	r6, r1
 8004c26:	b921      	cbnz	r1, 8004c32 <_realloc_r+0x14>
 8004c28:	4611      	mov	r1, r2
 8004c2a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004c2e:	f7ff bb4f 	b.w	80042d0 <_malloc_r>
 8004c32:	b922      	cbnz	r2, 8004c3e <_realloc_r+0x20>
 8004c34:	f7ff fafe 	bl	8004234 <_free_r>
 8004c38:	4625      	mov	r5, r4
 8004c3a:	4628      	mov	r0, r5
 8004c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c3e:	f000 f814 	bl	8004c6a <_malloc_usable_size_r>
 8004c42:	42a0      	cmp	r0, r4
 8004c44:	d20f      	bcs.n	8004c66 <_realloc_r+0x48>
 8004c46:	4621      	mov	r1, r4
 8004c48:	4638      	mov	r0, r7
 8004c4a:	f7ff fb41 	bl	80042d0 <_malloc_r>
 8004c4e:	4605      	mov	r5, r0
 8004c50:	2800      	cmp	r0, #0
 8004c52:	d0f2      	beq.n	8004c3a <_realloc_r+0x1c>
 8004c54:	4631      	mov	r1, r6
 8004c56:	4622      	mov	r2, r4
 8004c58:	f7ff ffbd 	bl	8004bd6 <memcpy>
 8004c5c:	4631      	mov	r1, r6
 8004c5e:	4638      	mov	r0, r7
 8004c60:	f7ff fae8 	bl	8004234 <_free_r>
 8004c64:	e7e9      	b.n	8004c3a <_realloc_r+0x1c>
 8004c66:	4635      	mov	r5, r6
 8004c68:	e7e7      	b.n	8004c3a <_realloc_r+0x1c>

08004c6a <_malloc_usable_size_r>:
 8004c6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c6e:	1f18      	subs	r0, r3, #4
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	bfbc      	itt	lt
 8004c74:	580b      	ldrlt	r3, [r1, r0]
 8004c76:	18c0      	addlt	r0, r0, r3
 8004c78:	4770      	bx	lr
 8004c7a:	0000      	movs	r0, r0
 8004c7c:	0000      	movs	r0, r0
	...

08004c80 <cos>:
 8004c80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004c82:	ec51 0b10 	vmov	r0, r1, d0
 8004c86:	4a1e      	ldr	r2, [pc, #120]	; (8004d00 <cos+0x80>)
 8004c88:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	dc06      	bgt.n	8004c9e <cos+0x1e>
 8004c90:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8004cf8 <cos+0x78>
 8004c94:	f000 fb80 	bl	8005398 <__kernel_cos>
 8004c98:	ec51 0b10 	vmov	r0, r1, d0
 8004c9c:	e007      	b.n	8004cae <cos+0x2e>
 8004c9e:	4a19      	ldr	r2, [pc, #100]	; (8004d04 <cos+0x84>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	dd09      	ble.n	8004cb8 <cos+0x38>
 8004ca4:	ee10 2a10 	vmov	r2, s0
 8004ca8:	460b      	mov	r3, r1
 8004caa:	f7fb fae5 	bl	8000278 <__aeabi_dsub>
 8004cae:	ec41 0b10 	vmov	d0, r0, r1
 8004cb2:	b005      	add	sp, #20
 8004cb4:	f85d fb04 	ldr.w	pc, [sp], #4
 8004cb8:	4668      	mov	r0, sp
 8004cba:	f000 f8c9 	bl	8004e50 <__ieee754_rem_pio2>
 8004cbe:	f000 0003 	and.w	r0, r0, #3
 8004cc2:	2801      	cmp	r0, #1
 8004cc4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004cc8:	ed9d 0b00 	vldr	d0, [sp]
 8004ccc:	d007      	beq.n	8004cde <cos+0x5e>
 8004cce:	2802      	cmp	r0, #2
 8004cd0:	d00e      	beq.n	8004cf0 <cos+0x70>
 8004cd2:	2800      	cmp	r0, #0
 8004cd4:	d0de      	beq.n	8004c94 <cos+0x14>
 8004cd6:	2001      	movs	r0, #1
 8004cd8:	f000 ff66 	bl	8005ba8 <__kernel_sin>
 8004cdc:	e7dc      	b.n	8004c98 <cos+0x18>
 8004cde:	f000 ff63 	bl	8005ba8 <__kernel_sin>
 8004ce2:	ec53 2b10 	vmov	r2, r3, d0
 8004ce6:	ee10 0a10 	vmov	r0, s0
 8004cea:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8004cee:	e7de      	b.n	8004cae <cos+0x2e>
 8004cf0:	f000 fb52 	bl	8005398 <__kernel_cos>
 8004cf4:	e7f5      	b.n	8004ce2 <cos+0x62>
 8004cf6:	bf00      	nop
	...
 8004d00:	3fe921fb 	.word	0x3fe921fb
 8004d04:	7fefffff 	.word	0x7fefffff

08004d08 <sin>:
 8004d08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004d0a:	ec51 0b10 	vmov	r0, r1, d0
 8004d0e:	4a20      	ldr	r2, [pc, #128]	; (8004d90 <sin+0x88>)
 8004d10:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004d14:	4293      	cmp	r3, r2
 8004d16:	dc07      	bgt.n	8004d28 <sin+0x20>
 8004d18:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8004d88 <sin+0x80>
 8004d1c:	2000      	movs	r0, #0
 8004d1e:	f000 ff43 	bl	8005ba8 <__kernel_sin>
 8004d22:	ec51 0b10 	vmov	r0, r1, d0
 8004d26:	e007      	b.n	8004d38 <sin+0x30>
 8004d28:	4a1a      	ldr	r2, [pc, #104]	; (8004d94 <sin+0x8c>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	dd09      	ble.n	8004d42 <sin+0x3a>
 8004d2e:	ee10 2a10 	vmov	r2, s0
 8004d32:	460b      	mov	r3, r1
 8004d34:	f7fb faa0 	bl	8000278 <__aeabi_dsub>
 8004d38:	ec41 0b10 	vmov	d0, r0, r1
 8004d3c:	b005      	add	sp, #20
 8004d3e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004d42:	4668      	mov	r0, sp
 8004d44:	f000 f884 	bl	8004e50 <__ieee754_rem_pio2>
 8004d48:	f000 0003 	and.w	r0, r0, #3
 8004d4c:	2801      	cmp	r0, #1
 8004d4e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004d52:	ed9d 0b00 	vldr	d0, [sp]
 8004d56:	d004      	beq.n	8004d62 <sin+0x5a>
 8004d58:	2802      	cmp	r0, #2
 8004d5a:	d005      	beq.n	8004d68 <sin+0x60>
 8004d5c:	b970      	cbnz	r0, 8004d7c <sin+0x74>
 8004d5e:	2001      	movs	r0, #1
 8004d60:	e7dd      	b.n	8004d1e <sin+0x16>
 8004d62:	f000 fb19 	bl	8005398 <__kernel_cos>
 8004d66:	e7dc      	b.n	8004d22 <sin+0x1a>
 8004d68:	2001      	movs	r0, #1
 8004d6a:	f000 ff1d 	bl	8005ba8 <__kernel_sin>
 8004d6e:	ec53 2b10 	vmov	r2, r3, d0
 8004d72:	ee10 0a10 	vmov	r0, s0
 8004d76:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8004d7a:	e7dd      	b.n	8004d38 <sin+0x30>
 8004d7c:	f000 fb0c 	bl	8005398 <__kernel_cos>
 8004d80:	e7f5      	b.n	8004d6e <sin+0x66>
 8004d82:	bf00      	nop
 8004d84:	f3af 8000 	nop.w
	...
 8004d90:	3fe921fb 	.word	0x3fe921fb
 8004d94:	7fefffff 	.word	0x7fefffff

08004d98 <sqrt>:
 8004d98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004d9c:	ed2d 8b02 	vpush	{d8}
 8004da0:	b08b      	sub	sp, #44	; 0x2c
 8004da2:	ec55 4b10 	vmov	r4, r5, d0
 8004da6:	f000 fa45 	bl	8005234 <__ieee754_sqrt>
 8004daa:	4b26      	ldr	r3, [pc, #152]	; (8004e44 <sqrt+0xac>)
 8004dac:	eeb0 8a40 	vmov.f32	s16, s0
 8004db0:	eef0 8a60 	vmov.f32	s17, s1
 8004db4:	f993 6000 	ldrsb.w	r6, [r3]
 8004db8:	1c73      	adds	r3, r6, #1
 8004dba:	d02a      	beq.n	8004e12 <sqrt+0x7a>
 8004dbc:	4622      	mov	r2, r4
 8004dbe:	462b      	mov	r3, r5
 8004dc0:	4620      	mov	r0, r4
 8004dc2:	4629      	mov	r1, r5
 8004dc4:	f7fb feaa 	bl	8000b1c <__aeabi_dcmpun>
 8004dc8:	4607      	mov	r7, r0
 8004dca:	bb10      	cbnz	r0, 8004e12 <sqrt+0x7a>
 8004dcc:	f04f 0800 	mov.w	r8, #0
 8004dd0:	f04f 0900 	mov.w	r9, #0
 8004dd4:	4642      	mov	r2, r8
 8004dd6:	464b      	mov	r3, r9
 8004dd8:	4620      	mov	r0, r4
 8004dda:	4629      	mov	r1, r5
 8004ddc:	f7fb fe76 	bl	8000acc <__aeabi_dcmplt>
 8004de0:	b1b8      	cbz	r0, 8004e12 <sqrt+0x7a>
 8004de2:	2301      	movs	r3, #1
 8004de4:	9300      	str	r3, [sp, #0]
 8004de6:	4b18      	ldr	r3, [pc, #96]	; (8004e48 <sqrt+0xb0>)
 8004de8:	9301      	str	r3, [sp, #4]
 8004dea:	9708      	str	r7, [sp, #32]
 8004dec:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8004df0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004df4:	b9b6      	cbnz	r6, 8004e24 <sqrt+0x8c>
 8004df6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004dfa:	4668      	mov	r0, sp
 8004dfc:	f001 f81c 	bl	8005e38 <matherr>
 8004e00:	b1d0      	cbz	r0, 8004e38 <sqrt+0xa0>
 8004e02:	9b08      	ldr	r3, [sp, #32]
 8004e04:	b11b      	cbz	r3, 8004e0e <sqrt+0x76>
 8004e06:	f7ff f9bf 	bl	8004188 <__errno>
 8004e0a:	9b08      	ldr	r3, [sp, #32]
 8004e0c:	6003      	str	r3, [r0, #0]
 8004e0e:	ed9d 8b06 	vldr	d8, [sp, #24]
 8004e12:	eeb0 0a48 	vmov.f32	s0, s16
 8004e16:	eef0 0a68 	vmov.f32	s1, s17
 8004e1a:	b00b      	add	sp, #44	; 0x2c
 8004e1c:	ecbd 8b02 	vpop	{d8}
 8004e20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004e24:	4642      	mov	r2, r8
 8004e26:	464b      	mov	r3, r9
 8004e28:	4640      	mov	r0, r8
 8004e2a:	4649      	mov	r1, r9
 8004e2c:	f7fb fd06 	bl	800083c <__aeabi_ddiv>
 8004e30:	2e02      	cmp	r6, #2
 8004e32:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004e36:	d1e0      	bne.n	8004dfa <sqrt+0x62>
 8004e38:	f7ff f9a6 	bl	8004188 <__errno>
 8004e3c:	2321      	movs	r3, #33	; 0x21
 8004e3e:	6003      	str	r3, [r0, #0]
 8004e40:	e7df      	b.n	8004e02 <sqrt+0x6a>
 8004e42:	bf00      	nop
 8004e44:	200001dc 	.word	0x200001dc
 8004e48:	080060e6 	.word	0x080060e6
 8004e4c:	00000000 	.word	0x00000000

08004e50 <__ieee754_rem_pio2>:
 8004e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e54:	ec57 6b10 	vmov	r6, r7, d0
 8004e58:	4bc3      	ldr	r3, [pc, #780]	; (8005168 <__ieee754_rem_pio2+0x318>)
 8004e5a:	b08d      	sub	sp, #52	; 0x34
 8004e5c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8004e60:	4598      	cmp	r8, r3
 8004e62:	4604      	mov	r4, r0
 8004e64:	9704      	str	r7, [sp, #16]
 8004e66:	dc07      	bgt.n	8004e78 <__ieee754_rem_pio2+0x28>
 8004e68:	2200      	movs	r2, #0
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	ed84 0b00 	vstr	d0, [r4]
 8004e70:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8004e74:	2500      	movs	r5, #0
 8004e76:	e027      	b.n	8004ec8 <__ieee754_rem_pio2+0x78>
 8004e78:	4bbc      	ldr	r3, [pc, #752]	; (800516c <__ieee754_rem_pio2+0x31c>)
 8004e7a:	4598      	cmp	r8, r3
 8004e7c:	dc75      	bgt.n	8004f6a <__ieee754_rem_pio2+0x11a>
 8004e7e:	9b04      	ldr	r3, [sp, #16]
 8004e80:	4dbb      	ldr	r5, [pc, #748]	; (8005170 <__ieee754_rem_pio2+0x320>)
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	ee10 0a10 	vmov	r0, s0
 8004e88:	a3a9      	add	r3, pc, #676	; (adr r3, 8005130 <__ieee754_rem_pio2+0x2e0>)
 8004e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e8e:	4639      	mov	r1, r7
 8004e90:	dd36      	ble.n	8004f00 <__ieee754_rem_pio2+0xb0>
 8004e92:	f7fb f9f1 	bl	8000278 <__aeabi_dsub>
 8004e96:	45a8      	cmp	r8, r5
 8004e98:	4606      	mov	r6, r0
 8004e9a:	460f      	mov	r7, r1
 8004e9c:	d018      	beq.n	8004ed0 <__ieee754_rem_pio2+0x80>
 8004e9e:	a3a6      	add	r3, pc, #664	; (adr r3, 8005138 <__ieee754_rem_pio2+0x2e8>)
 8004ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ea4:	f7fb f9e8 	bl	8000278 <__aeabi_dsub>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	460b      	mov	r3, r1
 8004eac:	e9c4 2300 	strd	r2, r3, [r4]
 8004eb0:	4630      	mov	r0, r6
 8004eb2:	4639      	mov	r1, r7
 8004eb4:	f7fb f9e0 	bl	8000278 <__aeabi_dsub>
 8004eb8:	a39f      	add	r3, pc, #636	; (adr r3, 8005138 <__ieee754_rem_pio2+0x2e8>)
 8004eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ebe:	f7fb f9db 	bl	8000278 <__aeabi_dsub>
 8004ec2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004ec6:	2501      	movs	r5, #1
 8004ec8:	4628      	mov	r0, r5
 8004eca:	b00d      	add	sp, #52	; 0x34
 8004ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ed0:	a39b      	add	r3, pc, #620	; (adr r3, 8005140 <__ieee754_rem_pio2+0x2f0>)
 8004ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed6:	f7fb f9cf 	bl	8000278 <__aeabi_dsub>
 8004eda:	a39b      	add	r3, pc, #620	; (adr r3, 8005148 <__ieee754_rem_pio2+0x2f8>)
 8004edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee0:	4606      	mov	r6, r0
 8004ee2:	460f      	mov	r7, r1
 8004ee4:	f7fb f9c8 	bl	8000278 <__aeabi_dsub>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	460b      	mov	r3, r1
 8004eec:	e9c4 2300 	strd	r2, r3, [r4]
 8004ef0:	4630      	mov	r0, r6
 8004ef2:	4639      	mov	r1, r7
 8004ef4:	f7fb f9c0 	bl	8000278 <__aeabi_dsub>
 8004ef8:	a393      	add	r3, pc, #588	; (adr r3, 8005148 <__ieee754_rem_pio2+0x2f8>)
 8004efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004efe:	e7de      	b.n	8004ebe <__ieee754_rem_pio2+0x6e>
 8004f00:	f7fb f9bc 	bl	800027c <__adddf3>
 8004f04:	45a8      	cmp	r8, r5
 8004f06:	4606      	mov	r6, r0
 8004f08:	460f      	mov	r7, r1
 8004f0a:	d016      	beq.n	8004f3a <__ieee754_rem_pio2+0xea>
 8004f0c:	a38a      	add	r3, pc, #552	; (adr r3, 8005138 <__ieee754_rem_pio2+0x2e8>)
 8004f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f12:	f7fb f9b3 	bl	800027c <__adddf3>
 8004f16:	4602      	mov	r2, r0
 8004f18:	460b      	mov	r3, r1
 8004f1a:	e9c4 2300 	strd	r2, r3, [r4]
 8004f1e:	4630      	mov	r0, r6
 8004f20:	4639      	mov	r1, r7
 8004f22:	f7fb f9a9 	bl	8000278 <__aeabi_dsub>
 8004f26:	a384      	add	r3, pc, #528	; (adr r3, 8005138 <__ieee754_rem_pio2+0x2e8>)
 8004f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f2c:	f7fb f9a6 	bl	800027c <__adddf3>
 8004f30:	f04f 35ff 	mov.w	r5, #4294967295
 8004f34:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004f38:	e7c6      	b.n	8004ec8 <__ieee754_rem_pio2+0x78>
 8004f3a:	a381      	add	r3, pc, #516	; (adr r3, 8005140 <__ieee754_rem_pio2+0x2f0>)
 8004f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f40:	f7fb f99c 	bl	800027c <__adddf3>
 8004f44:	a380      	add	r3, pc, #512	; (adr r3, 8005148 <__ieee754_rem_pio2+0x2f8>)
 8004f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4a:	4606      	mov	r6, r0
 8004f4c:	460f      	mov	r7, r1
 8004f4e:	f7fb f995 	bl	800027c <__adddf3>
 8004f52:	4602      	mov	r2, r0
 8004f54:	460b      	mov	r3, r1
 8004f56:	e9c4 2300 	strd	r2, r3, [r4]
 8004f5a:	4630      	mov	r0, r6
 8004f5c:	4639      	mov	r1, r7
 8004f5e:	f7fb f98b 	bl	8000278 <__aeabi_dsub>
 8004f62:	a379      	add	r3, pc, #484	; (adr r3, 8005148 <__ieee754_rem_pio2+0x2f8>)
 8004f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f68:	e7e0      	b.n	8004f2c <__ieee754_rem_pio2+0xdc>
 8004f6a:	4b82      	ldr	r3, [pc, #520]	; (8005174 <__ieee754_rem_pio2+0x324>)
 8004f6c:	4598      	cmp	r8, r3
 8004f6e:	f300 80d0 	bgt.w	8005112 <__ieee754_rem_pio2+0x2c2>
 8004f72:	f000 fed3 	bl	8005d1c <fabs>
 8004f76:	ec57 6b10 	vmov	r6, r7, d0
 8004f7a:	ee10 0a10 	vmov	r0, s0
 8004f7e:	a374      	add	r3, pc, #464	; (adr r3, 8005150 <__ieee754_rem_pio2+0x300>)
 8004f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f84:	4639      	mov	r1, r7
 8004f86:	f7fb fb2f 	bl	80005e8 <__aeabi_dmul>
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	4b7a      	ldr	r3, [pc, #488]	; (8005178 <__ieee754_rem_pio2+0x328>)
 8004f8e:	f7fb f975 	bl	800027c <__adddf3>
 8004f92:	f7fb fdd9 	bl	8000b48 <__aeabi_d2iz>
 8004f96:	4605      	mov	r5, r0
 8004f98:	f7fb fabc 	bl	8000514 <__aeabi_i2d>
 8004f9c:	a364      	add	r3, pc, #400	; (adr r3, 8005130 <__ieee754_rem_pio2+0x2e0>)
 8004f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004fa6:	f7fb fb1f 	bl	80005e8 <__aeabi_dmul>
 8004faa:	4602      	mov	r2, r0
 8004fac:	460b      	mov	r3, r1
 8004fae:	4630      	mov	r0, r6
 8004fb0:	4639      	mov	r1, r7
 8004fb2:	f7fb f961 	bl	8000278 <__aeabi_dsub>
 8004fb6:	a360      	add	r3, pc, #384	; (adr r3, 8005138 <__ieee754_rem_pio2+0x2e8>)
 8004fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fbc:	4682      	mov	sl, r0
 8004fbe:	468b      	mov	fp, r1
 8004fc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004fc4:	f7fb fb10 	bl	80005e8 <__aeabi_dmul>
 8004fc8:	2d1f      	cmp	r5, #31
 8004fca:	4606      	mov	r6, r0
 8004fcc:	460f      	mov	r7, r1
 8004fce:	dc0c      	bgt.n	8004fea <__ieee754_rem_pio2+0x19a>
 8004fd0:	1e6a      	subs	r2, r5, #1
 8004fd2:	4b6a      	ldr	r3, [pc, #424]	; (800517c <__ieee754_rem_pio2+0x32c>)
 8004fd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fd8:	4543      	cmp	r3, r8
 8004fda:	d006      	beq.n	8004fea <__ieee754_rem_pio2+0x19a>
 8004fdc:	4632      	mov	r2, r6
 8004fde:	463b      	mov	r3, r7
 8004fe0:	4650      	mov	r0, sl
 8004fe2:	4659      	mov	r1, fp
 8004fe4:	f7fb f948 	bl	8000278 <__aeabi_dsub>
 8004fe8:	e00e      	b.n	8005008 <__ieee754_rem_pio2+0x1b8>
 8004fea:	4632      	mov	r2, r6
 8004fec:	463b      	mov	r3, r7
 8004fee:	4650      	mov	r0, sl
 8004ff0:	4659      	mov	r1, fp
 8004ff2:	f7fb f941 	bl	8000278 <__aeabi_dsub>
 8004ff6:	ea4f 5328 	mov.w	r3, r8, asr #20
 8004ffa:	9305      	str	r3, [sp, #20]
 8004ffc:	9a05      	ldr	r2, [sp, #20]
 8004ffe:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005002:	1ad3      	subs	r3, r2, r3
 8005004:	2b10      	cmp	r3, #16
 8005006:	dc02      	bgt.n	800500e <__ieee754_rem_pio2+0x1be>
 8005008:	e9c4 0100 	strd	r0, r1, [r4]
 800500c:	e039      	b.n	8005082 <__ieee754_rem_pio2+0x232>
 800500e:	a34c      	add	r3, pc, #304	; (adr r3, 8005140 <__ieee754_rem_pio2+0x2f0>)
 8005010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005014:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005018:	f7fb fae6 	bl	80005e8 <__aeabi_dmul>
 800501c:	4606      	mov	r6, r0
 800501e:	460f      	mov	r7, r1
 8005020:	4602      	mov	r2, r0
 8005022:	460b      	mov	r3, r1
 8005024:	4650      	mov	r0, sl
 8005026:	4659      	mov	r1, fp
 8005028:	f7fb f926 	bl	8000278 <__aeabi_dsub>
 800502c:	4602      	mov	r2, r0
 800502e:	460b      	mov	r3, r1
 8005030:	4680      	mov	r8, r0
 8005032:	4689      	mov	r9, r1
 8005034:	4650      	mov	r0, sl
 8005036:	4659      	mov	r1, fp
 8005038:	f7fb f91e 	bl	8000278 <__aeabi_dsub>
 800503c:	4632      	mov	r2, r6
 800503e:	463b      	mov	r3, r7
 8005040:	f7fb f91a 	bl	8000278 <__aeabi_dsub>
 8005044:	a340      	add	r3, pc, #256	; (adr r3, 8005148 <__ieee754_rem_pio2+0x2f8>)
 8005046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800504a:	4606      	mov	r6, r0
 800504c:	460f      	mov	r7, r1
 800504e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005052:	f7fb fac9 	bl	80005e8 <__aeabi_dmul>
 8005056:	4632      	mov	r2, r6
 8005058:	463b      	mov	r3, r7
 800505a:	f7fb f90d 	bl	8000278 <__aeabi_dsub>
 800505e:	4602      	mov	r2, r0
 8005060:	460b      	mov	r3, r1
 8005062:	4606      	mov	r6, r0
 8005064:	460f      	mov	r7, r1
 8005066:	4640      	mov	r0, r8
 8005068:	4649      	mov	r1, r9
 800506a:	f7fb f905 	bl	8000278 <__aeabi_dsub>
 800506e:	9a05      	ldr	r2, [sp, #20]
 8005070:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005074:	1ad3      	subs	r3, r2, r3
 8005076:	2b31      	cmp	r3, #49	; 0x31
 8005078:	dc20      	bgt.n	80050bc <__ieee754_rem_pio2+0x26c>
 800507a:	e9c4 0100 	strd	r0, r1, [r4]
 800507e:	46c2      	mov	sl, r8
 8005080:	46cb      	mov	fp, r9
 8005082:	e9d4 8900 	ldrd	r8, r9, [r4]
 8005086:	4650      	mov	r0, sl
 8005088:	4642      	mov	r2, r8
 800508a:	464b      	mov	r3, r9
 800508c:	4659      	mov	r1, fp
 800508e:	f7fb f8f3 	bl	8000278 <__aeabi_dsub>
 8005092:	463b      	mov	r3, r7
 8005094:	4632      	mov	r2, r6
 8005096:	f7fb f8ef 	bl	8000278 <__aeabi_dsub>
 800509a:	9b04      	ldr	r3, [sp, #16]
 800509c:	2b00      	cmp	r3, #0
 800509e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80050a2:	f6bf af11 	bge.w	8004ec8 <__ieee754_rem_pio2+0x78>
 80050a6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80050aa:	6063      	str	r3, [r4, #4]
 80050ac:	f8c4 8000 	str.w	r8, [r4]
 80050b0:	60a0      	str	r0, [r4, #8]
 80050b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80050b6:	60e3      	str	r3, [r4, #12]
 80050b8:	426d      	negs	r5, r5
 80050ba:	e705      	b.n	8004ec8 <__ieee754_rem_pio2+0x78>
 80050bc:	a326      	add	r3, pc, #152	; (adr r3, 8005158 <__ieee754_rem_pio2+0x308>)
 80050be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050c6:	f7fb fa8f 	bl	80005e8 <__aeabi_dmul>
 80050ca:	4606      	mov	r6, r0
 80050cc:	460f      	mov	r7, r1
 80050ce:	4602      	mov	r2, r0
 80050d0:	460b      	mov	r3, r1
 80050d2:	4640      	mov	r0, r8
 80050d4:	4649      	mov	r1, r9
 80050d6:	f7fb f8cf 	bl	8000278 <__aeabi_dsub>
 80050da:	4602      	mov	r2, r0
 80050dc:	460b      	mov	r3, r1
 80050de:	4682      	mov	sl, r0
 80050e0:	468b      	mov	fp, r1
 80050e2:	4640      	mov	r0, r8
 80050e4:	4649      	mov	r1, r9
 80050e6:	f7fb f8c7 	bl	8000278 <__aeabi_dsub>
 80050ea:	4632      	mov	r2, r6
 80050ec:	463b      	mov	r3, r7
 80050ee:	f7fb f8c3 	bl	8000278 <__aeabi_dsub>
 80050f2:	a31b      	add	r3, pc, #108	; (adr r3, 8005160 <__ieee754_rem_pio2+0x310>)
 80050f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f8:	4606      	mov	r6, r0
 80050fa:	460f      	mov	r7, r1
 80050fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005100:	f7fb fa72 	bl	80005e8 <__aeabi_dmul>
 8005104:	4632      	mov	r2, r6
 8005106:	463b      	mov	r3, r7
 8005108:	f7fb f8b6 	bl	8000278 <__aeabi_dsub>
 800510c:	4606      	mov	r6, r0
 800510e:	460f      	mov	r7, r1
 8005110:	e764      	b.n	8004fdc <__ieee754_rem_pio2+0x18c>
 8005112:	4b1b      	ldr	r3, [pc, #108]	; (8005180 <__ieee754_rem_pio2+0x330>)
 8005114:	4598      	cmp	r8, r3
 8005116:	dd35      	ble.n	8005184 <__ieee754_rem_pio2+0x334>
 8005118:	ee10 2a10 	vmov	r2, s0
 800511c:	463b      	mov	r3, r7
 800511e:	4630      	mov	r0, r6
 8005120:	4639      	mov	r1, r7
 8005122:	f7fb f8a9 	bl	8000278 <__aeabi_dsub>
 8005126:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800512a:	e9c4 0100 	strd	r0, r1, [r4]
 800512e:	e6a1      	b.n	8004e74 <__ieee754_rem_pio2+0x24>
 8005130:	54400000 	.word	0x54400000
 8005134:	3ff921fb 	.word	0x3ff921fb
 8005138:	1a626331 	.word	0x1a626331
 800513c:	3dd0b461 	.word	0x3dd0b461
 8005140:	1a600000 	.word	0x1a600000
 8005144:	3dd0b461 	.word	0x3dd0b461
 8005148:	2e037073 	.word	0x2e037073
 800514c:	3ba3198a 	.word	0x3ba3198a
 8005150:	6dc9c883 	.word	0x6dc9c883
 8005154:	3fe45f30 	.word	0x3fe45f30
 8005158:	2e000000 	.word	0x2e000000
 800515c:	3ba3198a 	.word	0x3ba3198a
 8005160:	252049c1 	.word	0x252049c1
 8005164:	397b839a 	.word	0x397b839a
 8005168:	3fe921fb 	.word	0x3fe921fb
 800516c:	4002d97b 	.word	0x4002d97b
 8005170:	3ff921fb 	.word	0x3ff921fb
 8005174:	413921fb 	.word	0x413921fb
 8005178:	3fe00000 	.word	0x3fe00000
 800517c:	080060ec 	.word	0x080060ec
 8005180:	7fefffff 	.word	0x7fefffff
 8005184:	ea4f 5528 	mov.w	r5, r8, asr #20
 8005188:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800518c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8005190:	4630      	mov	r0, r6
 8005192:	460f      	mov	r7, r1
 8005194:	f7fb fcd8 	bl	8000b48 <__aeabi_d2iz>
 8005198:	f7fb f9bc 	bl	8000514 <__aeabi_i2d>
 800519c:	4602      	mov	r2, r0
 800519e:	460b      	mov	r3, r1
 80051a0:	4630      	mov	r0, r6
 80051a2:	4639      	mov	r1, r7
 80051a4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80051a8:	f7fb f866 	bl	8000278 <__aeabi_dsub>
 80051ac:	2200      	movs	r2, #0
 80051ae:	4b1f      	ldr	r3, [pc, #124]	; (800522c <__ieee754_rem_pio2+0x3dc>)
 80051b0:	f7fb fa1a 	bl	80005e8 <__aeabi_dmul>
 80051b4:	460f      	mov	r7, r1
 80051b6:	4606      	mov	r6, r0
 80051b8:	f7fb fcc6 	bl	8000b48 <__aeabi_d2iz>
 80051bc:	f7fb f9aa 	bl	8000514 <__aeabi_i2d>
 80051c0:	4602      	mov	r2, r0
 80051c2:	460b      	mov	r3, r1
 80051c4:	4630      	mov	r0, r6
 80051c6:	4639      	mov	r1, r7
 80051c8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80051cc:	f7fb f854 	bl	8000278 <__aeabi_dsub>
 80051d0:	2200      	movs	r2, #0
 80051d2:	4b16      	ldr	r3, [pc, #88]	; (800522c <__ieee754_rem_pio2+0x3dc>)
 80051d4:	f7fb fa08 	bl	80005e8 <__aeabi_dmul>
 80051d8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80051dc:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80051e0:	f04f 0803 	mov.w	r8, #3
 80051e4:	2600      	movs	r6, #0
 80051e6:	2700      	movs	r7, #0
 80051e8:	4632      	mov	r2, r6
 80051ea:	463b      	mov	r3, r7
 80051ec:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80051f0:	f108 3aff 	add.w	sl, r8, #4294967295
 80051f4:	f7fb fc60 	bl	8000ab8 <__aeabi_dcmpeq>
 80051f8:	b9b0      	cbnz	r0, 8005228 <__ieee754_rem_pio2+0x3d8>
 80051fa:	4b0d      	ldr	r3, [pc, #52]	; (8005230 <__ieee754_rem_pio2+0x3e0>)
 80051fc:	9301      	str	r3, [sp, #4]
 80051fe:	2302      	movs	r3, #2
 8005200:	9300      	str	r3, [sp, #0]
 8005202:	462a      	mov	r2, r5
 8005204:	4643      	mov	r3, r8
 8005206:	4621      	mov	r1, r4
 8005208:	a806      	add	r0, sp, #24
 800520a:	f000 f98d 	bl	8005528 <__kernel_rem_pio2>
 800520e:	9b04      	ldr	r3, [sp, #16]
 8005210:	2b00      	cmp	r3, #0
 8005212:	4605      	mov	r5, r0
 8005214:	f6bf ae58 	bge.w	8004ec8 <__ieee754_rem_pio2+0x78>
 8005218:	6863      	ldr	r3, [r4, #4]
 800521a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800521e:	6063      	str	r3, [r4, #4]
 8005220:	68e3      	ldr	r3, [r4, #12]
 8005222:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005226:	e746      	b.n	80050b6 <__ieee754_rem_pio2+0x266>
 8005228:	46d0      	mov	r8, sl
 800522a:	e7dd      	b.n	80051e8 <__ieee754_rem_pio2+0x398>
 800522c:	41700000 	.word	0x41700000
 8005230:	0800616c 	.word	0x0800616c

08005234 <__ieee754_sqrt>:
 8005234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005238:	4955      	ldr	r1, [pc, #340]	; (8005390 <__ieee754_sqrt+0x15c>)
 800523a:	ec55 4b10 	vmov	r4, r5, d0
 800523e:	43a9      	bics	r1, r5
 8005240:	462b      	mov	r3, r5
 8005242:	462a      	mov	r2, r5
 8005244:	d112      	bne.n	800526c <__ieee754_sqrt+0x38>
 8005246:	ee10 2a10 	vmov	r2, s0
 800524a:	ee10 0a10 	vmov	r0, s0
 800524e:	4629      	mov	r1, r5
 8005250:	f7fb f9ca 	bl	80005e8 <__aeabi_dmul>
 8005254:	4602      	mov	r2, r0
 8005256:	460b      	mov	r3, r1
 8005258:	4620      	mov	r0, r4
 800525a:	4629      	mov	r1, r5
 800525c:	f7fb f80e 	bl	800027c <__adddf3>
 8005260:	4604      	mov	r4, r0
 8005262:	460d      	mov	r5, r1
 8005264:	ec45 4b10 	vmov	d0, r4, r5
 8005268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800526c:	2d00      	cmp	r5, #0
 800526e:	ee10 0a10 	vmov	r0, s0
 8005272:	4621      	mov	r1, r4
 8005274:	dc0f      	bgt.n	8005296 <__ieee754_sqrt+0x62>
 8005276:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800527a:	4330      	orrs	r0, r6
 800527c:	d0f2      	beq.n	8005264 <__ieee754_sqrt+0x30>
 800527e:	b155      	cbz	r5, 8005296 <__ieee754_sqrt+0x62>
 8005280:	ee10 2a10 	vmov	r2, s0
 8005284:	4620      	mov	r0, r4
 8005286:	4629      	mov	r1, r5
 8005288:	f7fa fff6 	bl	8000278 <__aeabi_dsub>
 800528c:	4602      	mov	r2, r0
 800528e:	460b      	mov	r3, r1
 8005290:	f7fb fad4 	bl	800083c <__aeabi_ddiv>
 8005294:	e7e4      	b.n	8005260 <__ieee754_sqrt+0x2c>
 8005296:	151b      	asrs	r3, r3, #20
 8005298:	d073      	beq.n	8005382 <__ieee754_sqrt+0x14e>
 800529a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800529e:	07dd      	lsls	r5, r3, #31
 80052a0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80052a4:	bf48      	it	mi
 80052a6:	0fc8      	lsrmi	r0, r1, #31
 80052a8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80052ac:	bf44      	itt	mi
 80052ae:	0049      	lslmi	r1, r1, #1
 80052b0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 80052b4:	2500      	movs	r5, #0
 80052b6:	1058      	asrs	r0, r3, #1
 80052b8:	0fcb      	lsrs	r3, r1, #31
 80052ba:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80052be:	0049      	lsls	r1, r1, #1
 80052c0:	2316      	movs	r3, #22
 80052c2:	462c      	mov	r4, r5
 80052c4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80052c8:	19a7      	adds	r7, r4, r6
 80052ca:	4297      	cmp	r7, r2
 80052cc:	bfde      	ittt	le
 80052ce:	19bc      	addle	r4, r7, r6
 80052d0:	1bd2      	suble	r2, r2, r7
 80052d2:	19ad      	addle	r5, r5, r6
 80052d4:	0fcf      	lsrs	r7, r1, #31
 80052d6:	3b01      	subs	r3, #1
 80052d8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80052dc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80052e0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80052e4:	d1f0      	bne.n	80052c8 <__ieee754_sqrt+0x94>
 80052e6:	f04f 0c20 	mov.w	ip, #32
 80052ea:	469e      	mov	lr, r3
 80052ec:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80052f0:	42a2      	cmp	r2, r4
 80052f2:	eb06 070e 	add.w	r7, r6, lr
 80052f6:	dc02      	bgt.n	80052fe <__ieee754_sqrt+0xca>
 80052f8:	d112      	bne.n	8005320 <__ieee754_sqrt+0xec>
 80052fa:	428f      	cmp	r7, r1
 80052fc:	d810      	bhi.n	8005320 <__ieee754_sqrt+0xec>
 80052fe:	2f00      	cmp	r7, #0
 8005300:	eb07 0e06 	add.w	lr, r7, r6
 8005304:	da42      	bge.n	800538c <__ieee754_sqrt+0x158>
 8005306:	f1be 0f00 	cmp.w	lr, #0
 800530a:	db3f      	blt.n	800538c <__ieee754_sqrt+0x158>
 800530c:	f104 0801 	add.w	r8, r4, #1
 8005310:	1b12      	subs	r2, r2, r4
 8005312:	428f      	cmp	r7, r1
 8005314:	bf88      	it	hi
 8005316:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800531a:	1bc9      	subs	r1, r1, r7
 800531c:	4433      	add	r3, r6
 800531e:	4644      	mov	r4, r8
 8005320:	0052      	lsls	r2, r2, #1
 8005322:	f1bc 0c01 	subs.w	ip, ip, #1
 8005326:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800532a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800532e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8005332:	d1dd      	bne.n	80052f0 <__ieee754_sqrt+0xbc>
 8005334:	430a      	orrs	r2, r1
 8005336:	d006      	beq.n	8005346 <__ieee754_sqrt+0x112>
 8005338:	1c5c      	adds	r4, r3, #1
 800533a:	bf13      	iteet	ne
 800533c:	3301      	addne	r3, #1
 800533e:	3501      	addeq	r5, #1
 8005340:	4663      	moveq	r3, ip
 8005342:	f023 0301 	bicne.w	r3, r3, #1
 8005346:	106a      	asrs	r2, r5, #1
 8005348:	085b      	lsrs	r3, r3, #1
 800534a:	07e9      	lsls	r1, r5, #31
 800534c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8005350:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8005354:	bf48      	it	mi
 8005356:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800535a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800535e:	461c      	mov	r4, r3
 8005360:	e780      	b.n	8005264 <__ieee754_sqrt+0x30>
 8005362:	0aca      	lsrs	r2, r1, #11
 8005364:	3815      	subs	r0, #21
 8005366:	0549      	lsls	r1, r1, #21
 8005368:	2a00      	cmp	r2, #0
 800536a:	d0fa      	beq.n	8005362 <__ieee754_sqrt+0x12e>
 800536c:	02d6      	lsls	r6, r2, #11
 800536e:	d50a      	bpl.n	8005386 <__ieee754_sqrt+0x152>
 8005370:	f1c3 0420 	rsb	r4, r3, #32
 8005374:	fa21 f404 	lsr.w	r4, r1, r4
 8005378:	1e5d      	subs	r5, r3, #1
 800537a:	4099      	lsls	r1, r3
 800537c:	4322      	orrs	r2, r4
 800537e:	1b43      	subs	r3, r0, r5
 8005380:	e78b      	b.n	800529a <__ieee754_sqrt+0x66>
 8005382:	4618      	mov	r0, r3
 8005384:	e7f0      	b.n	8005368 <__ieee754_sqrt+0x134>
 8005386:	0052      	lsls	r2, r2, #1
 8005388:	3301      	adds	r3, #1
 800538a:	e7ef      	b.n	800536c <__ieee754_sqrt+0x138>
 800538c:	46a0      	mov	r8, r4
 800538e:	e7bf      	b.n	8005310 <__ieee754_sqrt+0xdc>
 8005390:	7ff00000 	.word	0x7ff00000
 8005394:	00000000 	.word	0x00000000

08005398 <__kernel_cos>:
 8005398:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800539c:	ec59 8b10 	vmov	r8, r9, d0
 80053a0:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 80053a4:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 80053a8:	ed2d 8b02 	vpush	{d8}
 80053ac:	eeb0 8a41 	vmov.f32	s16, s2
 80053b0:	eef0 8a61 	vmov.f32	s17, s3
 80053b4:	da07      	bge.n	80053c6 <__kernel_cos+0x2e>
 80053b6:	ee10 0a10 	vmov	r0, s0
 80053ba:	4649      	mov	r1, r9
 80053bc:	f7fb fbc4 	bl	8000b48 <__aeabi_d2iz>
 80053c0:	2800      	cmp	r0, #0
 80053c2:	f000 8089 	beq.w	80054d8 <__kernel_cos+0x140>
 80053c6:	4642      	mov	r2, r8
 80053c8:	464b      	mov	r3, r9
 80053ca:	4640      	mov	r0, r8
 80053cc:	4649      	mov	r1, r9
 80053ce:	f7fb f90b 	bl	80005e8 <__aeabi_dmul>
 80053d2:	2200      	movs	r2, #0
 80053d4:	4b4e      	ldr	r3, [pc, #312]	; (8005510 <__kernel_cos+0x178>)
 80053d6:	4604      	mov	r4, r0
 80053d8:	460d      	mov	r5, r1
 80053da:	f7fb f905 	bl	80005e8 <__aeabi_dmul>
 80053de:	a340      	add	r3, pc, #256	; (adr r3, 80054e0 <__kernel_cos+0x148>)
 80053e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e4:	4682      	mov	sl, r0
 80053e6:	468b      	mov	fp, r1
 80053e8:	4620      	mov	r0, r4
 80053ea:	4629      	mov	r1, r5
 80053ec:	f7fb f8fc 	bl	80005e8 <__aeabi_dmul>
 80053f0:	a33d      	add	r3, pc, #244	; (adr r3, 80054e8 <__kernel_cos+0x150>)
 80053f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f6:	f7fa ff41 	bl	800027c <__adddf3>
 80053fa:	4622      	mov	r2, r4
 80053fc:	462b      	mov	r3, r5
 80053fe:	f7fb f8f3 	bl	80005e8 <__aeabi_dmul>
 8005402:	a33b      	add	r3, pc, #236	; (adr r3, 80054f0 <__kernel_cos+0x158>)
 8005404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005408:	f7fa ff36 	bl	8000278 <__aeabi_dsub>
 800540c:	4622      	mov	r2, r4
 800540e:	462b      	mov	r3, r5
 8005410:	f7fb f8ea 	bl	80005e8 <__aeabi_dmul>
 8005414:	a338      	add	r3, pc, #224	; (adr r3, 80054f8 <__kernel_cos+0x160>)
 8005416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800541a:	f7fa ff2f 	bl	800027c <__adddf3>
 800541e:	4622      	mov	r2, r4
 8005420:	462b      	mov	r3, r5
 8005422:	f7fb f8e1 	bl	80005e8 <__aeabi_dmul>
 8005426:	a336      	add	r3, pc, #216	; (adr r3, 8005500 <__kernel_cos+0x168>)
 8005428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800542c:	f7fa ff24 	bl	8000278 <__aeabi_dsub>
 8005430:	4622      	mov	r2, r4
 8005432:	462b      	mov	r3, r5
 8005434:	f7fb f8d8 	bl	80005e8 <__aeabi_dmul>
 8005438:	a333      	add	r3, pc, #204	; (adr r3, 8005508 <__kernel_cos+0x170>)
 800543a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800543e:	f7fa ff1d 	bl	800027c <__adddf3>
 8005442:	4622      	mov	r2, r4
 8005444:	462b      	mov	r3, r5
 8005446:	f7fb f8cf 	bl	80005e8 <__aeabi_dmul>
 800544a:	4622      	mov	r2, r4
 800544c:	462b      	mov	r3, r5
 800544e:	f7fb f8cb 	bl	80005e8 <__aeabi_dmul>
 8005452:	ec53 2b18 	vmov	r2, r3, d8
 8005456:	4604      	mov	r4, r0
 8005458:	460d      	mov	r5, r1
 800545a:	4640      	mov	r0, r8
 800545c:	4649      	mov	r1, r9
 800545e:	f7fb f8c3 	bl	80005e8 <__aeabi_dmul>
 8005462:	460b      	mov	r3, r1
 8005464:	4602      	mov	r2, r0
 8005466:	4629      	mov	r1, r5
 8005468:	4620      	mov	r0, r4
 800546a:	f7fa ff05 	bl	8000278 <__aeabi_dsub>
 800546e:	4b29      	ldr	r3, [pc, #164]	; (8005514 <__kernel_cos+0x17c>)
 8005470:	429e      	cmp	r6, r3
 8005472:	4680      	mov	r8, r0
 8005474:	4689      	mov	r9, r1
 8005476:	dc11      	bgt.n	800549c <__kernel_cos+0x104>
 8005478:	4602      	mov	r2, r0
 800547a:	460b      	mov	r3, r1
 800547c:	4650      	mov	r0, sl
 800547e:	4659      	mov	r1, fp
 8005480:	f7fa fefa 	bl	8000278 <__aeabi_dsub>
 8005484:	460b      	mov	r3, r1
 8005486:	4924      	ldr	r1, [pc, #144]	; (8005518 <__kernel_cos+0x180>)
 8005488:	4602      	mov	r2, r0
 800548a:	2000      	movs	r0, #0
 800548c:	f7fa fef4 	bl	8000278 <__aeabi_dsub>
 8005490:	ecbd 8b02 	vpop	{d8}
 8005494:	ec41 0b10 	vmov	d0, r0, r1
 8005498:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800549c:	4b1f      	ldr	r3, [pc, #124]	; (800551c <__kernel_cos+0x184>)
 800549e:	491e      	ldr	r1, [pc, #120]	; (8005518 <__kernel_cos+0x180>)
 80054a0:	429e      	cmp	r6, r3
 80054a2:	bfcc      	ite	gt
 80054a4:	4d1e      	ldrgt	r5, [pc, #120]	; (8005520 <__kernel_cos+0x188>)
 80054a6:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 80054aa:	2400      	movs	r4, #0
 80054ac:	4622      	mov	r2, r4
 80054ae:	462b      	mov	r3, r5
 80054b0:	2000      	movs	r0, #0
 80054b2:	f7fa fee1 	bl	8000278 <__aeabi_dsub>
 80054b6:	4622      	mov	r2, r4
 80054b8:	4606      	mov	r6, r0
 80054ba:	460f      	mov	r7, r1
 80054bc:	462b      	mov	r3, r5
 80054be:	4650      	mov	r0, sl
 80054c0:	4659      	mov	r1, fp
 80054c2:	f7fa fed9 	bl	8000278 <__aeabi_dsub>
 80054c6:	4642      	mov	r2, r8
 80054c8:	464b      	mov	r3, r9
 80054ca:	f7fa fed5 	bl	8000278 <__aeabi_dsub>
 80054ce:	4602      	mov	r2, r0
 80054d0:	460b      	mov	r3, r1
 80054d2:	4630      	mov	r0, r6
 80054d4:	4639      	mov	r1, r7
 80054d6:	e7d9      	b.n	800548c <__kernel_cos+0xf4>
 80054d8:	2000      	movs	r0, #0
 80054da:	490f      	ldr	r1, [pc, #60]	; (8005518 <__kernel_cos+0x180>)
 80054dc:	e7d8      	b.n	8005490 <__kernel_cos+0xf8>
 80054de:	bf00      	nop
 80054e0:	be8838d4 	.word	0xbe8838d4
 80054e4:	bda8fae9 	.word	0xbda8fae9
 80054e8:	bdb4b1c4 	.word	0xbdb4b1c4
 80054ec:	3e21ee9e 	.word	0x3e21ee9e
 80054f0:	809c52ad 	.word	0x809c52ad
 80054f4:	3e927e4f 	.word	0x3e927e4f
 80054f8:	19cb1590 	.word	0x19cb1590
 80054fc:	3efa01a0 	.word	0x3efa01a0
 8005500:	16c15177 	.word	0x16c15177
 8005504:	3f56c16c 	.word	0x3f56c16c
 8005508:	5555554c 	.word	0x5555554c
 800550c:	3fa55555 	.word	0x3fa55555
 8005510:	3fe00000 	.word	0x3fe00000
 8005514:	3fd33332 	.word	0x3fd33332
 8005518:	3ff00000 	.word	0x3ff00000
 800551c:	3fe90000 	.word	0x3fe90000
 8005520:	3fd20000 	.word	0x3fd20000
 8005524:	00000000 	.word	0x00000000

08005528 <__kernel_rem_pio2>:
 8005528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800552c:	ed2d 8b02 	vpush	{d8}
 8005530:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8005534:	1ed4      	subs	r4, r2, #3
 8005536:	9308      	str	r3, [sp, #32]
 8005538:	9101      	str	r1, [sp, #4]
 800553a:	4bc5      	ldr	r3, [pc, #788]	; (8005850 <__kernel_rem_pio2+0x328>)
 800553c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800553e:	9009      	str	r0, [sp, #36]	; 0x24
 8005540:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005544:	9304      	str	r3, [sp, #16]
 8005546:	9b08      	ldr	r3, [sp, #32]
 8005548:	3b01      	subs	r3, #1
 800554a:	9307      	str	r3, [sp, #28]
 800554c:	2318      	movs	r3, #24
 800554e:	fb94 f4f3 	sdiv	r4, r4, r3
 8005552:	f06f 0317 	mvn.w	r3, #23
 8005556:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800555a:	fb04 3303 	mla	r3, r4, r3, r3
 800555e:	eb03 0a02 	add.w	sl, r3, r2
 8005562:	9b04      	ldr	r3, [sp, #16]
 8005564:	9a07      	ldr	r2, [sp, #28]
 8005566:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8005840 <__kernel_rem_pio2+0x318>
 800556a:	eb03 0802 	add.w	r8, r3, r2
 800556e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005570:	1aa7      	subs	r7, r4, r2
 8005572:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005576:	ae22      	add	r6, sp, #136	; 0x88
 8005578:	2500      	movs	r5, #0
 800557a:	4545      	cmp	r5, r8
 800557c:	dd13      	ble.n	80055a6 <__kernel_rem_pio2+0x7e>
 800557e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8005840 <__kernel_rem_pio2+0x318>
 8005582:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8005586:	2600      	movs	r6, #0
 8005588:	9b04      	ldr	r3, [sp, #16]
 800558a:	429e      	cmp	r6, r3
 800558c:	dc32      	bgt.n	80055f4 <__kernel_rem_pio2+0xcc>
 800558e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005590:	9302      	str	r3, [sp, #8]
 8005592:	9b08      	ldr	r3, [sp, #32]
 8005594:	199d      	adds	r5, r3, r6
 8005596:	ab22      	add	r3, sp, #136	; 0x88
 8005598:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800559c:	9306      	str	r3, [sp, #24]
 800559e:	ec59 8b18 	vmov	r8, r9, d8
 80055a2:	2700      	movs	r7, #0
 80055a4:	e01f      	b.n	80055e6 <__kernel_rem_pio2+0xbe>
 80055a6:	42ef      	cmn	r7, r5
 80055a8:	d407      	bmi.n	80055ba <__kernel_rem_pio2+0x92>
 80055aa:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80055ae:	f7fa ffb1 	bl	8000514 <__aeabi_i2d>
 80055b2:	e8e6 0102 	strd	r0, r1, [r6], #8
 80055b6:	3501      	adds	r5, #1
 80055b8:	e7df      	b.n	800557a <__kernel_rem_pio2+0x52>
 80055ba:	ec51 0b18 	vmov	r0, r1, d8
 80055be:	e7f8      	b.n	80055b2 <__kernel_rem_pio2+0x8a>
 80055c0:	9906      	ldr	r1, [sp, #24]
 80055c2:	9d02      	ldr	r5, [sp, #8]
 80055c4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80055c8:	9106      	str	r1, [sp, #24]
 80055ca:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80055ce:	9502      	str	r5, [sp, #8]
 80055d0:	f7fb f80a 	bl	80005e8 <__aeabi_dmul>
 80055d4:	4602      	mov	r2, r0
 80055d6:	460b      	mov	r3, r1
 80055d8:	4640      	mov	r0, r8
 80055da:	4649      	mov	r1, r9
 80055dc:	f7fa fe4e 	bl	800027c <__adddf3>
 80055e0:	3701      	adds	r7, #1
 80055e2:	4680      	mov	r8, r0
 80055e4:	4689      	mov	r9, r1
 80055e6:	9b07      	ldr	r3, [sp, #28]
 80055e8:	429f      	cmp	r7, r3
 80055ea:	dde9      	ble.n	80055c0 <__kernel_rem_pio2+0x98>
 80055ec:	e8eb 8902 	strd	r8, r9, [fp], #8
 80055f0:	3601      	adds	r6, #1
 80055f2:	e7c9      	b.n	8005588 <__kernel_rem_pio2+0x60>
 80055f4:	9b04      	ldr	r3, [sp, #16]
 80055f6:	aa0e      	add	r2, sp, #56	; 0x38
 80055f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80055fc:	930c      	str	r3, [sp, #48]	; 0x30
 80055fe:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005600:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005604:	9c04      	ldr	r4, [sp, #16]
 8005606:	930b      	str	r3, [sp, #44]	; 0x2c
 8005608:	ab9a      	add	r3, sp, #616	; 0x268
 800560a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800560e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005612:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005616:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800561a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800561e:	ab9a      	add	r3, sp, #616	; 0x268
 8005620:	445b      	add	r3, fp
 8005622:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8005626:	2500      	movs	r5, #0
 8005628:	1b63      	subs	r3, r4, r5
 800562a:	2b00      	cmp	r3, #0
 800562c:	dc78      	bgt.n	8005720 <__kernel_rem_pio2+0x1f8>
 800562e:	4650      	mov	r0, sl
 8005630:	ec49 8b10 	vmov	d0, r8, r9
 8005634:	f000 fc04 	bl	8005e40 <scalbn>
 8005638:	ec57 6b10 	vmov	r6, r7, d0
 800563c:	2200      	movs	r2, #0
 800563e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005642:	ee10 0a10 	vmov	r0, s0
 8005646:	4639      	mov	r1, r7
 8005648:	f7fa ffce 	bl	80005e8 <__aeabi_dmul>
 800564c:	ec41 0b10 	vmov	d0, r0, r1
 8005650:	f000 fb6e 	bl	8005d30 <floor>
 8005654:	2200      	movs	r2, #0
 8005656:	ec51 0b10 	vmov	r0, r1, d0
 800565a:	4b7e      	ldr	r3, [pc, #504]	; (8005854 <__kernel_rem_pio2+0x32c>)
 800565c:	f7fa ffc4 	bl	80005e8 <__aeabi_dmul>
 8005660:	4602      	mov	r2, r0
 8005662:	460b      	mov	r3, r1
 8005664:	4630      	mov	r0, r6
 8005666:	4639      	mov	r1, r7
 8005668:	f7fa fe06 	bl	8000278 <__aeabi_dsub>
 800566c:	460f      	mov	r7, r1
 800566e:	4606      	mov	r6, r0
 8005670:	f7fb fa6a 	bl	8000b48 <__aeabi_d2iz>
 8005674:	9006      	str	r0, [sp, #24]
 8005676:	f7fa ff4d 	bl	8000514 <__aeabi_i2d>
 800567a:	4602      	mov	r2, r0
 800567c:	460b      	mov	r3, r1
 800567e:	4630      	mov	r0, r6
 8005680:	4639      	mov	r1, r7
 8005682:	f7fa fdf9 	bl	8000278 <__aeabi_dsub>
 8005686:	f1ba 0f00 	cmp.w	sl, #0
 800568a:	4606      	mov	r6, r0
 800568c:	460f      	mov	r7, r1
 800568e:	dd6c      	ble.n	800576a <__kernel_rem_pio2+0x242>
 8005690:	1e62      	subs	r2, r4, #1
 8005692:	ab0e      	add	r3, sp, #56	; 0x38
 8005694:	f1ca 0118 	rsb	r1, sl, #24
 8005698:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800569c:	9d06      	ldr	r5, [sp, #24]
 800569e:	fa40 f301 	asr.w	r3, r0, r1
 80056a2:	441d      	add	r5, r3
 80056a4:	408b      	lsls	r3, r1
 80056a6:	1ac0      	subs	r0, r0, r3
 80056a8:	ab0e      	add	r3, sp, #56	; 0x38
 80056aa:	9506      	str	r5, [sp, #24]
 80056ac:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80056b0:	f1ca 0317 	rsb	r3, sl, #23
 80056b4:	fa40 f303 	asr.w	r3, r0, r3
 80056b8:	9302      	str	r3, [sp, #8]
 80056ba:	9b02      	ldr	r3, [sp, #8]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	dd62      	ble.n	8005786 <__kernel_rem_pio2+0x25e>
 80056c0:	9b06      	ldr	r3, [sp, #24]
 80056c2:	2200      	movs	r2, #0
 80056c4:	3301      	adds	r3, #1
 80056c6:	9306      	str	r3, [sp, #24]
 80056c8:	4615      	mov	r5, r2
 80056ca:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80056ce:	4294      	cmp	r4, r2
 80056d0:	f300 8095 	bgt.w	80057fe <__kernel_rem_pio2+0x2d6>
 80056d4:	f1ba 0f00 	cmp.w	sl, #0
 80056d8:	dd07      	ble.n	80056ea <__kernel_rem_pio2+0x1c2>
 80056da:	f1ba 0f01 	cmp.w	sl, #1
 80056de:	f000 80a2 	beq.w	8005826 <__kernel_rem_pio2+0x2fe>
 80056e2:	f1ba 0f02 	cmp.w	sl, #2
 80056e6:	f000 80c1 	beq.w	800586c <__kernel_rem_pio2+0x344>
 80056ea:	9b02      	ldr	r3, [sp, #8]
 80056ec:	2b02      	cmp	r3, #2
 80056ee:	d14a      	bne.n	8005786 <__kernel_rem_pio2+0x25e>
 80056f0:	4632      	mov	r2, r6
 80056f2:	463b      	mov	r3, r7
 80056f4:	2000      	movs	r0, #0
 80056f6:	4958      	ldr	r1, [pc, #352]	; (8005858 <__kernel_rem_pio2+0x330>)
 80056f8:	f7fa fdbe 	bl	8000278 <__aeabi_dsub>
 80056fc:	4606      	mov	r6, r0
 80056fe:	460f      	mov	r7, r1
 8005700:	2d00      	cmp	r5, #0
 8005702:	d040      	beq.n	8005786 <__kernel_rem_pio2+0x25e>
 8005704:	4650      	mov	r0, sl
 8005706:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8005848 <__kernel_rem_pio2+0x320>
 800570a:	f000 fb99 	bl	8005e40 <scalbn>
 800570e:	4630      	mov	r0, r6
 8005710:	4639      	mov	r1, r7
 8005712:	ec53 2b10 	vmov	r2, r3, d0
 8005716:	f7fa fdaf 	bl	8000278 <__aeabi_dsub>
 800571a:	4606      	mov	r6, r0
 800571c:	460f      	mov	r7, r1
 800571e:	e032      	b.n	8005786 <__kernel_rem_pio2+0x25e>
 8005720:	2200      	movs	r2, #0
 8005722:	4b4e      	ldr	r3, [pc, #312]	; (800585c <__kernel_rem_pio2+0x334>)
 8005724:	4640      	mov	r0, r8
 8005726:	4649      	mov	r1, r9
 8005728:	f7fa ff5e 	bl	80005e8 <__aeabi_dmul>
 800572c:	f7fb fa0c 	bl	8000b48 <__aeabi_d2iz>
 8005730:	f7fa fef0 	bl	8000514 <__aeabi_i2d>
 8005734:	2200      	movs	r2, #0
 8005736:	4b4a      	ldr	r3, [pc, #296]	; (8005860 <__kernel_rem_pio2+0x338>)
 8005738:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800573c:	f7fa ff54 	bl	80005e8 <__aeabi_dmul>
 8005740:	4602      	mov	r2, r0
 8005742:	460b      	mov	r3, r1
 8005744:	4640      	mov	r0, r8
 8005746:	4649      	mov	r1, r9
 8005748:	f7fa fd96 	bl	8000278 <__aeabi_dsub>
 800574c:	f7fb f9fc 	bl	8000b48 <__aeabi_d2iz>
 8005750:	ab0e      	add	r3, sp, #56	; 0x38
 8005752:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8005756:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800575a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800575e:	f7fa fd8d 	bl	800027c <__adddf3>
 8005762:	3501      	adds	r5, #1
 8005764:	4680      	mov	r8, r0
 8005766:	4689      	mov	r9, r1
 8005768:	e75e      	b.n	8005628 <__kernel_rem_pio2+0x100>
 800576a:	d105      	bne.n	8005778 <__kernel_rem_pio2+0x250>
 800576c:	1e63      	subs	r3, r4, #1
 800576e:	aa0e      	add	r2, sp, #56	; 0x38
 8005770:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005774:	15c3      	asrs	r3, r0, #23
 8005776:	e79f      	b.n	80056b8 <__kernel_rem_pio2+0x190>
 8005778:	2200      	movs	r2, #0
 800577a:	4b3a      	ldr	r3, [pc, #232]	; (8005864 <__kernel_rem_pio2+0x33c>)
 800577c:	f7fb f9ba 	bl	8000af4 <__aeabi_dcmpge>
 8005780:	2800      	cmp	r0, #0
 8005782:	d139      	bne.n	80057f8 <__kernel_rem_pio2+0x2d0>
 8005784:	9002      	str	r0, [sp, #8]
 8005786:	2200      	movs	r2, #0
 8005788:	2300      	movs	r3, #0
 800578a:	4630      	mov	r0, r6
 800578c:	4639      	mov	r1, r7
 800578e:	f7fb f993 	bl	8000ab8 <__aeabi_dcmpeq>
 8005792:	2800      	cmp	r0, #0
 8005794:	f000 80c7 	beq.w	8005926 <__kernel_rem_pio2+0x3fe>
 8005798:	1e65      	subs	r5, r4, #1
 800579a:	462b      	mov	r3, r5
 800579c:	2200      	movs	r2, #0
 800579e:	9904      	ldr	r1, [sp, #16]
 80057a0:	428b      	cmp	r3, r1
 80057a2:	da6a      	bge.n	800587a <__kernel_rem_pio2+0x352>
 80057a4:	2a00      	cmp	r2, #0
 80057a6:	f000 8088 	beq.w	80058ba <__kernel_rem_pio2+0x392>
 80057aa:	ab0e      	add	r3, sp, #56	; 0x38
 80057ac:	f1aa 0a18 	sub.w	sl, sl, #24
 80057b0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	f000 80b4 	beq.w	8005922 <__kernel_rem_pio2+0x3fa>
 80057ba:	4650      	mov	r0, sl
 80057bc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005848 <__kernel_rem_pio2+0x320>
 80057c0:	f000 fb3e 	bl	8005e40 <scalbn>
 80057c4:	00ec      	lsls	r4, r5, #3
 80057c6:	ab72      	add	r3, sp, #456	; 0x1c8
 80057c8:	191e      	adds	r6, r3, r4
 80057ca:	ec59 8b10 	vmov	r8, r9, d0
 80057ce:	f106 0a08 	add.w	sl, r6, #8
 80057d2:	462f      	mov	r7, r5
 80057d4:	2f00      	cmp	r7, #0
 80057d6:	f280 80df 	bge.w	8005998 <__kernel_rem_pio2+0x470>
 80057da:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8005840 <__kernel_rem_pio2+0x318>
 80057de:	f04f 0a00 	mov.w	sl, #0
 80057e2:	eba5 030a 	sub.w	r3, r5, sl
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	f2c0 810a 	blt.w	8005a00 <__kernel_rem_pio2+0x4d8>
 80057ec:	f8df b078 	ldr.w	fp, [pc, #120]	; 8005868 <__kernel_rem_pio2+0x340>
 80057f0:	ec59 8b18 	vmov	r8, r9, d8
 80057f4:	2700      	movs	r7, #0
 80057f6:	e0f5      	b.n	80059e4 <__kernel_rem_pio2+0x4bc>
 80057f8:	2302      	movs	r3, #2
 80057fa:	9302      	str	r3, [sp, #8]
 80057fc:	e760      	b.n	80056c0 <__kernel_rem_pio2+0x198>
 80057fe:	ab0e      	add	r3, sp, #56	; 0x38
 8005800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005804:	b94d      	cbnz	r5, 800581a <__kernel_rem_pio2+0x2f2>
 8005806:	b12b      	cbz	r3, 8005814 <__kernel_rem_pio2+0x2ec>
 8005808:	a80e      	add	r0, sp, #56	; 0x38
 800580a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800580e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005812:	2301      	movs	r3, #1
 8005814:	3201      	adds	r2, #1
 8005816:	461d      	mov	r5, r3
 8005818:	e759      	b.n	80056ce <__kernel_rem_pio2+0x1a6>
 800581a:	a80e      	add	r0, sp, #56	; 0x38
 800581c:	1acb      	subs	r3, r1, r3
 800581e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8005822:	462b      	mov	r3, r5
 8005824:	e7f6      	b.n	8005814 <__kernel_rem_pio2+0x2ec>
 8005826:	1e62      	subs	r2, r4, #1
 8005828:	ab0e      	add	r3, sp, #56	; 0x38
 800582a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800582e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005832:	a90e      	add	r1, sp, #56	; 0x38
 8005834:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005838:	e757      	b.n	80056ea <__kernel_rem_pio2+0x1c2>
 800583a:	bf00      	nop
 800583c:	f3af 8000 	nop.w
	...
 800584c:	3ff00000 	.word	0x3ff00000
 8005850:	080062b8 	.word	0x080062b8
 8005854:	40200000 	.word	0x40200000
 8005858:	3ff00000 	.word	0x3ff00000
 800585c:	3e700000 	.word	0x3e700000
 8005860:	41700000 	.word	0x41700000
 8005864:	3fe00000 	.word	0x3fe00000
 8005868:	08006278 	.word	0x08006278
 800586c:	1e62      	subs	r2, r4, #1
 800586e:	ab0e      	add	r3, sp, #56	; 0x38
 8005870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005874:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005878:	e7db      	b.n	8005832 <__kernel_rem_pio2+0x30a>
 800587a:	a90e      	add	r1, sp, #56	; 0x38
 800587c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005880:	3b01      	subs	r3, #1
 8005882:	430a      	orrs	r2, r1
 8005884:	e78b      	b.n	800579e <__kernel_rem_pio2+0x276>
 8005886:	3301      	adds	r3, #1
 8005888:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800588c:	2900      	cmp	r1, #0
 800588e:	d0fa      	beq.n	8005886 <__kernel_rem_pio2+0x35e>
 8005890:	9a08      	ldr	r2, [sp, #32]
 8005892:	4422      	add	r2, r4
 8005894:	00d2      	lsls	r2, r2, #3
 8005896:	a922      	add	r1, sp, #136	; 0x88
 8005898:	18e3      	adds	r3, r4, r3
 800589a:	9206      	str	r2, [sp, #24]
 800589c:	440a      	add	r2, r1
 800589e:	9302      	str	r3, [sp, #8]
 80058a0:	f10b 0108 	add.w	r1, fp, #8
 80058a4:	f102 0308 	add.w	r3, r2, #8
 80058a8:	1c66      	adds	r6, r4, #1
 80058aa:	910a      	str	r1, [sp, #40]	; 0x28
 80058ac:	2500      	movs	r5, #0
 80058ae:	930d      	str	r3, [sp, #52]	; 0x34
 80058b0:	9b02      	ldr	r3, [sp, #8]
 80058b2:	42b3      	cmp	r3, r6
 80058b4:	da04      	bge.n	80058c0 <__kernel_rem_pio2+0x398>
 80058b6:	461c      	mov	r4, r3
 80058b8:	e6a6      	b.n	8005608 <__kernel_rem_pio2+0xe0>
 80058ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80058bc:	2301      	movs	r3, #1
 80058be:	e7e3      	b.n	8005888 <__kernel_rem_pio2+0x360>
 80058c0:	9b06      	ldr	r3, [sp, #24]
 80058c2:	18ef      	adds	r7, r5, r3
 80058c4:	ab22      	add	r3, sp, #136	; 0x88
 80058c6:	441f      	add	r7, r3
 80058c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058ca:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80058ce:	f7fa fe21 	bl	8000514 <__aeabi_i2d>
 80058d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058d4:	461c      	mov	r4, r3
 80058d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058d8:	e9c7 0100 	strd	r0, r1, [r7]
 80058dc:	eb03 0b05 	add.w	fp, r3, r5
 80058e0:	2700      	movs	r7, #0
 80058e2:	f04f 0800 	mov.w	r8, #0
 80058e6:	f04f 0900 	mov.w	r9, #0
 80058ea:	9b07      	ldr	r3, [sp, #28]
 80058ec:	429f      	cmp	r7, r3
 80058ee:	dd08      	ble.n	8005902 <__kernel_rem_pio2+0x3da>
 80058f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058f2:	aa72      	add	r2, sp, #456	; 0x1c8
 80058f4:	18eb      	adds	r3, r5, r3
 80058f6:	4413      	add	r3, r2
 80058f8:	e9c3 8902 	strd	r8, r9, [r3, #8]
 80058fc:	3601      	adds	r6, #1
 80058fe:	3508      	adds	r5, #8
 8005900:	e7d6      	b.n	80058b0 <__kernel_rem_pio2+0x388>
 8005902:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8005906:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800590a:	f7fa fe6d 	bl	80005e8 <__aeabi_dmul>
 800590e:	4602      	mov	r2, r0
 8005910:	460b      	mov	r3, r1
 8005912:	4640      	mov	r0, r8
 8005914:	4649      	mov	r1, r9
 8005916:	f7fa fcb1 	bl	800027c <__adddf3>
 800591a:	3701      	adds	r7, #1
 800591c:	4680      	mov	r8, r0
 800591e:	4689      	mov	r9, r1
 8005920:	e7e3      	b.n	80058ea <__kernel_rem_pio2+0x3c2>
 8005922:	3d01      	subs	r5, #1
 8005924:	e741      	b.n	80057aa <__kernel_rem_pio2+0x282>
 8005926:	f1ca 0000 	rsb	r0, sl, #0
 800592a:	ec47 6b10 	vmov	d0, r6, r7
 800592e:	f000 fa87 	bl	8005e40 <scalbn>
 8005932:	ec57 6b10 	vmov	r6, r7, d0
 8005936:	2200      	movs	r2, #0
 8005938:	4b99      	ldr	r3, [pc, #612]	; (8005ba0 <__kernel_rem_pio2+0x678>)
 800593a:	ee10 0a10 	vmov	r0, s0
 800593e:	4639      	mov	r1, r7
 8005940:	f7fb f8d8 	bl	8000af4 <__aeabi_dcmpge>
 8005944:	b1f8      	cbz	r0, 8005986 <__kernel_rem_pio2+0x45e>
 8005946:	2200      	movs	r2, #0
 8005948:	4b96      	ldr	r3, [pc, #600]	; (8005ba4 <__kernel_rem_pio2+0x67c>)
 800594a:	4630      	mov	r0, r6
 800594c:	4639      	mov	r1, r7
 800594e:	f7fa fe4b 	bl	80005e8 <__aeabi_dmul>
 8005952:	f7fb f8f9 	bl	8000b48 <__aeabi_d2iz>
 8005956:	4680      	mov	r8, r0
 8005958:	f7fa fddc 	bl	8000514 <__aeabi_i2d>
 800595c:	2200      	movs	r2, #0
 800595e:	4b90      	ldr	r3, [pc, #576]	; (8005ba0 <__kernel_rem_pio2+0x678>)
 8005960:	f7fa fe42 	bl	80005e8 <__aeabi_dmul>
 8005964:	460b      	mov	r3, r1
 8005966:	4602      	mov	r2, r0
 8005968:	4639      	mov	r1, r7
 800596a:	4630      	mov	r0, r6
 800596c:	f7fa fc84 	bl	8000278 <__aeabi_dsub>
 8005970:	f7fb f8ea 	bl	8000b48 <__aeabi_d2iz>
 8005974:	1c65      	adds	r5, r4, #1
 8005976:	ab0e      	add	r3, sp, #56	; 0x38
 8005978:	f10a 0a18 	add.w	sl, sl, #24
 800597c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005980:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8005984:	e719      	b.n	80057ba <__kernel_rem_pio2+0x292>
 8005986:	4630      	mov	r0, r6
 8005988:	4639      	mov	r1, r7
 800598a:	f7fb f8dd 	bl	8000b48 <__aeabi_d2iz>
 800598e:	ab0e      	add	r3, sp, #56	; 0x38
 8005990:	4625      	mov	r5, r4
 8005992:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005996:	e710      	b.n	80057ba <__kernel_rem_pio2+0x292>
 8005998:	ab0e      	add	r3, sp, #56	; 0x38
 800599a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800599e:	f7fa fdb9 	bl	8000514 <__aeabi_i2d>
 80059a2:	4642      	mov	r2, r8
 80059a4:	464b      	mov	r3, r9
 80059a6:	f7fa fe1f 	bl	80005e8 <__aeabi_dmul>
 80059aa:	2200      	movs	r2, #0
 80059ac:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 80059b0:	4b7c      	ldr	r3, [pc, #496]	; (8005ba4 <__kernel_rem_pio2+0x67c>)
 80059b2:	4640      	mov	r0, r8
 80059b4:	4649      	mov	r1, r9
 80059b6:	f7fa fe17 	bl	80005e8 <__aeabi_dmul>
 80059ba:	3f01      	subs	r7, #1
 80059bc:	4680      	mov	r8, r0
 80059be:	4689      	mov	r9, r1
 80059c0:	e708      	b.n	80057d4 <__kernel_rem_pio2+0x2ac>
 80059c2:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 80059c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ca:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 80059ce:	f7fa fe0b 	bl	80005e8 <__aeabi_dmul>
 80059d2:	4602      	mov	r2, r0
 80059d4:	460b      	mov	r3, r1
 80059d6:	4640      	mov	r0, r8
 80059d8:	4649      	mov	r1, r9
 80059da:	f7fa fc4f 	bl	800027c <__adddf3>
 80059de:	3701      	adds	r7, #1
 80059e0:	4680      	mov	r8, r0
 80059e2:	4689      	mov	r9, r1
 80059e4:	9b04      	ldr	r3, [sp, #16]
 80059e6:	429f      	cmp	r7, r3
 80059e8:	dc01      	bgt.n	80059ee <__kernel_rem_pio2+0x4c6>
 80059ea:	45ba      	cmp	sl, r7
 80059ec:	dae9      	bge.n	80059c2 <__kernel_rem_pio2+0x49a>
 80059ee:	ab4a      	add	r3, sp, #296	; 0x128
 80059f0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80059f4:	e9c3 8900 	strd	r8, r9, [r3]
 80059f8:	f10a 0a01 	add.w	sl, sl, #1
 80059fc:	3e08      	subs	r6, #8
 80059fe:	e6f0      	b.n	80057e2 <__kernel_rem_pio2+0x2ba>
 8005a00:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8005a02:	2b03      	cmp	r3, #3
 8005a04:	d85b      	bhi.n	8005abe <__kernel_rem_pio2+0x596>
 8005a06:	e8df f003 	tbb	[pc, r3]
 8005a0a:	264a      	.short	0x264a
 8005a0c:	0226      	.short	0x0226
 8005a0e:	ab9a      	add	r3, sp, #616	; 0x268
 8005a10:	441c      	add	r4, r3
 8005a12:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8005a16:	46a2      	mov	sl, r4
 8005a18:	46ab      	mov	fp, r5
 8005a1a:	f1bb 0f00 	cmp.w	fp, #0
 8005a1e:	dc6c      	bgt.n	8005afa <__kernel_rem_pio2+0x5d2>
 8005a20:	46a2      	mov	sl, r4
 8005a22:	46ab      	mov	fp, r5
 8005a24:	f1bb 0f01 	cmp.w	fp, #1
 8005a28:	f300 8086 	bgt.w	8005b38 <__kernel_rem_pio2+0x610>
 8005a2c:	2000      	movs	r0, #0
 8005a2e:	2100      	movs	r1, #0
 8005a30:	2d01      	cmp	r5, #1
 8005a32:	f300 80a0 	bgt.w	8005b76 <__kernel_rem_pio2+0x64e>
 8005a36:	9b02      	ldr	r3, [sp, #8]
 8005a38:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8005a3c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	f040 809e 	bne.w	8005b82 <__kernel_rem_pio2+0x65a>
 8005a46:	9b01      	ldr	r3, [sp, #4]
 8005a48:	e9c3 7800 	strd	r7, r8, [r3]
 8005a4c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8005a50:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8005a54:	e033      	b.n	8005abe <__kernel_rem_pio2+0x596>
 8005a56:	3408      	adds	r4, #8
 8005a58:	ab4a      	add	r3, sp, #296	; 0x128
 8005a5a:	441c      	add	r4, r3
 8005a5c:	462e      	mov	r6, r5
 8005a5e:	2000      	movs	r0, #0
 8005a60:	2100      	movs	r1, #0
 8005a62:	2e00      	cmp	r6, #0
 8005a64:	da3a      	bge.n	8005adc <__kernel_rem_pio2+0x5b4>
 8005a66:	9b02      	ldr	r3, [sp, #8]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d03d      	beq.n	8005ae8 <__kernel_rem_pio2+0x5c0>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005a72:	9c01      	ldr	r4, [sp, #4]
 8005a74:	e9c4 2300 	strd	r2, r3, [r4]
 8005a78:	4602      	mov	r2, r0
 8005a7a:	460b      	mov	r3, r1
 8005a7c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8005a80:	f7fa fbfa 	bl	8000278 <__aeabi_dsub>
 8005a84:	ae4c      	add	r6, sp, #304	; 0x130
 8005a86:	2401      	movs	r4, #1
 8005a88:	42a5      	cmp	r5, r4
 8005a8a:	da30      	bge.n	8005aee <__kernel_rem_pio2+0x5c6>
 8005a8c:	9b02      	ldr	r3, [sp, #8]
 8005a8e:	b113      	cbz	r3, 8005a96 <__kernel_rem_pio2+0x56e>
 8005a90:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005a94:	4619      	mov	r1, r3
 8005a96:	9b01      	ldr	r3, [sp, #4]
 8005a98:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8005a9c:	e00f      	b.n	8005abe <__kernel_rem_pio2+0x596>
 8005a9e:	ab9a      	add	r3, sp, #616	; 0x268
 8005aa0:	441c      	add	r4, r3
 8005aa2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8005aa6:	2000      	movs	r0, #0
 8005aa8:	2100      	movs	r1, #0
 8005aaa:	2d00      	cmp	r5, #0
 8005aac:	da10      	bge.n	8005ad0 <__kernel_rem_pio2+0x5a8>
 8005aae:	9b02      	ldr	r3, [sp, #8]
 8005ab0:	b113      	cbz	r3, 8005ab8 <__kernel_rem_pio2+0x590>
 8005ab2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005ab6:	4619      	mov	r1, r3
 8005ab8:	9b01      	ldr	r3, [sp, #4]
 8005aba:	e9c3 0100 	strd	r0, r1, [r3]
 8005abe:	9b06      	ldr	r3, [sp, #24]
 8005ac0:	f003 0007 	and.w	r0, r3, #7
 8005ac4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8005ac8:	ecbd 8b02 	vpop	{d8}
 8005acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ad0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005ad4:	f7fa fbd2 	bl	800027c <__adddf3>
 8005ad8:	3d01      	subs	r5, #1
 8005ada:	e7e6      	b.n	8005aaa <__kernel_rem_pio2+0x582>
 8005adc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005ae0:	f7fa fbcc 	bl	800027c <__adddf3>
 8005ae4:	3e01      	subs	r6, #1
 8005ae6:	e7bc      	b.n	8005a62 <__kernel_rem_pio2+0x53a>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	460b      	mov	r3, r1
 8005aec:	e7c1      	b.n	8005a72 <__kernel_rem_pio2+0x54a>
 8005aee:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8005af2:	f7fa fbc3 	bl	800027c <__adddf3>
 8005af6:	3401      	adds	r4, #1
 8005af8:	e7c6      	b.n	8005a88 <__kernel_rem_pio2+0x560>
 8005afa:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8005afe:	ed3a 7b02 	vldmdb	sl!, {d7}
 8005b02:	4640      	mov	r0, r8
 8005b04:	ec53 2b17 	vmov	r2, r3, d7
 8005b08:	4649      	mov	r1, r9
 8005b0a:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005b0e:	f7fa fbb5 	bl	800027c <__adddf3>
 8005b12:	4602      	mov	r2, r0
 8005b14:	460b      	mov	r3, r1
 8005b16:	4606      	mov	r6, r0
 8005b18:	460f      	mov	r7, r1
 8005b1a:	4640      	mov	r0, r8
 8005b1c:	4649      	mov	r1, r9
 8005b1e:	f7fa fbab 	bl	8000278 <__aeabi_dsub>
 8005b22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b26:	f7fa fba9 	bl	800027c <__adddf3>
 8005b2a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005b2e:	e9ca 0100 	strd	r0, r1, [sl]
 8005b32:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8005b36:	e770      	b.n	8005a1a <__kernel_rem_pio2+0x4f2>
 8005b38:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8005b3c:	ed3a 7b02 	vldmdb	sl!, {d7}
 8005b40:	4630      	mov	r0, r6
 8005b42:	ec53 2b17 	vmov	r2, r3, d7
 8005b46:	4639      	mov	r1, r7
 8005b48:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005b4c:	f7fa fb96 	bl	800027c <__adddf3>
 8005b50:	4602      	mov	r2, r0
 8005b52:	460b      	mov	r3, r1
 8005b54:	4680      	mov	r8, r0
 8005b56:	4689      	mov	r9, r1
 8005b58:	4630      	mov	r0, r6
 8005b5a:	4639      	mov	r1, r7
 8005b5c:	f7fa fb8c 	bl	8000278 <__aeabi_dsub>
 8005b60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b64:	f7fa fb8a 	bl	800027c <__adddf3>
 8005b68:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005b6c:	e9ca 0100 	strd	r0, r1, [sl]
 8005b70:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8005b74:	e756      	b.n	8005a24 <__kernel_rem_pio2+0x4fc>
 8005b76:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005b7a:	f7fa fb7f 	bl	800027c <__adddf3>
 8005b7e:	3d01      	subs	r5, #1
 8005b80:	e756      	b.n	8005a30 <__kernel_rem_pio2+0x508>
 8005b82:	9b01      	ldr	r3, [sp, #4]
 8005b84:	9a01      	ldr	r2, [sp, #4]
 8005b86:	601f      	str	r7, [r3, #0]
 8005b88:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8005b8c:	605c      	str	r4, [r3, #4]
 8005b8e:	609d      	str	r5, [r3, #8]
 8005b90:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005b94:	60d3      	str	r3, [r2, #12]
 8005b96:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005b9a:	6110      	str	r0, [r2, #16]
 8005b9c:	6153      	str	r3, [r2, #20]
 8005b9e:	e78e      	b.n	8005abe <__kernel_rem_pio2+0x596>
 8005ba0:	41700000 	.word	0x41700000
 8005ba4:	3e700000 	.word	0x3e700000

08005ba8 <__kernel_sin>:
 8005ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bac:	ec55 4b10 	vmov	r4, r5, d0
 8005bb0:	b085      	sub	sp, #20
 8005bb2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005bb6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8005bba:	ed8d 1b00 	vstr	d1, [sp]
 8005bbe:	9002      	str	r0, [sp, #8]
 8005bc0:	da06      	bge.n	8005bd0 <__kernel_sin+0x28>
 8005bc2:	ee10 0a10 	vmov	r0, s0
 8005bc6:	4629      	mov	r1, r5
 8005bc8:	f7fa ffbe 	bl	8000b48 <__aeabi_d2iz>
 8005bcc:	2800      	cmp	r0, #0
 8005bce:	d051      	beq.n	8005c74 <__kernel_sin+0xcc>
 8005bd0:	4622      	mov	r2, r4
 8005bd2:	462b      	mov	r3, r5
 8005bd4:	4620      	mov	r0, r4
 8005bd6:	4629      	mov	r1, r5
 8005bd8:	f7fa fd06 	bl	80005e8 <__aeabi_dmul>
 8005bdc:	4682      	mov	sl, r0
 8005bde:	468b      	mov	fp, r1
 8005be0:	4602      	mov	r2, r0
 8005be2:	460b      	mov	r3, r1
 8005be4:	4620      	mov	r0, r4
 8005be6:	4629      	mov	r1, r5
 8005be8:	f7fa fcfe 	bl	80005e8 <__aeabi_dmul>
 8005bec:	a341      	add	r3, pc, #260	; (adr r3, 8005cf4 <__kernel_sin+0x14c>)
 8005bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf2:	4680      	mov	r8, r0
 8005bf4:	4689      	mov	r9, r1
 8005bf6:	4650      	mov	r0, sl
 8005bf8:	4659      	mov	r1, fp
 8005bfa:	f7fa fcf5 	bl	80005e8 <__aeabi_dmul>
 8005bfe:	a33f      	add	r3, pc, #252	; (adr r3, 8005cfc <__kernel_sin+0x154>)
 8005c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c04:	f7fa fb38 	bl	8000278 <__aeabi_dsub>
 8005c08:	4652      	mov	r2, sl
 8005c0a:	465b      	mov	r3, fp
 8005c0c:	f7fa fcec 	bl	80005e8 <__aeabi_dmul>
 8005c10:	a33c      	add	r3, pc, #240	; (adr r3, 8005d04 <__kernel_sin+0x15c>)
 8005c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c16:	f7fa fb31 	bl	800027c <__adddf3>
 8005c1a:	4652      	mov	r2, sl
 8005c1c:	465b      	mov	r3, fp
 8005c1e:	f7fa fce3 	bl	80005e8 <__aeabi_dmul>
 8005c22:	a33a      	add	r3, pc, #232	; (adr r3, 8005d0c <__kernel_sin+0x164>)
 8005c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c28:	f7fa fb26 	bl	8000278 <__aeabi_dsub>
 8005c2c:	4652      	mov	r2, sl
 8005c2e:	465b      	mov	r3, fp
 8005c30:	f7fa fcda 	bl	80005e8 <__aeabi_dmul>
 8005c34:	a337      	add	r3, pc, #220	; (adr r3, 8005d14 <__kernel_sin+0x16c>)
 8005c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c3a:	f7fa fb1f 	bl	800027c <__adddf3>
 8005c3e:	9b02      	ldr	r3, [sp, #8]
 8005c40:	4606      	mov	r6, r0
 8005c42:	460f      	mov	r7, r1
 8005c44:	b9db      	cbnz	r3, 8005c7e <__kernel_sin+0xd6>
 8005c46:	4602      	mov	r2, r0
 8005c48:	460b      	mov	r3, r1
 8005c4a:	4650      	mov	r0, sl
 8005c4c:	4659      	mov	r1, fp
 8005c4e:	f7fa fccb 	bl	80005e8 <__aeabi_dmul>
 8005c52:	a325      	add	r3, pc, #148	; (adr r3, 8005ce8 <__kernel_sin+0x140>)
 8005c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c58:	f7fa fb0e 	bl	8000278 <__aeabi_dsub>
 8005c5c:	4642      	mov	r2, r8
 8005c5e:	464b      	mov	r3, r9
 8005c60:	f7fa fcc2 	bl	80005e8 <__aeabi_dmul>
 8005c64:	4602      	mov	r2, r0
 8005c66:	460b      	mov	r3, r1
 8005c68:	4620      	mov	r0, r4
 8005c6a:	4629      	mov	r1, r5
 8005c6c:	f7fa fb06 	bl	800027c <__adddf3>
 8005c70:	4604      	mov	r4, r0
 8005c72:	460d      	mov	r5, r1
 8005c74:	ec45 4b10 	vmov	d0, r4, r5
 8005c78:	b005      	add	sp, #20
 8005c7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c7e:	2200      	movs	r2, #0
 8005c80:	4b1b      	ldr	r3, [pc, #108]	; (8005cf0 <__kernel_sin+0x148>)
 8005c82:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c86:	f7fa fcaf 	bl	80005e8 <__aeabi_dmul>
 8005c8a:	4632      	mov	r2, r6
 8005c8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c90:	463b      	mov	r3, r7
 8005c92:	4640      	mov	r0, r8
 8005c94:	4649      	mov	r1, r9
 8005c96:	f7fa fca7 	bl	80005e8 <__aeabi_dmul>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	460b      	mov	r3, r1
 8005c9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ca2:	f7fa fae9 	bl	8000278 <__aeabi_dsub>
 8005ca6:	4652      	mov	r2, sl
 8005ca8:	465b      	mov	r3, fp
 8005caa:	f7fa fc9d 	bl	80005e8 <__aeabi_dmul>
 8005cae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005cb2:	f7fa fae1 	bl	8000278 <__aeabi_dsub>
 8005cb6:	a30c      	add	r3, pc, #48	; (adr r3, 8005ce8 <__kernel_sin+0x140>)
 8005cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cbc:	4606      	mov	r6, r0
 8005cbe:	460f      	mov	r7, r1
 8005cc0:	4640      	mov	r0, r8
 8005cc2:	4649      	mov	r1, r9
 8005cc4:	f7fa fc90 	bl	80005e8 <__aeabi_dmul>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	460b      	mov	r3, r1
 8005ccc:	4630      	mov	r0, r6
 8005cce:	4639      	mov	r1, r7
 8005cd0:	f7fa fad4 	bl	800027c <__adddf3>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	460b      	mov	r3, r1
 8005cd8:	4620      	mov	r0, r4
 8005cda:	4629      	mov	r1, r5
 8005cdc:	f7fa facc 	bl	8000278 <__aeabi_dsub>
 8005ce0:	e7c6      	b.n	8005c70 <__kernel_sin+0xc8>
 8005ce2:	bf00      	nop
 8005ce4:	f3af 8000 	nop.w
 8005ce8:	55555549 	.word	0x55555549
 8005cec:	3fc55555 	.word	0x3fc55555
 8005cf0:	3fe00000 	.word	0x3fe00000
 8005cf4:	5acfd57c 	.word	0x5acfd57c
 8005cf8:	3de5d93a 	.word	0x3de5d93a
 8005cfc:	8a2b9ceb 	.word	0x8a2b9ceb
 8005d00:	3e5ae5e6 	.word	0x3e5ae5e6
 8005d04:	57b1fe7d 	.word	0x57b1fe7d
 8005d08:	3ec71de3 	.word	0x3ec71de3
 8005d0c:	19c161d5 	.word	0x19c161d5
 8005d10:	3f2a01a0 	.word	0x3f2a01a0
 8005d14:	1110f8a6 	.word	0x1110f8a6
 8005d18:	3f811111 	.word	0x3f811111

08005d1c <fabs>:
 8005d1c:	ec51 0b10 	vmov	r0, r1, d0
 8005d20:	ee10 2a10 	vmov	r2, s0
 8005d24:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005d28:	ec43 2b10 	vmov	d0, r2, r3
 8005d2c:	4770      	bx	lr
	...

08005d30 <floor>:
 8005d30:	ec51 0b10 	vmov	r0, r1, d0
 8005d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d38:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005d3c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8005d40:	2e13      	cmp	r6, #19
 8005d42:	460c      	mov	r4, r1
 8005d44:	ee10 5a10 	vmov	r5, s0
 8005d48:	4680      	mov	r8, r0
 8005d4a:	dc34      	bgt.n	8005db6 <floor+0x86>
 8005d4c:	2e00      	cmp	r6, #0
 8005d4e:	da16      	bge.n	8005d7e <floor+0x4e>
 8005d50:	a335      	add	r3, pc, #212	; (adr r3, 8005e28 <floor+0xf8>)
 8005d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d56:	f7fa fa91 	bl	800027c <__adddf3>
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	f7fa fed3 	bl	8000b08 <__aeabi_dcmpgt>
 8005d62:	b148      	cbz	r0, 8005d78 <floor+0x48>
 8005d64:	2c00      	cmp	r4, #0
 8005d66:	da59      	bge.n	8005e1c <floor+0xec>
 8005d68:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8005d6c:	4a30      	ldr	r2, [pc, #192]	; (8005e30 <floor+0x100>)
 8005d6e:	432b      	orrs	r3, r5
 8005d70:	2500      	movs	r5, #0
 8005d72:	42ab      	cmp	r3, r5
 8005d74:	bf18      	it	ne
 8005d76:	4614      	movne	r4, r2
 8005d78:	4621      	mov	r1, r4
 8005d7a:	4628      	mov	r0, r5
 8005d7c:	e025      	b.n	8005dca <floor+0x9a>
 8005d7e:	4f2d      	ldr	r7, [pc, #180]	; (8005e34 <floor+0x104>)
 8005d80:	4137      	asrs	r7, r6
 8005d82:	ea01 0307 	and.w	r3, r1, r7
 8005d86:	4303      	orrs	r3, r0
 8005d88:	d01f      	beq.n	8005dca <floor+0x9a>
 8005d8a:	a327      	add	r3, pc, #156	; (adr r3, 8005e28 <floor+0xf8>)
 8005d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d90:	f7fa fa74 	bl	800027c <__adddf3>
 8005d94:	2200      	movs	r2, #0
 8005d96:	2300      	movs	r3, #0
 8005d98:	f7fa feb6 	bl	8000b08 <__aeabi_dcmpgt>
 8005d9c:	2800      	cmp	r0, #0
 8005d9e:	d0eb      	beq.n	8005d78 <floor+0x48>
 8005da0:	2c00      	cmp	r4, #0
 8005da2:	bfbe      	ittt	lt
 8005da4:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8005da8:	fa43 f606 	asrlt.w	r6, r3, r6
 8005dac:	19a4      	addlt	r4, r4, r6
 8005dae:	ea24 0407 	bic.w	r4, r4, r7
 8005db2:	2500      	movs	r5, #0
 8005db4:	e7e0      	b.n	8005d78 <floor+0x48>
 8005db6:	2e33      	cmp	r6, #51	; 0x33
 8005db8:	dd0b      	ble.n	8005dd2 <floor+0xa2>
 8005dba:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005dbe:	d104      	bne.n	8005dca <floor+0x9a>
 8005dc0:	ee10 2a10 	vmov	r2, s0
 8005dc4:	460b      	mov	r3, r1
 8005dc6:	f7fa fa59 	bl	800027c <__adddf3>
 8005dca:	ec41 0b10 	vmov	d0, r0, r1
 8005dce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005dd2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8005dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8005dda:	fa23 f707 	lsr.w	r7, r3, r7
 8005dde:	4207      	tst	r7, r0
 8005de0:	d0f3      	beq.n	8005dca <floor+0x9a>
 8005de2:	a311      	add	r3, pc, #68	; (adr r3, 8005e28 <floor+0xf8>)
 8005de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005de8:	f7fa fa48 	bl	800027c <__adddf3>
 8005dec:	2200      	movs	r2, #0
 8005dee:	2300      	movs	r3, #0
 8005df0:	f7fa fe8a 	bl	8000b08 <__aeabi_dcmpgt>
 8005df4:	2800      	cmp	r0, #0
 8005df6:	d0bf      	beq.n	8005d78 <floor+0x48>
 8005df8:	2c00      	cmp	r4, #0
 8005dfa:	da02      	bge.n	8005e02 <floor+0xd2>
 8005dfc:	2e14      	cmp	r6, #20
 8005dfe:	d103      	bne.n	8005e08 <floor+0xd8>
 8005e00:	3401      	adds	r4, #1
 8005e02:	ea25 0507 	bic.w	r5, r5, r7
 8005e06:	e7b7      	b.n	8005d78 <floor+0x48>
 8005e08:	2301      	movs	r3, #1
 8005e0a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005e0e:	fa03 f606 	lsl.w	r6, r3, r6
 8005e12:	4435      	add	r5, r6
 8005e14:	4545      	cmp	r5, r8
 8005e16:	bf38      	it	cc
 8005e18:	18e4      	addcc	r4, r4, r3
 8005e1a:	e7f2      	b.n	8005e02 <floor+0xd2>
 8005e1c:	2500      	movs	r5, #0
 8005e1e:	462c      	mov	r4, r5
 8005e20:	e7aa      	b.n	8005d78 <floor+0x48>
 8005e22:	bf00      	nop
 8005e24:	f3af 8000 	nop.w
 8005e28:	8800759c 	.word	0x8800759c
 8005e2c:	7e37e43c 	.word	0x7e37e43c
 8005e30:	bff00000 	.word	0xbff00000
 8005e34:	000fffff 	.word	0x000fffff

08005e38 <matherr>:
 8005e38:	2000      	movs	r0, #0
 8005e3a:	4770      	bx	lr
 8005e3c:	0000      	movs	r0, r0
	...

08005e40 <scalbn>:
 8005e40:	b570      	push	{r4, r5, r6, lr}
 8005e42:	ec55 4b10 	vmov	r4, r5, d0
 8005e46:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8005e4a:	4606      	mov	r6, r0
 8005e4c:	462b      	mov	r3, r5
 8005e4e:	b9aa      	cbnz	r2, 8005e7c <scalbn+0x3c>
 8005e50:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005e54:	4323      	orrs	r3, r4
 8005e56:	d03b      	beq.n	8005ed0 <scalbn+0x90>
 8005e58:	4b31      	ldr	r3, [pc, #196]	; (8005f20 <scalbn+0xe0>)
 8005e5a:	4629      	mov	r1, r5
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	ee10 0a10 	vmov	r0, s0
 8005e62:	f7fa fbc1 	bl	80005e8 <__aeabi_dmul>
 8005e66:	4b2f      	ldr	r3, [pc, #188]	; (8005f24 <scalbn+0xe4>)
 8005e68:	429e      	cmp	r6, r3
 8005e6a:	4604      	mov	r4, r0
 8005e6c:	460d      	mov	r5, r1
 8005e6e:	da12      	bge.n	8005e96 <scalbn+0x56>
 8005e70:	a327      	add	r3, pc, #156	; (adr r3, 8005f10 <scalbn+0xd0>)
 8005e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e76:	f7fa fbb7 	bl	80005e8 <__aeabi_dmul>
 8005e7a:	e009      	b.n	8005e90 <scalbn+0x50>
 8005e7c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8005e80:	428a      	cmp	r2, r1
 8005e82:	d10c      	bne.n	8005e9e <scalbn+0x5e>
 8005e84:	ee10 2a10 	vmov	r2, s0
 8005e88:	4620      	mov	r0, r4
 8005e8a:	4629      	mov	r1, r5
 8005e8c:	f7fa f9f6 	bl	800027c <__adddf3>
 8005e90:	4604      	mov	r4, r0
 8005e92:	460d      	mov	r5, r1
 8005e94:	e01c      	b.n	8005ed0 <scalbn+0x90>
 8005e96:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005e9a:	460b      	mov	r3, r1
 8005e9c:	3a36      	subs	r2, #54	; 0x36
 8005e9e:	4432      	add	r2, r6
 8005ea0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005ea4:	428a      	cmp	r2, r1
 8005ea6:	dd0b      	ble.n	8005ec0 <scalbn+0x80>
 8005ea8:	ec45 4b11 	vmov	d1, r4, r5
 8005eac:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8005f18 <scalbn+0xd8>
 8005eb0:	f000 f83c 	bl	8005f2c <copysign>
 8005eb4:	a318      	add	r3, pc, #96	; (adr r3, 8005f18 <scalbn+0xd8>)
 8005eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eba:	ec51 0b10 	vmov	r0, r1, d0
 8005ebe:	e7da      	b.n	8005e76 <scalbn+0x36>
 8005ec0:	2a00      	cmp	r2, #0
 8005ec2:	dd08      	ble.n	8005ed6 <scalbn+0x96>
 8005ec4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005ec8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005ecc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005ed0:	ec45 4b10 	vmov	d0, r4, r5
 8005ed4:	bd70      	pop	{r4, r5, r6, pc}
 8005ed6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005eda:	da0d      	bge.n	8005ef8 <scalbn+0xb8>
 8005edc:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005ee0:	429e      	cmp	r6, r3
 8005ee2:	ec45 4b11 	vmov	d1, r4, r5
 8005ee6:	dce1      	bgt.n	8005eac <scalbn+0x6c>
 8005ee8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8005f10 <scalbn+0xd0>
 8005eec:	f000 f81e 	bl	8005f2c <copysign>
 8005ef0:	a307      	add	r3, pc, #28	; (adr r3, 8005f10 <scalbn+0xd0>)
 8005ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef6:	e7e0      	b.n	8005eba <scalbn+0x7a>
 8005ef8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005efc:	3236      	adds	r2, #54	; 0x36
 8005efe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005f02:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005f06:	4620      	mov	r0, r4
 8005f08:	4629      	mov	r1, r5
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	4b06      	ldr	r3, [pc, #24]	; (8005f28 <scalbn+0xe8>)
 8005f0e:	e7b2      	b.n	8005e76 <scalbn+0x36>
 8005f10:	c2f8f359 	.word	0xc2f8f359
 8005f14:	01a56e1f 	.word	0x01a56e1f
 8005f18:	8800759c 	.word	0x8800759c
 8005f1c:	7e37e43c 	.word	0x7e37e43c
 8005f20:	43500000 	.word	0x43500000
 8005f24:	ffff3cb0 	.word	0xffff3cb0
 8005f28:	3c900000 	.word	0x3c900000

08005f2c <copysign>:
 8005f2c:	ec51 0b10 	vmov	r0, r1, d0
 8005f30:	ee11 0a90 	vmov	r0, s3
 8005f34:	ee10 2a10 	vmov	r2, s0
 8005f38:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005f3c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8005f40:	ea41 0300 	orr.w	r3, r1, r0
 8005f44:	ec43 2b10 	vmov	d0, r2, r3
 8005f48:	4770      	bx	lr
	...

08005f4c <_init>:
 8005f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f4e:	bf00      	nop
 8005f50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f52:	bc08      	pop	{r3}
 8005f54:	469e      	mov	lr, r3
 8005f56:	4770      	bx	lr

08005f58 <_fini>:
 8005f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f5a:	bf00      	nop
 8005f5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f5e:	bc08      	pop	{r3}
 8005f60:	469e      	mov	lr, r3
 8005f62:	4770      	bx	lr
