// Seed: 588025082
module module_0 (
    input wire id_0,
    output supply0 id_1,
    input tri id_2,
    output supply1 id_3,
    output wor id_4
    , id_25,
    output supply0 id_5,
    input tri0 module_0,
    output wire id_7,
    input tri id_8,
    input uwire id_9,
    output wor id_10,
    output wor id_11,
    input supply1 id_12,
    output supply1 id_13,
    output wire id_14,
    output tri id_15,
    output uwire id_16,
    output supply1 id_17,
    input tri0 id_18,
    input wor id_19,
    output tri1 id_20,
    input tri0 id_21,
    input tri0 id_22,
    output supply0 id_23
);
  wire id_26;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd18
) (
    input tri0 id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    input wire id_4,
    output uwire id_5,
    output wor id_6
    , id_15,
    input tri id_7,
    input wire id_8,
    output uwire id_9,
    output tri1 id_10,
    output wand id_11,
    input wire _id_12,
    input wand id_13
);
  logic id_16;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_6,
      id_9,
      id_11,
      id_7,
      id_5,
      id_1,
      id_13,
      id_9,
      id_10,
      id_7,
      id_6,
      id_6,
      id_11,
      id_10,
      id_10,
      id_4,
      id_7,
      id_10,
      id_2,
      id_7,
      id_10
  );
  assign id_15[id_12] = id_1;
  parameter id_17 = 1;
  wire [1 : -1] id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29;
endmodule
