#
testinglayout Nor_gate layout
|I54
#
testinglayout fullDemux layout
|I51
#
testinglayout inverter layout
|I49
#
testinglayout 4BitAdd layout
|I48
#
testinglayout FlipFlop layout
|I47
|I52
|I35
|I34
|I36
|I37
|I38
|I42
|I41
|I39
|I40
|I44
|I43
|I45
|I46
#ISCELL
NCSU_TechLib_tsmc03 metal1 symbolic
I86
s3
s2
s1
s0
ov
b3
b2
b1
b0
a3
a2
a1
a0
Vdd
opc1
clk
opc0
#ISCELL
NCSU_TechLib_tsmc03 M2_M1 symbolic
I83
I11
I80
I79
I78
I76
I74
I72
I71
I70
I69
I68
I67
I82
I66
I65
I64
I73
I62
I61
I60
I59
I58
I57
I56
I55
I54
I53
I51
I50
I49
I63
I81
I48
I47
I46
I45
I44
I43
I42
I41
I40
I38
I37
I39
I36
I35
I34
I33
I32
I31
I28
I27
I30
I75
I26
I25
I77
I24
I23
I22
I21
I29
I18
I17
I20
I16
I15
I14
I13
I12
I52
I10
I9
I8
I7
I6
I5
I4
I2
I1
I3
I19
