
module regfile(clk, reset, busw, regwr, ra, rb, rw, busa, busb);
  input clk, regwr, reset;
  input [4:0] ra, rb, rw;
  input [31:0] busw;
  
  output [31:0] busa, busb;
  
  reg [31:0] regstore[31:0];
  integer i;
  
  assign busa = regstore[ra];
  assign busb = regstore[rb];
  
  always@(posedge clk,  posedge reset)
  
  begin
    if (reset)
      for (i = 0; i < 32; i = i + 1) regstore[i] = 0;
    else
    if (regwr && rw != 0)
      regstore[rw] = busw;
  end
endmodule
  

