// Seed: 1799872590
module module_0 #(
    parameter id_6 = 32'd13
) (
    id_1
);
  input wire id_1;
  wire [1 : 1 'b0] id_2;
  wire id_3, id_4;
  logic [7:0] id_5, _id_6;
  assign id_5[id_6] = id_5 + id_1;
endmodule
module module_1 #(
    parameter id_6 = 32'd22
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  nor primCall (id_10, id_5, id_8, id_3, id_9);
  inout wire id_10;
  input wire id_9;
  inout uwire id_8;
  input wire id_7;
  output wire _id_6;
  module_0 modCall_1 (id_11);
  assign modCall_1.id_6 = 0;
  input wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = -1;
  logic [1 'b0 : id_6] id_12;
  generate
    assign id_4[1'b0] = -1 == -1;
  endgenerate
endmodule
