<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<title>Digital Logic metaStability and Flip Flop MTBF Calculation</title>
<meta charset="UTF-8">
<meta name="Author" content="Larry Davis">
<meta http-equiv="language" content="eng">
<meta http-equiv="dialect" content="us">
<meta name="copyright" content="2015, Larry Davis">
<meta name="description" content="Definition of Digital Logic metastability, How to avoid metastability, Flip Flop MTBF Calculation, Eliminate metastable Conditions">
<link rel="stylesheet" href="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/Webstyle.css" type="text/css">
<link rel="preload" href="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/integrator_002.js" as="script"><script src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/ca-pub-4308118663291870.js"></script><script type="text/javascript" src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/integrator_002.js"></script><link rel="preload" href="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/integrator.js" as="script"><script type="text/javascript" src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/integrator.js"></script></head>
<body>
<a name="top" id="top"></a>
<center>
<h2><font size="5"><b>Digital Logic metastability</b></font></h2>
</center><br><br>
<p style="text-align:center">
[<a href="#e"><b>metastability Definition</b></a>]<br>
[<a href="#a"><b>Input Waveforms</b></a>] [<a href="#b"><b>Output Waveforms</b></a>]<br>
[<a href="#c"><b>Synchronizer</b></a>] [<a href="#d"><b>metastability Equations</b></a>]<br>
[<a href="#g"><b>Company Links</b></a>] [<a href="#f"><b>MTBF Examples</b></a>]<br>
[<a href="http://www.interfacebus.com/" title="Engineering Index"><b>Home</b></a>]</p>

<center><form action="http://www.google.com" id="cse-search-box">
  <div>
    <input name="cx" value="partner-pub-4308118663291870:9482193981" type="hidden">
    <input name="ie" value="UTF-8" type="hidden">
    <input name="q" size="45" style="background: rgb(255, 255, 255) url(&quot;https://www.google.com/cse/static/images/1x/googlelogo_lightgrey_46x16dp.png&quot;) no-repeat scroll left center; text-indent: 48px;" placeholder="Custom Search" type="text">
    <input name="sa" value="Search" type="submit">
  </div>
<input name="siteurl" value="www.interfacebus.com/Design_MetaStable.html" type="hidden"><input name="ref" type="hidden"><input name="ss" type="hidden"></form>

<script type="text/javascript" src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/brand"></script>
</center>

<h3><a name="e" id="e"><font size="5"><b>Terms of Digital Logic metastability Definition</b></font></a></h3>

<p>Definitions listed in Logical order.<br>
<b>Problem:</b> Introducing an asynchronous signal into a digital
 {synchronized} system, using Flip-Flops.<br>
The outcome is Intermittent or random failures during operation.<br><br>
<b>How to avoid metastability in ICs:</b> Add an additional Flip Flop in
 the design to Synchronize the incoming<br>
asynchronous signal with the new clock domain, which will reduce the
 Mean-Time-Between-Failure [<a href="http://www.interfacebus.com/Engineering_Dictionary_MTBF.html" title="What is the definition of MTBF">MTBF</a>].</p>
<center><img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/metastability-System-clocking-asynchronous-data.html" alt="How to Eliminate metastability in a System"></center><br>
<p><b>metastable:</b> A state which exist between either "valid" digital
 logic state {an undefined voltage}<br><br>
<b>Digital Logic State:</b> A defined range of voltages that indicate
 which logic level the device will switch to, or resides in.<br>
For TTL, a logic low is {0 to .8 volts}, a logic high is {2.4 to 5 volts}
[<a href="http://www.interfacebus.com/voltage_threshold.html" title="What are the different Digital Logic Switching Levels">Logic Threshold Voltage Levels</a>].<br><br>
<b>Undefined Voltage:</b> A voltage between the established logic level,
 either High or Low; {.8 to 2.4 volts} from the example above.<br><br>
<b>Set-Up Time</b> The time required for the input data signal at a flip
 flop to be valid before the incoming clock edge arrives.<br>
The time interval between the application of a signal that is maintained
 at a specified input terminal and a consecutive active transition at 
another specified input terminal.<br><br>
<b>Hold Time</b> The time required for the input data signal to remain
 valid after the clock edge as transitioned.<br>
The interval during which a signal is retained at a specified input 
terminal after an active transition occurs at another specified input 
terminal.<br><br>
<b>Resolve Time:</b> The amount of time the Flip Flop's output must
 return to a valid level before it's used.<br>
This is 1/{clock frequency} - path delay. The output must be valid by the
 next clock, minus any chip or routing delay.<br>
Path Delay = Tcko + Troute + Tsu;<br>
.... Tcko = Clock to Output time of the flip flop,<br>
.... Troute = Any trace delay between the the Q of the flip flop and the
      next device reading that data,<br>
.... Tsu = any Set-Up time required by the next device reading the
      data.<br><br>
<b>Skew</b> {Clock or data}: The change in time of one signal compared to
  another, caused by timing delays or<br>
propagation delays. ~The timing differences developed by different
  devices performing the same function.<br><br>
<b>Ambiguity:</b> The uncertainty in the amount of time it takes for a
  valid logic signal<br>
to change from one state to another.<br><br>
<b>metastability Window:</b> The specific length of time, during which
  both the data<br>
and clock should not occur. If both signals do occur, the output may go metastable.</p>
<br>
<center>
<script type="text/javascript"><!--
google_ad_client = "ca-pub-4308118663291870";
/* 468x60 */
google_ad_slot = "5580076791";
google_ad_width = 468;
google_ad_height = 60;
//-->
</script>
<script type="text/javascript" src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/show_ads.js">
</script><ins id="aswift_0_expand" style="display:inline-table;border:none;height:60px;margin:0;padding:0;position:relative;visibility:visible;width:468px;background-color:transparent;"><ins id="aswift_0_anchor" style="display:block;border:none;height:60px;margin:0;padding:0;position:relative;visibility:visible;width:468px;background-color:transparent;"><iframe marginwidth="0" marginheight="0" vspace="0" hspace="0" allowtransparency="true" scrolling="no" allowfullscreen="true" onload="var i=this.id,s=window.google_iframe_oncopy,H=s&amp;&amp;s.handlers,h=H&amp;&amp;H[i],w=this.contentWindow,d;try{d=w.document}catch(e){}if(h&amp;&amp;d&amp;&amp;(!d.body||!d.body.firstChild)){if(h.call){setTimeout(h,0)}else if(h.match){try{h=s.upd(h,i)}catch(e){}w.location.replace(h)}}" id="aswift_0" name="aswift_0" style="left:0;position:absolute;top:0;width:468px;height:60px;" width="468" height="60" frameborder="0"></iframe></ins></ins>
</center>
	
<br><br>
<table class="norm" summary="Digital Logic metastability Window" align="center" border="1">
<caption>metastability Window<br>
74xx74 Flip Flops</caption>
<tbody><tr>
<td rowspan="2"><b>Device</b></td>
<td><b>t</b><sub>(set-up)</sub><br>
<center><b>nS</b></center></td>
<td><b>t</b><sub>(hold)</sub><br>
<center><b>nS</b></center></td>
<td><b>t</b><sub>(total)</sub><br>
<center><b>nS</b></center></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td><b>74C74</b></td>
<td>100.0</td>
<td>0.0</td>
<td>100.0</td>
</tr>
<tr>
<td><b>74HC74</b></td>
<td>20.0</td>
<td>0.0</td>
<td>20.0</td>
</tr>
<tr>
<td><b>74HCT74</b></td>
<td>20.0</td>
<td>0.0</td>
<td>20.0</td>
</tr>
<tr>
<td><b>7474</b></td>
<td>20.0</td>
<td>5.0</td>
<td>25.0</td>
</tr>
<tr>
<td><b>74ALS74</b></td>
<td>15.0</td>
<td>10.0</td>
<td>25.0</td>
</tr>
<tr>
<td><b>74LS74</b></td>
<td>20.0</td>
<td>0.0</td>
<td>20.0</td>
</tr>
<tr>
<td><b>74S74</b></td>
<td>3.0</td>
<td>2.0</td>
<td>5.0</td>
</tr>
<tr>
<td><b>74LS74</b></td>
<td>4.5</td>
<td>0.0</td>
<td>4.5</td>
</tr>
<tr>
<td><b>74AC74</b></td>
<td>4.0</td>
<td>0.5</td>
<td>4.5</td>
</tr>
<tr>
<td><b>74ACT74</b></td>
<td>3.0</td>
<td>1.0</td>
<td>4.0</td>
</tr>
<tr>
<td><b>74ACTQ74</b></td>
<td>3.0</td>
<td>1.5</td>
<td>4.5</td></tr></tbody></table>
<p>The Table above shows various Set-Up times and Hold times for a number
      different Logic families. The combination of the two values determine the
      width of the metastability window.<br>
	  The larger the window, the greater the
      chance the device will go metastable.<br>
	  In most cases newer logic families
      have smaller metastability windows which reduce the chance of the device
      going metastable.</p>
<p style="text-align:center"><a href="#top"><b>{Digital Logic metastability Index}</b></a></p>
<hr width="85%">
<h3><a name="a" id="a"><font size="5"><b>Input Waveforms</b></font></a></h3>

<table><tbody><tr><td><p>A single stage Flip Flop [acting as a Synchronizer]. The absolute minimum
      a design should provide.<br>
      One stage may be enough, if the incoming data frequency is "slow", and
      the Flip Flop family is "fast".<br>
      If the chosen Flip Flop has time to resolve the metastable condition
      before the next clock tick, and<br>
      the output of the FF does not go to an asynchronous gate - the design may
      be solid.<br>
      The time between the two white lines in the diagram below defines the
      metastability window or Timing Violation.</p></td><td><center><img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/d-flip-flop-synchronizer.jpg" alt="D Flip Flop used as a data synchronizer"></center></td></tr></tbody></table>
<center>
<img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/clock_input.gif" alt="D Flip Flop" title="D-Type Flip Flop Output vs Set-up and Hold timing">
</center>
<br><br>
<center>
<script type="text/javascript"><!--
google_ad_client = "ca-pub-4308118663291870";
/* 728x90 */
google_ad_slot = "8490830536";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript" src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/show_ads.js">
</script><ins id="aswift_1_expand" style="display:inline-table;border:none;height:90px;margin:0;padding:0;position:relative;visibility:visible;width:728px;background-color:transparent;"><ins id="aswift_1_anchor" style="display:block;border:none;height:90px;margin:0;padding:0;position:relative;visibility:visible;width:728px;background-color:transparent;"><iframe marginwidth="0" marginheight="0" vspace="0" hspace="0" allowtransparency="true" scrolling="no" allowfullscreen="true" onload="var i=this.id,s=window.google_iframe_oncopy,H=s&amp;&amp;s.handlers,h=H&amp;&amp;H[i],w=this.contentWindow,d;try{d=w.document}catch(e){}if(h&amp;&amp;d&amp;&amp;(!d.body||!d.body.firstChild)){if(h.call){setTimeout(h,0)}else if(h.match){try{h=s.upd(h,i)}catch(e){}w.location.replace(h)}}" id="aswift_1" name="aswift_1" style="left:0;position:absolute;top:0;width:728px;height:90px;" width="728" height="90" frameborder="0"></iframe></ins></ins>
</center>
<br><br>
<p>The diagram above shows the flip flop clock and three possible times
      [zones] the data may arrive at the Flip Flop [FF].<br>
	  Data input 'Da' arrives and becomes stable before the clock edge.<br>
	  Data 'Db' arrives just before the clock edge violating the flip flops set-up time. <br>
	  Data 'Dc' changes [or arrives after] the clock edge violating the hold time of the flip flop.</p>
<p style="text-align:center">
<a href="#top"><font size="3"><b>{Digital Logic metastability
      Index}</b></font></a></p>
<hr width="85%">
<h3><a name="b" id="b"><font size="5"><b>Output Waveforms</b></font></a></h3>

<table><tbody><tr><td><p>Output waveforms due to signal timing Da, Db, Dc<br>
      'Da' produces a normal output, as the data does not violate the Set-up or
      Hold time of the device [in relation to the clock].<br>
      Either 'Db' or 'Dc' may produce a metastable output forcing the output to
      stay undefined for a longer amount of time,<br>
      increasing the propagation delay of the Flip Flop.</p></td><td><center><img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/d-flip-flop-synchronizer.jpg" alt="D Flip Flop used as a data synchronizer"></center></td></tr></tbody></table>
<center>
<img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/clock_output.gif" alt="D Flip Flop" title="D-Type Flip Flop showing metastable delayed output">
</center><br>
<p>Five possible conditions exist:<br>
      <b>One:</b> No timing violation occurred, and the output moves to the
      appropriate state (high or low).<br>
<b>Two:</b> A timing violation does occur, and the output oscillates
      between the valid states (for a long time), or until its needed.<br>
      <b>Third:</b> A timing violation does occur, and the output moves to the
      wrong state.<br>
<b>Forth:</b> A timing violation does occur, and the propagation delay is
      increased. Causing the next device in the chain to see the wrong
      value.<br>
<b>Fifth:</b> A timing violation does occur, and no meta-stable behavior
      occurs. The output moves to the correct state with no oscillation or
      increase in propagation delay. <br>
	  However this condition is problematic
      because the gamble is taken each time the device is clock. This condition
      may persist for thousands of clock cycles, but may fail on the next clock
      cycle. <br>
	  For a fail-safe design stay in condition one, any other condition
      will result in failure.</p>
<p style="text-align:center"><a href="#top"><b>{Digital Logic metastability Index}</b></a></p>
<hr width="85%">
<h3><a name="c" id="c"><font size="5"><b>Multi-Stage Synchronizer</b></font></a></h3>

<center>
<img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/d-flip-flop-dual-stage-synchronizer.jpg" alt="2x FF, Dual Stage D Flip Flop synchronizer"></center>
<br>

<table><tbody><tr><td>
<p><b>Single stage Flip Flop vs. Dual stage Flip Flop:</b></p>
<p>Adding a second Flip Flop to the design will reduce the chance of the
      output going metastable.<br>
      The output from the first flip flop may go valid, before the second flip
      flop is clocked.<br>
	  The graph shows data for both a 1-stage [1 flip flop] and 2-stage synchronizer [2 flip flops].<br>
	  A 74AS4374 from TI provides a 'D' type, Dual stage synchronizer.<br>
	  Adding a third flip flop will reduce the probability
      that its output will be unstable even more.<br>
	  Although a 3-stage synchronizer is not shown in the data.</p>
	  <p>Although not indicated, the data points will shift with different logic families.<br>
	  As each different logic family has their own MTBF, based on switching speed.</p>
	  <p>Note the chart is dated, 70MHz is relatively slow speed.</p></td><td>
	  <center><img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/dual-stage-sync-mtbf-vs-frequency-chart.png" alt="Flip Flop MTBF x Frequency"></center></td></tr></tbody></table>
<p>The table above details the difference in MTBF between a Single and Dual stage synchronizer.<br>
The graph below shows the difference between the different logic families, based on clocking data into a flip flop. </p>
<center><img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/TTL-glue-logic-mtbf-graph.png" alt="TTL Glue logic families vs MTBF, Mean Time Between Failure"></center>
<p>The two graphs above, develop from a Texas Instruments Power Point presentation, details many of the standard
      TTL families.</p><br>

<p style="text-align:center"><a href="#top"><b>{Digital Logic metastability Index}</b></a></p>
<hr width="85%">
<h3><a name="d" id="d"><font size="5"><b>metastability Equations</b></font></a></h3>
<p>To determine how often a Flip Flop will go to an undefined state, 
plug the data into one of these equations to calculate the MTBF.<br>
The first equation is the general calculation, while the second uses a worst case input data rate of half the clock frequency.</p>
<center><img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/mtbf-equation-for-flip-flop-metastability.png" alt="Flip Flop MTBF Equation, average and worst case input frequency"></center>

<p><b>metastability Definitions</b></p>
<p><b>MTBF:</b> Mean Time Between Failure<br>
<b>FD:</b> Data Frequency<br>
<b>FC:</b> Clock Frequency<br>
<b>T<sub>P</sub>:</b> Flip Flop Propagation Delay<br>
<b>tr:</b> Resolve Time<br>
<b><font face="SYMBOL">d</font>t:</b> Delay Time between Clocks [symbol delta t]<br>
<b>tsu:</b> Device Setup Time<br>
<b><font face="SYMBOL">g</font>:</b> Flip FLop Resolution Time [symbol gama]</p>
<p>These are device dependent. Resolve time (among others) has to be looked
      up, via the data sheet (if it's provided).<br>
<b>As a rule:</b> The faster the flip flop used, the better the MTBF for
      a given circuit.<br>
The faster device families have lower Set-up and Hold times. This reduces
      the window of occurrence.</p>
<p style="text-align:center"><a href="#top"><b>{Back to Digital Logic metastability Index}</b></a></p>
<hr width="85%">
<h3><a name="g" id="g"><font size="5"><b>OEM Company Links</b></font></a></h3>

<p><b>Links to On-line metastability Information</b></p>

<p>metastability in Altera Devices  [Altera: www.altera.com/literature/an/an042.pdf]</p>
<p>metastability Performance of Clocked FIFOs [TI: http://focus.ti.com/lit/an/scza004a/scza004a.pdf]</p>
<p>metastability and the ECLinPS Family [ON Semiconductor: www.onsemi.com/pub/Collateral/AN1504-D.PDF]</p>
<p style="text-align:center"><a href="#top"><b>{Digital Logic metastability Index}</b></a></p>
<hr width="85%">
<h3><a name="f" id="f"><font size="5"><b>MTBF Examples</b></font></a></h3>
<p><b>PLDs</b> Timing</p>
<p>While reviewing the data in the table, keep in mind that the information is some what dated.<br>
I'm sure the newer FPGAs and PLD ICs have MTBF [Mean-Time-Between-Failure] numbers which far
 exceed the ones listed.<br>
A previous Check the Cypress site found that their faster version of a 22V10 IC is a dash five (5 nS).</p>
<br>
<center>
<script type="text/javascript"><!--
google_ad_client = "ca-pub-4308118663291870";
/* 728x90 */
google_ad_slot = "8490830536";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript" src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/show_ads.js">
</script><ins id="aswift_2_expand" style="display:inline-table;border:none;height:90px;margin:0;padding:0;position:relative;visibility:visible;width:728px;background-color:transparent;"><ins id="aswift_2_anchor" style="display:block;border:none;height:90px;margin:0;padding:0;position:relative;visibility:visible;width:728px;background-color:transparent;"><iframe marginwidth="0" marginheight="0" vspace="0" hspace="0" allowtransparency="true" scrolling="no" allowfullscreen="true" onload="var i=this.id,s=window.google_iframe_oncopy,H=s&amp;&amp;s.handlers,h=H&amp;&amp;H[i],w=this.contentWindow,d;try{d=w.document}catch(e){}if(h&amp;&amp;d&amp;&amp;(!d.body||!d.body.firstChild)){if(h.call){setTimeout(h,0)}else if(h.match){try{h=s.upd(h,i)}catch(e){}w.location.replace(h)}}" id="aswift_2" name="aswift_2" style="left:0;position:absolute;top:0;width:728px;height:90px;" width="728" height="90" frameborder="0"></iframe></ins></ins>
</center>
<br><br>
<table class="norm" summary="metastability characteristics of some Cypress PLDs" align="center" border="1">
<caption>metastability characteristics of PLDs</caption>
<tbody><tr>
<td rowspan="2"><font size="2"><b>Device</b></font></td>
 <td rowspan="2">
<font size="2"><b>fmax</b></font><br>
<font size="1">(MHz)</font>
</td>
<td rowspan="2">
<center><font size="2"><b>W</b></font><font size="1">(fsec)</font></center>
</td>
<td rowspan="2">
<center><font size="2"><b>tsw</b></font><font size="1">(nsec)</font></center>
</td>
<td rowspan="2">
<center><font size="2"><b>tr</b></font><font size="1">(nsec)</font></center><font size="1">(10-year MTBF)</font>
</td></tr>
<tr><td></td></tr>
<tr>
<td><b>PALC16R8-25</b></td>
<td>28.5</td>
<td>9.503</td>
<td>0.515</td>
<td>14.68</td></tr>
<tr>
<td><b>PALC20G10-20</b></td>
<td>41.6</td>
<td>3.73</td>
<td>0.173</td>
<td>4.91</td></tr>
<tr>
<td><b>PALC20RA10-15</b></td>
<td>33.3</td>
<td>2.86</td>
<td>0.216</td>
<td>5.87</td></tr>
<tr>
<td><b>PALC22V10C-10</b></td>
<td>90.9</td>
<td>0.00808</td>
<td>0.547</td>
<td>13.0</td></tr>
<tr>
<td><b>PALC22V10B-15</b></td>
<td>50.0</td>
<td>55.76</td>
<td>0.261</td>
<td>8.19</td></tr>
<tr>
<td><b>PALC22V10-20</b></td>
<td>41.6</td>
<td>0.125</td>
<td>0.190</td>
<td>4.73</td></tr>
<tr>
<td><b>CY7C330-66</b></td>
<td>66.6</td>
<td>1.02</td>
<td>0.290</td>
<td>8.12</td></tr>
<tr>
<td><b>CY7C331-20</b></td>
<td>31.2</td>
<td>298.0</td>
<td>0.184</td>
<td>5.91</td>
</tr>
<tr>
<td><b>CY7C332-15</b></td>
<td>47.6</td>
<td>1.55</td>
<td>0.337</td>
<td>9.35</td>
</tr>
<tr>
<td><b>CY7C344-20</b></td>
<td>41.6</td>
<td>966.0</td>
<td>0.223</td>
<td>7.55</td>
</tr></tbody></table>
<p>The Table data was copied from "Determine PLD metastability to derive
      ample MTBFs",<br>EDN August 5 1991, Author: Sean Dingman.<br>
2/2/10 note that many of these data sheets are still available as products and dated around 1992.</p><br>
	
<p>
<b>FPGA:</b> Field Programmable Gate Array<br>
<b>PLD:</b> Programmable Logic Devices<br>
<b>PLA</b> Programmable Logic Array<br>
<b>GAL</b> Generic Array Logic<br>
<b>MACH</b> high density PLD<br>
<b>CPLD</b> Complex PLD<br>
<a href="http://www.interfacebus.com/Programmable_Logic.html" title="List of PLD and FPGA Manufacturers">Programmable Devices Manufacturers</a></p>
<p>Use the Design icon below for more engineering hints on Logic Design and Logic Hazards.</p>
<p>Definitions:<br>
<a href="http://www.interfacebus.com/Glossary-of-Terms_Gf.html" title="Definition of a Glitch">What is a Glitch</a>.<br>
<a href="http://www.interfacebus.com/Logic_Family_Noise_Margin.html" title="Definition of TTL Noise Margin">Logic Noise Margin</a>.<br>
<a href="http://www.interfacebus.com/IC_Output_Propagation_Rate.html" title="Definition of TTL Propagation Delay">Logic Propagation Delay</a>.<br>
</p>

<p style="text-align:center"><a href="#top"><b>{Back to metastability Index}</b></a></p>
<hr width="85%">
<table summary="Site Navigation for Engineering Tools and Manufacturing Links on interfacebus.com" width="95%">
<tbody><tr><td colspan="8" align="center">
<a href="http://www.interfacebus.com/" title="Engineering Portal"><img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/Web-PC-Motherboard.jpg" alt="Larry's Web Page" title="Electrical Engineering Web Portal Home"></a></td></tr>
<tr><td colspan="8" align="center"><a href="http://www.interfacebus.com/" title="Engineering Home Page"><b>Home</b></a>
</td></tr>
<tr><td colspan="8" align="center"><br></td></tr><tr><td align="center"><a href="http://www.interfacebus.com/Parts_Distributors.html"><img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/Web-Component-Distributors.jpg" alt="Electronic Parts and Equipment Distributors" title="Electronic Component / Electronic Equipment Distributors. Catalog Sites. Obsolete Part Distributors"></a></td>
<td align="center"><a href="http://www.interfacebus.com/Components.html"><img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/Web-Component-Manufacturers.jpg" alt="Electronic Component Manufacturers" title="Electronic Component Manufacturers. Semiconductor, Passive, Mechanical Components"></a></td>
<td align="center"><a href="http://www.interfacebus.com/OEM_Equipment.html"><img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/Web-OEM-Equipment-Manufacturers.jpg" alt="OEM Electronic Equipment Manufacturers" title="Electronic Equipment Manufacturers. Test Equipment, Power Supplies, COTS Card, Chassis, Cases, Racks"></a></td>
<td align="center"><a href="http://www.interfacebus.com/Software.html"><img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/Web-Software-Vendors.gif" alt="EDA Software Producers CAD/CAE Software" title="EDA Software Vendors. CAD/CAE Software Companies, Simulation, PC/Embedded Operating Systems"></a></td>
<td align="center"><a href="http://www.interfacebus.com/Standards_and_Publications.html"><img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/Web-Electronic-Standards.jpg" alt="Engineering Standards, EE Publications" title="Engineering Specifications, Electronic Standards, Technical Books, Professional Publications"></a></td>
<td align="center"><a href="http://www.interfacebus.com/Interface_Bus_Types.html"><img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/Web-Electronic-Buses.jpg" alt="Interface/Embedded Computer Bus" title="Embedded Computer Bus Specifications. PC, Cable, Backplane, Mezzanine, IC Bus, SoC Bus, Card Buses"></a></td>
<td align="center"><a href="http://www.interfacebus.com/Logic_Design_Descriptions.html"><img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/Web-Logic-Design.jpg" alt="Electronic Engineering Design Data" title="Electronic Design How-To, Logic Design Recommendations, Design Pitfalls, Passive Component Data"></a></td>
<td align="center"><a href="http://www.interfacebus.com/Reference_and_Information.html"><img src="Digital%20Logic%20metaStability%20and%20Flip%20Flop%20MTBF%20Calculation_files/Web-Reference.jpg" alt="Engineering Reference Information." title="AWG Sizes, Conversion Tables, VHDL, Abbreviations, Dictionaries, PWB data."></a></td></tr>
<tr><td align="center"><a href="http://www.interfacebus.com/Parts_Distributors.html" title="Electronic Part Distributors">Distributors</a></td><td align="center"><a href="http://www.interfacebus.com/Components.html" title="Electronic Component Manufacturers">Components</a></td>
<td align="center"><a href="http://www.interfacebus.com/OEM_Equipment.html" title="Electronic Equipment Manufacturers">Equipment</a></td>
<td align="center"><a href="http://www.interfacebus.com/Software.html" title="EDA Software Vendors">Software</a></td>
<td align="center"><a href="http://www.interfacebus.com/Standards_and_Publications.html" title="Engineering Standards">Standards</a></td>
<td align="center"><a href="http://www.interfacebus.com/Interface_Bus_Types.html" title="Computer Buses">Buses</a></td>
<td align="center"><a href="http://www.interfacebus.com/Logic_Design_Descriptions.html" title="Circuit Design">Design</a></td>
<td align="center"><a href="http://www.interfacebus.com/Reference_and_Information.html" title="Electronic Engineering Data">Reference</a></td></tr></tbody></table>
<br>
<center>Modified 6/13/15<br>
Copyright © 1998 - 2016 All rights reserved Larry Davis</center>



</body></html>