$date
	Mon Sep 02 01:25:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_func $end
$var wire 1 ! t_out $end
$var reg 1 " t_A $end
$var reg 1 # t_B $end
$var reg 1 $ t_C $end
$var reg 1 % t_D $end
$scope module F1 $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( C $end
$var wire 1 ) D $end
$var wire 1 ! out $end
$var wire 1 * w1 $end
$var wire 1 + w2 $end
$var wire 1 , w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1%
1)
#20
1!
1*
0%
0)
1$
1(
#30
1%
1)
#40
0!
0*
0%
0)
0$
0(
1#
1'
#50
1%
1)
#60
0%
0)
1$
1(
#70
1%
1)
#80
0%
0)
0$
0(
0#
0'
1"
1&
#90
1%
1)
#100
0%
0)
1$
1(
#110
1%
1)
#120
1!
1,
0%
0)
0$
0(
1#
1'
#130
1%
1)
#140
1+
0%
0)
1$
1(
#150
0+
1%
1)
#160
