Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jun  1 18:19:06 2023
| Host         : INSPIRON-7370 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_ascon_wrapper_timing_summary_routed.rpt -pb design_ascon_wrapper_timing_summary_routed.pb -rpx design_ascon_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_ascon_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               119         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.719     -258.370                    196                14774        0.012        0.000                      0                14774        1.520        0.000                       0                  6368  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk         {0.000 2.500}        5.000           200.000         
clk_fpga_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.438      -88.797                    119                 1904        0.034        0.000                      0                 1904        1.520        0.000                       0                  2033  
clk_fpga_0          9.981        0.000                      0                 8932        0.012        0.000                      0                 8932        9.020        0.000                       0                  4335  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk                -2.719     -257.860                    190                 2288        0.047        0.000                      0                 2288  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk                      1.005        0.000                      0                 1777        0.180        0.000                      0                 1777  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk           clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          119  Failing Endpoints,  Worst Slack       -1.438ns,  Total Violation      -88.797ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.438ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[127]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 5.101ns (78.687%)  route 1.382ns (21.313%))
  Logic Levels:           34  (CARRY4=32 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     1.650    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y95         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     2.106 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.599     2.705    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     3.018    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.598 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.598    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.712    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.940    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.054    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.168 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.283    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.511    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.625    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.739    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.967    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.195    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.309    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.423 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.423    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.537 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.537    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.651    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.879    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     5.993    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.107    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     6.221    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.335    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.449    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.563    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.677    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.905    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/CO[3]
                         net (fo=1, routed)           0.009     7.028    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.250 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__30/O[0]
                         net (fo=3, routed)           0.584     7.834    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[124]
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.299     8.133 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[127]_i_1/O
                         net (fo=1, routed)           0.000     8.133    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[127]
    SLICE_X46Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.635     6.635    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[127]/C
                         clock pessimism              0.014     6.649    
                         clock uncertainty           -0.035     6.614    
    SLICE_X46Y124        FDCE (Setup_fdce_C_D)        0.081     6.695    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[127]
  -------------------------------------------------------------------
                         required time                          6.695    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                 -1.438    

Slack (VIOLATED) :        -1.419ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 5.101ns (79.529%)  route 1.313ns (20.471%))
  Logic Levels:           34  (CARRY4=32 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     1.650    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y95         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     2.106 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.599     2.705    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     3.018    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.598 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.598    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.712    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.940    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.054    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.168 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.283    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.511    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.625    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.739    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.967    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.195    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.309    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.423 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.423    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.537 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.537    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.651    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.879    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     5.993    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.107    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     6.221    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.335    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.449    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.563    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.677    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.905    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/CO[3]
                         net (fo=1, routed)           0.009     7.028    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.250 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__30/O[0]
                         net (fo=3, routed)           0.515     7.765    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[124]
    SLICE_X48Y124        LUT3 (Prop_lut3_I1_O)        0.299     8.064 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[31]_i_1/O
                         net (fo=1, routed)           0.000     8.064    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[31]
    SLICE_X48Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.634     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[31]/C
                         clock pessimism              0.014     6.648    
                         clock uncertainty           -0.035     6.613    
    SLICE_X48Y124        FDCE (Setup_fdce_C_D)        0.032     6.645    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[31]
  -------------------------------------------------------------------
                         required time                          6.645    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                 -1.419    

Slack (VIOLATED) :        -1.387ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.379ns  (logic 5.085ns (79.714%)  route 1.294ns (20.286%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     1.650    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y95         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     2.106 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.599     2.705    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     3.018    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.598 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.598    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.712    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.940    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.054    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.168 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.283    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.511    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.625    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.739    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.967    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.195    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.309    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.423 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.423    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.537 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.537    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.651    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.879    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     5.993    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.107    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     6.221    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.335    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.449    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.563    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.677    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.905    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.218 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[3]
                         net (fo=3, routed)           0.505     7.723    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[123]
    SLICE_X48Y125        LUT3 (Prop_lut3_I1_O)        0.306     8.029 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[30]_i_1/O
                         net (fo=1, routed)           0.000     8.029    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[30]
    SLICE_X48Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.634     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[30]/C
                         clock pessimism              0.014     6.648    
                         clock uncertainty           -0.035     6.613    
    SLICE_X48Y125        FDCE (Setup_fdce_C_D)        0.029     6.642    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[30]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                 -1.387    

Slack (VIOLATED) :        -1.355ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[120]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 4.989ns (77.937%)  route 1.412ns (22.063%))
  Logic Levels:           32  (CARRY4=30 LUT2=1 LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     1.650    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y95         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     2.106 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.599     2.705    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     3.018    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.598 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.598    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.712    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.940    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.054    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.168 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.283    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.511    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.625    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.739    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.967    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.195    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.309    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.423 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.423    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.537 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.537    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.651    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.879    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     5.993    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.107    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     6.221    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.335    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.449    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.563    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.677    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.125 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/O[1]
                         net (fo=3, routed)           0.623     7.748    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[117]
    SLICE_X46Y123        LUT3 (Prop_lut3_I0_O)        0.303     8.051 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[120]_i_1/O
                         net (fo=1, routed)           0.000     8.051    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[120]
    SLICE_X46Y123        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.637     6.637    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y123        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[120]/C
                         clock pessimism              0.014     6.651    
                         clock uncertainty           -0.035     6.616    
    SLICE_X46Y123        FDCE (Setup_fdce_C_D)        0.081     6.697    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[120]
  -------------------------------------------------------------------
                         required time                          6.697    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                 -1.355    

Slack (VIOLATED) :        -1.270ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 5.103ns (81.490%)  route 1.159ns (18.510%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     1.650    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y95         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     2.106 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.599     2.705    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     3.018    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.598 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.598    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.712    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.940    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.054    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.168 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.283    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.511    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.625    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.739    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.967    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.195    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.309    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.423 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.423    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.537 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.537    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.651    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.879    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     5.993    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.107    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     6.221    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.335    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.449    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.563    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.677    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.905    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.239 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[1]
                         net (fo=3, routed)           0.370     7.609    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[121]
    SLICE_X48Y124        LUT3 (Prop_lut3_I0_O)        0.303     7.912 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[124]_i_1/O
                         net (fo=1, routed)           0.000     7.912    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[124]
    SLICE_X48Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.634     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]/C
                         clock pessimism              0.014     6.648    
                         clock uncertainty           -0.035     6.613    
    SLICE_X48Y124        FDCE (Setup_fdce_C_D)        0.029     6.642    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                 -1.270    

Slack (VIOLATED) :        -1.267ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 5.101ns (81.470%)  route 1.160ns (18.530%))
  Logic Levels:           34  (CARRY4=32 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     1.650    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y95         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     2.106 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.599     2.705    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     3.018    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.598 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.598    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.712    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.940    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.054    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.168 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.283    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.511    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.625    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.739    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.967    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.195    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.309    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.423 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.423    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.537 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.537    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.651    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.879    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     5.993    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.107    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     6.221    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.335    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.449    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.563    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.677    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.905    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.019 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/CO[3]
                         net (fo=1, routed)           0.009     7.028    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.250 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__30/O[0]
                         net (fo=3, routed)           0.362     7.612    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[124]
    SLICE_X48Y124        LUT3 (Prop_lut3_I2_O)        0.299     7.911 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[95]_i_1/O
                         net (fo=1, routed)           0.000     7.911    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[95]
    SLICE_X48Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.634     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]/C
                         clock pessimism              0.014     6.648    
                         clock uncertainty           -0.035     6.613    
    SLICE_X48Y124        FDCE (Setup_fdce_C_D)        0.031     6.644    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]
  -------------------------------------------------------------------
                         required time                          6.644    
                         arrival time                          -7.911    
  -------------------------------------------------------------------
                         slack                                 -1.267    

Slack (VIOLATED) :        -1.255ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 5.103ns (81.649%)  route 1.147ns (18.351%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     1.650    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y95         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     2.106 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.599     2.705    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     3.018    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.598 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.598    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.712    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.940    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.054    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.168 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.283    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.511    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.625    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.739    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.967    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.195    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.309    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.423 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.423    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.537 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.537    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.651    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.879    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     5.993    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.107    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     6.221    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.335    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.449    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.563    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.677    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.905    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.239 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[1]
                         net (fo=3, routed)           0.358     7.597    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[121]
    SLICE_X48Y125        LUT3 (Prop_lut3_I1_O)        0.303     7.900 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[28]_i_1/O
                         net (fo=1, routed)           0.000     7.900    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[28]
    SLICE_X48Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.634     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[28]/C
                         clock pessimism              0.014     6.648    
                         clock uncertainty           -0.035     6.613    
    SLICE_X48Y125        FDCE (Setup_fdce_C_D)        0.032     6.645    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[28]
  -------------------------------------------------------------------
                         required time                          6.645    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                 -1.255    

Slack (VIOLATED) :        -1.253ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 5.103ns (81.688%)  route 1.144ns (18.312%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     1.650    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y95         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     2.106 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.599     2.705    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     3.018    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.598 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.598    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.712    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.940    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.054    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.168 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.283    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.511    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.625    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.739    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.967    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.195    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.309    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.423 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.423    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.537 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.537    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.651    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.879    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     5.993    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.107    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     6.221    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.335    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.449    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.563    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.677    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.905    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.239 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[1]
                         net (fo=3, routed)           0.355     7.594    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[121]
    SLICE_X48Y125        LUT3 (Prop_lut3_I2_O)        0.303     7.897 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[92]_i_1/O
                         net (fo=1, routed)           0.000     7.897    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[92]
    SLICE_X48Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.634     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[92]/C
                         clock pessimism              0.014     6.648    
                         clock uncertainty           -0.035     6.613    
    SLICE_X48Y125        FDCE (Setup_fdce_C_D)        0.031     6.644    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[92]
  -------------------------------------------------------------------
                         required time                          6.644    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                 -1.253    

Slack (VIOLATED) :        -1.250ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 5.007ns (80.180%)  route 1.238ns (19.820%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     1.650    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y95         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     2.106 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.599     2.705    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     3.018    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.598 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.598    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.712    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.940    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.054    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.168 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.283    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.511    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.625    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.739    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.967    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.195    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.309    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.423 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.423    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.537 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.537    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.651    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.879    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     5.993    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.107    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     6.221    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.335    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.449    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.563    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.677    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.905    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.144 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[2]
                         net (fo=3, routed)           0.449     7.593    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[122]
    SLICE_X45Y124        LUT3 (Prop_lut3_I0_O)        0.302     7.895 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[125]_i_1/O
                         net (fo=1, routed)           0.000     7.895    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[125]
    SLICE_X45Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.635     6.635    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X45Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[125]/C
                         clock pessimism              0.014     6.649    
                         clock uncertainty           -0.035     6.614    
    SLICE_X45Y124        FDCE (Setup_fdce_C_D)        0.031     6.645    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[125]
  -------------------------------------------------------------------
                         required time                          6.645    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                 -1.250    

Slack (VIOLATED) :        -1.243ns  (required time - arrival time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[94]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 5.085ns (81.539%)  route 1.151ns (18.461%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     1.650    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y95         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     2.106 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[2]/Q
                         net (fo=4, routed)           0.599     2.705    design_ascon_i/ascon_core_0/inst/ks_inst/state_out[2]
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     2.829 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     3.018    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.598 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.598    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.712 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.712    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.826 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.826    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.940 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.940    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.054 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.054    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.168 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     4.169    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.283 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.283    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.397 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.397    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.511 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.511    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.625 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.625    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.739 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.739    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.853 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     4.853    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.967 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     4.967    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.081 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.081    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.195 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.195    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     5.309    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.423 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     5.423    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.537 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     5.537    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.651 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     5.651    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.765 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     5.765    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.879 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     5.879    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.993 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     5.993    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.107 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     6.107    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     6.221    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.335 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     6.335    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.449 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     6.449    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.563 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     6.563    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.677 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     6.677    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.791 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     6.791    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.905 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     6.905    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.218 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[3]
                         net (fo=3, routed)           0.362     7.580    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[123]
    SLICE_X48Y125        LUT3 (Prop_lut3_I2_O)        0.306     7.886 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[94]_i_1/O
                         net (fo=1, routed)           0.000     7.886    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[94]
    SLICE_X48Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.634     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[94]/C
                         clock pessimism              0.014     6.648    
                         clock uncertainty           -0.035     6.613    
    SLICE_X48Y125        FDCE (Setup_fdce_C_D)        0.031     6.644    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[94]
  -------------------------------------------------------------------
                         required time                          6.644    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                 -1.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[106]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.212ns (50.104%)  route 0.211ns (49.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.630     0.630    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y119        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.164     0.794 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[106]/Q
                         net (fo=3, routed)           0.211     1.005    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/Q[46]
    SLICE_X50Y118        LUT3 (Prop_lut3_I2_O)        0.048     1.053 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[74]_i_1__0/O
                         net (fo=1, routed)           0.000     1.053    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[127]_0[25]
    SLICE_X50Y118        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.897     0.897    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/clk
    SLICE_X50Y118        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[74]/C
                         clock pessimism             -0.009     0.888    
    SLICE_X50Y118        FDCE (Hold_fdce_C_D)         0.131     1.019    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[127]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[95]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.321%)  route 0.243ns (56.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.633     0.633    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/clk
    SLICE_X53Y140        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y140        FDCE (Prop_fdce_C_Q)         0.141     0.774 r  design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/state_out_reg[127]/Q
                         net (fo=3, routed)           0.243     1.017    design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/sbox_inst/state_out_reg[31]_inv[63]
    SLICE_X46Y143        LUT3 (Prop_lut3_I2_O)        0.045     1.062 r  design_ascon_i/ascon_core_0/inst/genblk1[10].round_inst/sbox_inst/state_out[95]_i_1__9/O
                         net (fo=1, routed)           0.000     1.062    design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[127]_0[37]
    SLICE_X46Y143        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.910     0.910    design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/clk
    SLICE_X46Y143        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[95]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X46Y143        FDCE (Hold_fdce_C_D)         0.121     1.022    design_ascon_i/ascon_core_0/inst/genblk1[11].round_inst/state_out_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[82]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[82]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.212ns (49.346%)  route 0.218ns (50.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.628     0.628    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y121        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDCE (Prop_fdce_C_Q)         0.164     0.792 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[82]/Q
                         net (fo=3, routed)           0.218     1.010    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/Q[22]
    SLICE_X50Y121        LUT3 (Prop_lut3_I0_O)        0.048     1.058 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[82]_i_1__0/O
                         net (fo=1, routed)           0.000     1.058    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[127]_0[33]
    SLICE_X50Y121        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.894     0.894    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/clk
    SLICE_X50Y121        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[82]/C
                         clock pessimism             -0.009     0.885    
    SLICE_X50Y121        FDCE (Hold_fdce_C_D)         0.131     1.016    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[106]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[106]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.748%)  route 0.211ns (50.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.630     0.630    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y119        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDCE (Prop_fdce_C_Q)         0.164     0.794 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[106]/Q
                         net (fo=3, routed)           0.211     1.005    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/Q[46]
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.045     1.050 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[106]_i_1__0/O
                         net (fo=1, routed)           0.000     1.050    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[127]_0[57]
    SLICE_X50Y118        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.897     0.897    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/clk
    SLICE_X50Y118        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[106]/C
                         clock pessimism             -0.009     0.888    
    SLICE_X50Y118        FDCE (Hold_fdce_C_D)         0.120     1.008    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[106]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.172%)  route 0.134ns (41.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.638     0.638    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y101        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDCE (Prop_fdce_C_Q)         0.141     0.779 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[34]/Q
                         net (fo=3, routed)           0.134     0.913    design_ascon_i/ascon_core_0/inst/ks_inst/key_schedule_state[34]
    SLICE_X48Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.958 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp[26]_i_1/O
                         net (fo=1, routed)           0.000     0.958    design_ascon_i/ascon_core_0/inst/ks_inst/temp0[26]
    SLICE_X48Y99         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.825     0.825    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y99         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[26]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X48Y99         FDCE (Hold_fdce_C_D)         0.092     0.912    design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[82]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[114]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.990%)  route 0.218ns (51.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.628     0.628    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y121        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDCE (Prop_fdce_C_Q)         0.164     0.792 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[82]/Q
                         net (fo=3, routed)           0.218     1.010    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/Q[22]
    SLICE_X50Y121        LUT3 (Prop_lut3_I1_O)        0.045     1.055 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[114]_i_1__0/O
                         net (fo=1, routed)           0.000     1.055    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[127]_0[65]
    SLICE_X50Y121        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.894     0.894    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/clk
    SLICE_X50Y121        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[114]/C
                         clock pessimism             -0.009     0.885    
    SLICE_X50Y121        FDCE (Hold_fdce_C_D)         0.120     1.005    design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][40]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.611%)  route 0.222ns (54.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.635     0.635    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X52Y102        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.141     0.776 r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][40]/Q
                         net (fo=1, routed)           0.222     0.998    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4]_0[40]
    SLICE_X47Y103        LUT2 (Prop_lut2_I1_O)        0.045     1.043 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp[40]_i_1/O
                         net (fo=1, routed)           0.000     1.043    design_ascon_i/ascon_core_0/inst/ks_inst/temp0[40]
    SLICE_X47Y103        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.910     0.910    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X47Y103        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[40]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X47Y103        FDCE (Hold_fdce_C_D)         0.092     0.993    design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[106]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[98]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.862%)  route 0.220ns (54.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.634     0.634    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X45Y113        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y113        FDCE (Prop_fdce_C_Q)         0.141     0.775 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[106]/Q
                         net (fo=2, routed)           0.220     0.995    design_ascon_i/ascon_core_0/inst/ks_inst/key_schedule_state[106]
    SLICE_X51Y113        LUT2 (Prop_lut2_I0_O)        0.045     1.040 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp[98]_i_1/O
                         net (fo=1, routed)           0.000     1.040    design_ascon_i/ascon_core_0/inst/ks_inst/temp0[98]
    SLICE_X51Y113        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.901     0.901    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X51Y113        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[98]/C
                         clock pessimism             -0.009     0.892    
    SLICE_X51Y113        FDCE (Hold_fdce_C_D)         0.092     0.984    design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[98]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.430%)  route 0.233ns (55.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.634     0.634    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X52Y106        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDCE (Prop_fdce_C_Q)         0.141     0.775 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[54]/Q
                         net (fo=3, routed)           0.233     1.008    design_ascon_i/ascon_core_0/inst/ks_inst/key_schedule_state[54]
    SLICE_X47Y104        LUT2 (Prop_lut2_I0_O)        0.045     1.053 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp[46]_i_1/O
                         net (fo=1, routed)           0.000     1.053    design_ascon_i/ascon_core_0/inst/ks_inst/temp0[46]
    SLICE_X47Y104        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.910     0.910    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X47Y104        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[46]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X47Y104        FDCE (Hold_fdce_C_D)         0.092     0.993    design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.230%)  route 0.235ns (55.770%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.632     0.632    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X52Y111        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDCE (Prop_fdce_C_Q)         0.141     0.773 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[71]/Q
                         net (fo=2, routed)           0.235     1.008    design_ascon_i/ascon_core_0/inst/ks_inst/key_schedule_state[71]
    SLICE_X48Y109        LUT2 (Prop_lut2_I0_O)        0.045     1.053 r  design_ascon_i/ascon_core_0/inst/ks_inst/temp[63]_i_1/O
                         net (fo=1, routed)           0.000     1.053    design_ascon_i/ascon_core_0/inst/ks_inst/temp0[63]
    SLICE_X48Y109        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.909     0.909    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X48Y109        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[63]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X48Y109        FDCE (Hold_fdce_C_D)         0.092     0.992    design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_ascon_i/ascon_core_0/inst/clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X37Y135  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X52Y132  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[100]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X49Y127  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[101]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X49Y127  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[102]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X47Y128  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[103]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X52Y129  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[104]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X47Y130  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[105]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X46Y132  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[106]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X44Y136  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[107]/C
Min Period        n/a     FDCE/C      n/a            1.000         5.000       4.000      SLICE_X47Y133  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[108]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y91   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y91   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y107  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y107  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y105  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y105  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y109  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y109  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y109  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y109  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y91   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y91   design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][0]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y107  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y107  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y105  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y105  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][101]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y109  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y109  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][102]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y109  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         2.500       1.520      SLICE_X46Y109  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][103]_srl3_ks_inst_round_key_reg_c_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.981ns  (required time - arrival time)
  Source:                 design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 1.306ns (14.743%)  route 7.553ns (85.257%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X41Y98         FDRE                                         r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=108, routed)         2.395     5.797    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X45Y102        LUT4 (Prop_lut4_I0_O)        0.152     5.949 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=11, routed)          1.638     7.587    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.326     7.913 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.003     8.916    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X42Y99         LUT5 (Prop_lut5_I4_O)        0.124     9.040 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.948     9.988    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X30Y105        LUT6 (Prop_lut6_I1_O)        0.124    10.112 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.755    10.867    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X29Y102        LUT5 (Prop_lut5_I1_O)        0.124    10.991 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.814    11.805    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.562    22.742    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.229    22.971    
                         clock uncertainty           -0.302    22.669    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    21.786    design_ascon_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         21.786    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  9.981    

Slack (MET) :             10.269ns  (required time - arrival time)
  Source:                 design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 1.594ns (17.396%)  route 7.569ns (82.604%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 22.834 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X40Y99         FDRE                                         r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=108, routed)         2.104     5.469    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[3]
    SLICE_X60Y100        LUT4 (Prop_lut4_I1_O)        0.325     5.794 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=24, routed)          1.340     7.134    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.326     7.460 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.915     8.376    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X40Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.500 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.088     9.588    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X30Y102        LUT6 (Prop_lut6_I2_O)        0.124     9.712 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.583    10.295    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X31Y101        LUT5 (Prop_lut5_I4_O)        0.124    10.419 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.026    11.445    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X33Y101        LUT4 (Prop_lut4_I0_O)        0.152    11.597 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.512    12.109    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X35Y100        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.655    22.834    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X35Y100        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.129    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X35Y100        FDRE (Setup_fdre_C_D)       -0.283    22.378    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         22.378    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                 10.269    

Slack (MET) :             10.312ns  (required time - arrival time)
  Source:                 design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 1.658ns (17.402%)  route 7.870ns (82.598%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X41Y98         FDRE                                         r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=108, routed)         2.395     5.797    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X45Y102        LUT4 (Prop_lut4_I0_O)        0.152     5.949 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=11, routed)          1.638     7.587    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.326     7.913 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.003     8.916    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X42Y99         LUT5 (Prop_lut5_I4_O)        0.124     9.040 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.948     9.988    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X30Y105        LUT6 (Prop_lut6_I1_O)        0.124    10.112 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.846    10.958    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X29Y102        LUT5 (Prop_lut5_I3_O)        0.150    11.108 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           1.040    12.148    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d0[0]
    SLICE_X30Y104        LUT6 (Prop_lut6_I4_O)        0.326    12.474 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000    12.474    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X30Y104        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.699    22.878    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y104        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X30Y104        FDRE (Setup_fdre_C_D)        0.081    22.786    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         22.786    
                         arrival time                         -12.474    
  -------------------------------------------------------------------
                         slack                                 10.312    

Slack (MET) :             10.358ns  (required time - arrival time)
  Source:                 design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 1.920ns (20.352%)  route 7.514ns (79.648%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 22.834 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X40Y99         FDRE                                         r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=108, routed)         2.104     5.469    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[3]
    SLICE_X60Y100        LUT4 (Prop_lut4_I1_O)        0.325     5.794 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=24, routed)          1.340     7.134    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.326     7.460 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.915     8.376    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X40Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.500 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.088     9.588    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X30Y102        LUT6 (Prop_lut6_I2_O)        0.124     9.712 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.583    10.295    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X31Y101        LUT5 (Prop_lut5_I4_O)        0.124    10.419 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.026    11.445    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X33Y101        LUT4 (Prop_lut4_I0_O)        0.152    11.597 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.457    12.054    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X34Y102        LUT6 (Prop_lut6_I4_O)        0.326    12.380 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    12.380    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X34Y102        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.655    22.834    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X34Y102        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.129    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X34Y102        FDRE (Setup_fdre_C_D)        0.077    22.738    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         22.738    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                 10.358    

Slack (MET) :             10.457ns  (required time - arrival time)
  Source:                 design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 1.920ns (20.560%)  route 7.419ns (79.440%))
  Logic Levels:           7  (LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 22.834 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X40Y99         FDRE                                         r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.419     3.365 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=108, routed)         2.104     5.469    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[3]
    SLICE_X60Y100        LUT4 (Prop_lut4_I1_O)        0.325     5.794 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=24, routed)          1.340     7.134    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I1_O)        0.326     7.460 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.915     8.376    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X40Y97         LUT5 (Prop_lut5_I4_O)        0.124     8.500 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.088     9.588    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X30Y102        LUT6 (Prop_lut6_I2_O)        0.124     9.712 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.583    10.295    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X31Y101        LUT5 (Prop_lut5_I4_O)        0.124    10.419 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.026    11.445    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X33Y101        LUT4 (Prop_lut4_I0_O)        0.152    11.597 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.362    11.959    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X34Y102        LUT4 (Prop_lut4_I2_O)        0.326    12.285 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    12.285    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X34Y102        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.655    22.834    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X34Y102        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.129    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X34Y102        FDRE (Setup_fdre_C_D)        0.081    22.742    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         22.742    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                 10.457    

Slack (MET) :             10.616ns  (required time - arrival time)
  Source:                 design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 1.658ns (18.073%)  route 7.516ns (81.927%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X41Y98         FDRE                                         r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=108, routed)         2.395     5.797    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X45Y102        LUT4 (Prop_lut4_I0_O)        0.152     5.949 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=11, routed)          1.638     7.587    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.326     7.913 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.003     8.916    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X42Y99         LUT5 (Prop_lut5_I4_O)        0.124     9.040 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.948     9.988    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X30Y105        LUT6 (Prop_lut6_I1_O)        0.124    10.112 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.846    10.958    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X29Y102        LUT5 (Prop_lut5_I3_O)        0.150    11.108 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           0.686    11.794    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[0]
    SLICE_X28Y103        LUT6 (Prop_lut6_I4_O)        0.326    12.120 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000    12.120    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1_n_0
    SLICE_X28Y103        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.699    22.878    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X28Y103        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X28Y103        FDRE (Setup_fdre_C_D)        0.031    22.736    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                 10.616    

Slack (MET) :             10.766ns  (required time - arrival time)
  Source:                 design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 1.658ns (18.374%)  route 7.366ns (81.626%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X41Y98         FDRE                                         r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=108, routed)         2.395     5.797    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X45Y102        LUT4 (Prop_lut4_I0_O)        0.152     5.949 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=11, routed)          1.638     7.587    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.326     7.913 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.003     8.916    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X42Y99         LUT5 (Prop_lut5_I4_O)        0.124     9.040 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.948     9.988    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X30Y105        LUT6 (Prop_lut6_I1_O)        0.124    10.112 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.846    10.958    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X29Y102        LUT5 (Prop_lut5_I3_O)        0.150    11.108 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           0.536    11.644    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[0]
    SLICE_X28Y103        LUT6 (Prop_lut6_I4_O)        0.326    11.970 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1/O
                         net (fo=1, routed)           0.000    11.970    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0
    SLICE_X28Y103        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.699    22.878    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X28Y103        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X28Y103        FDRE (Setup_fdre_C_D)        0.031    22.736    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                 10.766    

Slack (MET) :             10.806ns  (required time - arrival time)
  Source:                 design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 1.658ns (18.468%)  route 7.320ns (81.532%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 22.874 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X41Y98         FDRE                                         r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=108, routed)         2.395     5.797    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X45Y102        LUT4 (Prop_lut4_I0_O)        0.152     5.949 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=11, routed)          1.638     7.587    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.326     7.913 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.003     8.916    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X42Y99         LUT5 (Prop_lut5_I4_O)        0.124     9.040 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.948     9.988    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X30Y105        LUT6 (Prop_lut6_I1_O)        0.124    10.112 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.846    10.958    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X29Y102        LUT5 (Prop_lut5_I3_O)        0.150    11.108 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           0.490    11.598    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[0]
    SLICE_X27Y103        LUT6 (Prop_lut6_I4_O)        0.326    11.924 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000    11.924    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X27Y103        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.695    22.874    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X27Y103        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.129    23.003    
                         clock uncertainty           -0.302    22.701    
    SLICE_X27Y103        FDRE (Setup_fdre_C_D)        0.029    22.730    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         22.730    
                         arrival time                         -11.924    
  -------------------------------------------------------------------
                         slack                                 10.806    

Slack (MET) :             10.983ns  (required time - arrival time)
  Source:                 design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.805ns  (logic 1.658ns (18.831%)  route 7.147ns (81.169%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X41Y98         FDRE                                         r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=108, routed)         2.395     5.797    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X45Y102        LUT4 (Prop_lut4_I0_O)        0.152     5.949 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=11, routed)          1.638     7.587    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.326     7.913 f  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.003     8.916    design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X42Y99         LUT5 (Prop_lut5_I4_O)        0.124     9.040 r  design_ascon_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.948     9.988    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X30Y105        LUT6 (Prop_lut6_I1_O)        0.124    10.112 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.846    10.958    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X29Y102        LUT5 (Prop_lut5_I3_O)        0.150    11.108 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           0.317    11.425    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d0[0]
    SLICE_X29Y104        LUT6 (Prop_lut6_I3_O)        0.326    11.751 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    11.751    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1_n_0
    SLICE_X29Y104        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.699    22.878    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y104        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
                         clock pessimism              0.129    23.007    
                         clock uncertainty           -0.302    22.705    
    SLICE_X29Y104        FDRE (Setup_fdre_C_D)        0.029    22.734    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         22.734    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                 10.983    

Slack (MET) :             11.163ns  (required time - arrival time)
  Source:                 design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.254ns  (logic 2.725ns (33.013%)  route 5.529ns (66.987%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.892     3.186    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y100        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.456     3.642 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=33, routed)          1.159     4.801    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X31Y102        LUT2 (Prop_lut2_I1_O)        0.152     4.953 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           1.123     6.076    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y98         LUT6 (Prop_lut6_I0_O)        0.332     6.408 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.057     7.465    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y97         LUT3 (Prop_lut3_I2_O)        0.152     7.617 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.226     8.843    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X36Y94         LUT4 (Prop_lut4_I3_O)        0.326     9.169 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     9.169    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X36Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.702 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.702    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.142 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.964    11.106    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X38Y98         LUT3 (Prop_lut3_I0_O)        0.334    11.440 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000    11.440    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X38Y98         FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.480    22.659    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X38Y98         FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X38Y98         FDRE (Setup_fdre_C_D)        0.118    22.604    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         22.604    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                 11.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_0/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_key_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.193%)  route 0.201ns (58.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.554     0.890    design_ascon_i/axi_gpio_key_0/U0/s_axi_aclk
    SLICE_X49Y91         FDRE                                         r  design_ascon_i/axi_gpio_key_0/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_ascon_i/axi_gpio_key_0/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.201     1.232    design_ascon_i/axi_gpio_key_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X52Y92         FDRE                                         r  design_ascon_i/axi_gpio_key_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.819     1.185    design_ascon_i/axi_gpio_key_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y92         FDRE                                         r  design_ascon_i/axi_gpio_key_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.070     1.220    design_ascon_i/axi_gpio_key_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[2].reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.656%)  route 0.224ns (61.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.637     0.973    design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y105        FDRE                                         r  design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.224     1.338    design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/gpio_io_o[29]
    SLICE_X50Y103        FDRE                                         r  design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[2].reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.906     1.272    design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y103        FDRE                                         r  design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[2].reg1_reg[2]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.063     1.296    design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[2].reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[16].reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_key_3/U0/ip2bus_data_i_D1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.521%)  route 0.155ns (45.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.638     0.974    design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y100        FDRE                                         r  design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[16].reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[16].reg1_reg[16]/Q
                         net (fo=1, routed)           0.155     1.270    design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[16].reg1_reg
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.315 r  design_ascon_i/axi_gpio_key_3/U0/gpio_core_1/ip2bus_data_i_D1[16]_i_1/O
                         net (fo=1, routed)           0.000     1.315    design_ascon_i/axi_gpio_key_3/U0/ip2bus_data[16]
    SLICE_X50Y99         FDRE                                         r  design_ascon_i/axi_gpio_key_3/U0/ip2bus_data_i_D1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.821     1.187    design_ascon_i/axi_gpio_key_3/U0/s_axi_aclk
    SLICE_X50Y99         FDRE                                         r  design_ascon_i/axi_gpio_key_3/U0/ip2bus_data_i_D1_reg[16]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.120     1.272    design_ascon_i/axi_gpio_key_3/U0/ip2bus_data_i_D1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_3/U0/ip2bus_data_i_D1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_key_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.944%)  route 0.241ns (63.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.639     0.975    design_ascon_i/axi_gpio_key_3/U0/s_axi_aclk
    SLICE_X47Y102        FDRE                                         r  design_ascon_i/axi_gpio_key_3/U0/ip2bus_data_i_D1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_ascon_i/axi_gpio_key_3/U0/ip2bus_data_i_D1_reg[18]/Q
                         net (fo=1, routed)           0.241     1.357    design_ascon_i/axi_gpio_key_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[13]
    SLICE_X53Y102        FDRE                                         r  design_ascon_i/axi_gpio_key_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.907     1.273    design_ascon_i/axi_gpio_key_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y102        FDRE                                         r  design_ascon_i/axi_gpio_key_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X53Y102        FDRE (Hold_fdre_C_D)         0.070     1.304    design_ascon_i/axi_gpio_key_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_0/U0/ip2bus_data_i_D1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_key_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.711%)  route 0.223ns (61.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.554     0.890    design_ascon_i/axi_gpio_key_0/U0/s_axi_aclk
    SLICE_X49Y91         FDRE                                         r  design_ascon_i/axi_gpio_key_0/U0/ip2bus_data_i_D1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_ascon_i/axi_gpio_key_0/U0/ip2bus_data_i_D1_reg[14]/Q
                         net (fo=1, routed)           0.223     1.254    design_ascon_i/axi_gpio_key_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[17]
    SLICE_X52Y92         FDRE                                         r  design_ascon_i/axi_gpio_key_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.819     1.185    design_ascon_i/axi_gpio_key_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y92         FDRE                                         r  design_ascon_i/axi_gpio_key_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.047     1.197    design_ascon_i/axi_gpio_key_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.572     0.908    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.115     1.164    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y88         SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.841     1.207    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[26].reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_key_0/U0/ip2bus_data_i_D1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.227ns (55.139%)  route 0.185ns (44.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.554     0.890    design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y92         FDRE                                         r  design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[26].reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[26].reg1_reg[26]/Q
                         net (fo=1, routed)           0.185     1.202    design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[26].reg1_reg
    SLICE_X51Y91         LUT6 (Prop_lut6_I1_O)        0.099     1.301 r  design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/ip2bus_data_i_D1[26]_i_1/O
                         net (fo=1, routed)           0.000     1.301    design_ascon_i/axi_gpio_key_0/U0/ip2bus_data[26]
    SLICE_X51Y91         FDRE                                         r  design_ascon_i/axi_gpio_key_0/U0/ip2bus_data_i_D1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.819     1.185    design_ascon_i/axi_gpio_key_0/U0/s_axi_aclk
    SLICE_X51Y91         FDRE                                         r  design_ascon_i/axi_gpio_key_0/U0/ip2bus_data_i_D1_reg[26]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.092     1.242    design_ascon_i/axi_gpio_key_0/U0/ip2bus_data_i_D1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.585%)  route 0.261ns (61.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.641     0.977    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y101        FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.261     1.402    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y94         SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.825     1.191    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_1/U0/ip2bus_data_i_D1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_key_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.353%)  route 0.177ns (55.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.659     0.995    design_ascon_i/axi_gpio_key_1/U0/s_axi_aclk
    SLICE_X55Y101        FDRE                                         r  design_ascon_i/axi_gpio_key_1/U0/ip2bus_data_i_D1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_ascon_i/axi_gpio_key_1/U0/ip2bus_data_i_D1_reg[3]/Q
                         net (fo=1, routed)           0.177     1.313    design_ascon_i/axi_gpio_key_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[28]
    SLICE_X56Y99         FDRE                                         r  design_ascon_i/axi_gpio_key_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.848     1.214    design_ascon_i/axi_gpio_key_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X56Y99         FDRE                                         r  design_ascon_i/axi_gpio_key_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.070     1.249    design_ascon_i/axi_gpio_key_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[22].reg1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.044%)  route 0.328ns (69.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.555     0.891    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y93         FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.328     1.360    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/gpio_io_o[9]
    SLICE_X42Y101        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[22].reg1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.911     1.277    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[22].reg1_reg[22]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.052     1.294    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[22].reg1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X40Y124   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y126   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X40Y124   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X41Y124   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y126   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y126   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X41Y125   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X40Y124   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X41Y124   design_ascon_i/axi_gpio_ciphertext_0/U0/ip2bus_data_i_D1_reg[17]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y93    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y93    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y95    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y95    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y93    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y93    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y93    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y93    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y93    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y93    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y95    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y95    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y93    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y93    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y93    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y93    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk

Setup :          190  Failing Endpoints,  Worst Slack       -2.719ns,  Total Violation     -257.860ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.719ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[127]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 5.101ns (82.236%)  route 1.102ns (17.764%))
  Logic Levels:           34  (CARRY4=32 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     2.944    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.320     3.720    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.124     3.844 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     4.033    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.613 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.727    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.841 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.841    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.955 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.955    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.069 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.183 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     5.183    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.297 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.297    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.411 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.411    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.525 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.525    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.639 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.639    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.753    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.867 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.867    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.981    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.095 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.095    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.209    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.437    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.551 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     6.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     6.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     7.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.349    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.463    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.577    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     7.805    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.033 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/CO[3]
                         net (fo=1, routed)           0.009     8.042    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.264 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__30/O[0]
                         net (fo=3, routed)           0.584     8.848    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[124]
    SLICE_X46Y124        LUT3 (Prop_lut3_I0_O)        0.299     9.147 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[127]_i_1/O
                         net (fo=1, routed)           0.000     9.147    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[127]
    SLICE_X46Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.635     6.635    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[127]/C
                         clock pessimism              0.014     6.649    
                         clock uncertainty           -0.302     6.347    
    SLICE_X46Y124        FDCE (Setup_fdce_C_D)        0.081     6.428    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[127]
  -------------------------------------------------------------------
                         required time                          6.428    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                 -2.719    

Slack (VIOLATED) :        -2.700ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 5.101ns (83.156%)  route 1.033ns (16.844%))
  Logic Levels:           34  (CARRY4=32 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     2.944    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.320     3.720    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.124     3.844 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     4.033    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.613 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.727    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.841 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.841    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.955 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.955    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.069 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.183 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     5.183    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.297 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.297    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.411 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.411    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.525 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.525    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.639 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.639    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.753    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.867 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.867    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.981    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.095 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.095    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.209    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.437    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.551 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     6.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     6.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     7.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.349    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.463    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.577    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     7.805    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.033 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/CO[3]
                         net (fo=1, routed)           0.009     8.042    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.264 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__30/O[0]
                         net (fo=3, routed)           0.515     8.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[124]
    SLICE_X48Y124        LUT3 (Prop_lut3_I1_O)        0.299     9.078 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[31]_i_1/O
                         net (fo=1, routed)           0.000     9.078    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[31]
    SLICE_X48Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.634     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[31]/C
                         clock pessimism              0.014     6.648    
                         clock uncertainty           -0.302     6.346    
    SLICE_X48Y124        FDCE (Setup_fdce_C_D)        0.032     6.378    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[31]
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                 -2.700    

Slack (VIOLATED) :        -2.668ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 5.085ns (83.369%)  route 1.014ns (16.631%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     2.944    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.320     3.720    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.124     3.844 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     4.033    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.613 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.727    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.841 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.841    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.955 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.955    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.069 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.183 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     5.183    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.297 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.297    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.411 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.411    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.525 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.525    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.639 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.639    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.753    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.867 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.867    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.981    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.095 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.095    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.209    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.437    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.551 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     6.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     6.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     7.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.349    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.463    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.577    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     7.805    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.232 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[3]
                         net (fo=3, routed)           0.505     8.737    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[123]
    SLICE_X48Y125        LUT3 (Prop_lut3_I1_O)        0.306     9.043 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[30]_i_1/O
                         net (fo=1, routed)           0.000     9.043    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[30]
    SLICE_X48Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.634     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[30]/C
                         clock pessimism              0.014     6.648    
                         clock uncertainty           -0.302     6.346    
    SLICE_X48Y125        FDCE (Setup_fdce_C_D)        0.029     6.375    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[30]
  -------------------------------------------------------------------
                         required time                          6.375    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                 -2.668    

Slack (VIOLATED) :        -2.636ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[120]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 4.989ns (81.498%)  route 1.133ns (18.502%))
  Logic Levels:           32  (CARRY4=30 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     2.944    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.320     3.720    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.124     3.844 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     4.033    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.613 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.727    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.841 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.841    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.955 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.955    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.069 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.183 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     5.183    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.297 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.297    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.411 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.411    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.525 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.525    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.639 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.639    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.753    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.867 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.867    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.981    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.095 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.095    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.209    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.437    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.551 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     6.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     6.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     7.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.349    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.463    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.577    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     7.805    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.139 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/O[1]
                         net (fo=3, routed)           0.623     8.763    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[117]
    SLICE_X46Y123        LUT3 (Prop_lut3_I0_O)        0.303     9.066 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[120]_i_1/O
                         net (fo=1, routed)           0.000     9.066    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[120]
    SLICE_X46Y123        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.637     6.637    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y123        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[120]/C
                         clock pessimism              0.014     6.651    
                         clock uncertainty           -0.302     6.349    
    SLICE_X46Y123        FDCE (Setup_fdce_C_D)        0.081     6.430    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[120]
  -------------------------------------------------------------------
                         required time                          6.430    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 -2.636    

Slack (VIOLATED) :        -2.551ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 5.103ns (85.301%)  route 0.879ns (14.699%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     2.944    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.320     3.720    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.124     3.844 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     4.033    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.613 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.727    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.841 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.841    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.955 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.955    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.069 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.183 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     5.183    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.297 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.297    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.411 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.411    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.525 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.525    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.639 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.639    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.753    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.867 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.867    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.981    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.095 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.095    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.209    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.437    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.551 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     6.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     6.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     7.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.349    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.463    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.577    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     7.805    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.253 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[1]
                         net (fo=3, routed)           0.370     8.623    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[121]
    SLICE_X48Y124        LUT3 (Prop_lut3_I0_O)        0.303     8.926 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[124]_i_1/O
                         net (fo=1, routed)           0.000     8.926    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[124]
    SLICE_X48Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.634     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]/C
                         clock pessimism              0.014     6.648    
                         clock uncertainty           -0.302     6.346    
    SLICE_X48Y124        FDCE (Setup_fdce_C_D)        0.029     6.375    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]
  -------------------------------------------------------------------
                         required time                          6.375    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                 -2.551    

Slack (VIOLATED) :        -2.548ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 5.101ns (85.280%)  route 0.881ns (14.720%))
  Logic Levels:           34  (CARRY4=32 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     2.944    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.320     3.720    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.124     3.844 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     4.033    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.613 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.727    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.841 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.841    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.955 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.955    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.069 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.183 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     5.183    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.297 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.297    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.411 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.411    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.525 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.525    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.639 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.639    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.753    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.867 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.867    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.981    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.095 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.095    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.209    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.437    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.551 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     6.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     6.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     7.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.349    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.463    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.577    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     7.805    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.033 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/CO[3]
                         net (fo=1, routed)           0.009     8.042    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.264 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__30/O[0]
                         net (fo=3, routed)           0.362     8.626    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[124]
    SLICE_X48Y124        LUT3 (Prop_lut3_I2_O)        0.299     8.925 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[95]_i_1/O
                         net (fo=1, routed)           0.000     8.925    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[95]
    SLICE_X48Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.634     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]/C
                         clock pessimism              0.014     6.648    
                         clock uncertainty           -0.302     6.346    
    SLICE_X48Y124        FDCE (Setup_fdce_C_D)        0.031     6.377    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[95]
  -------------------------------------------------------------------
                         required time                          6.377    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                 -2.548    

Slack (VIOLATED) :        -2.536ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 5.103ns (85.475%)  route 0.867ns (14.525%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     2.944    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.320     3.720    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.124     3.844 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     4.033    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.613 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.727    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.841 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.841    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.955 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.955    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.069 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.183 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     5.183    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.297 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.297    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.411 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.411    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.525 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.525    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.639 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.639    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.753    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.867 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.867    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.981    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.095 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.095    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.209    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.437    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.551 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     6.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     6.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     7.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.349    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.463    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.577    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     7.805    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.253 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[1]
                         net (fo=3, routed)           0.358     8.611    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[121]
    SLICE_X48Y125        LUT3 (Prop_lut3_I1_O)        0.303     8.914 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[28]_i_1/O
                         net (fo=1, routed)           0.000     8.914    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[28]
    SLICE_X48Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.634     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[28]/C
                         clock pessimism              0.014     6.648    
                         clock uncertainty           -0.302     6.346    
    SLICE_X48Y125        FDCE (Setup_fdce_C_D)        0.032     6.378    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[28]
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                 -2.536    

Slack (VIOLATED) :        -2.534ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 5.103ns (85.518%)  route 0.864ns (14.482%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     2.944    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.320     3.720    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.124     3.844 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     4.033    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.613 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.727    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.841 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.841    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.955 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.955    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.069 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.183 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     5.183    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.297 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.297    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.411 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.411    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.525 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.525    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.639 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.639    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.753    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.867 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.867    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.981    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.095 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.095    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.209    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.437    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.551 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     6.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     6.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     7.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.349    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.463    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.577    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     7.805    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.253 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[1]
                         net (fo=3, routed)           0.355     8.608    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[121]
    SLICE_X48Y125        LUT3 (Prop_lut3_I2_O)        0.303     8.911 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[92]_i_1/O
                         net (fo=1, routed)           0.000     8.911    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[92]
    SLICE_X48Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.634     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[92]/C
                         clock pessimism              0.014     6.648    
                         clock uncertainty           -0.302     6.346    
    SLICE_X48Y125        FDCE (Setup_fdce_C_D)        0.031     6.377    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[92]
  -------------------------------------------------------------------
                         required time                          6.377    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                 -2.534    

Slack (VIOLATED) :        -2.531ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 5.007ns (83.940%)  route 0.958ns (16.060%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     2.944    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.320     3.720    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.124     3.844 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     4.033    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.613 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.727    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.841 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.841    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.955 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.955    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.069 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.183 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     5.183    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.297 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.297    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.411 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.411    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.525 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.525    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.639 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.639    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.753    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.867 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.867    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.981    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.095 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.095    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.209    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.437    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.551 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     6.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     6.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     7.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.349    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.463    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.577    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     7.805    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.158 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[2]
                         net (fo=3, routed)           0.449     8.607    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[122]
    SLICE_X45Y124        LUT3 (Prop_lut3_I0_O)        0.302     8.909 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[125]_i_1/O
                         net (fo=1, routed)           0.000     8.909    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[125]
    SLICE_X45Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.635     6.635    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X45Y124        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[125]/C
                         clock pessimism              0.014     6.649    
                         clock uncertainty           -0.302     6.347    
    SLICE_X45Y124        FDCE (Setup_fdce_C_D)        0.031     6.378    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[125]
  -------------------------------------------------------------------
                         required time                          6.378    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                 -2.531    

Slack (VIOLATED) :        -2.524ns  (required time - arrival time)
  Source:                 design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[94]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 5.085ns (85.368%)  route 0.872ns (14.632%))
  Logic Levels:           33  (CARRY4=31 LUT2=1 LUT3=1)
  Clock Path Skew:        -1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.650     2.944    design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=5, routed)           0.320     3.720    design_ascon_i/ascon_core_0/inst/ks_inst/plaintext[0]
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.124     3.844 r  design_ascon_i/ascon_core_0/inst/ks_inst/state_out0_carry_i_1__9/O
                         net (fo=1, routed)           0.189     4.033    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/round_state[0][0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.613 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.613    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.727 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.727    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.841 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.841    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.955 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.955    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.069 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.069    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.183 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     5.183    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.297 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.297    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.411 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     5.411    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.525 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     5.525    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.639 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.639    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.753 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.753    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.867 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.867    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.981 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.981    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.095 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.095    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.209    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.323 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     6.323    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.437 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15/CO[3]
                         net (fo=1, routed)           0.000     6.437    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.551 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16/CO[3]
                         net (fo=1, routed)           0.000     6.551    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.665 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17/CO[3]
                         net (fo=1, routed)           0.000     6.665    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18/CO[3]
                         net (fo=1, routed)           0.000     6.779    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19/CO[3]
                         net (fo=1, routed)           0.000     6.893    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0
    SLICE_X49Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20/CO[3]
                         net (fo=1, routed)           0.000     7.007    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0
    SLICE_X49Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21/CO[3]
                         net (fo=1, routed)           0.000     7.121    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0
    SLICE_X49Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22/CO[3]
                         net (fo=1, routed)           0.000     7.235    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23/CO[3]
                         net (fo=1, routed)           0.000     7.349    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24/CO[3]
                         net (fo=1, routed)           0.000     7.463    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25/CO[3]
                         net (fo=1, routed)           0.000     7.577    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26/CO[3]
                         net (fo=1, routed)           0.000     7.691    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27/CO[3]
                         net (fo=1, routed)           0.000     7.805    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.919 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28/CO[3]
                         net (fo=1, routed)           0.000     7.919    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.232 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29/O[3]
                         net (fo=3, routed)           0.362     8.595    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/add_const_state_0[123]
    SLICE_X48Y125        LUT3 (Prop_lut3_I2_O)        0.306     8.901 r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out[94]_i_1/O
                         net (fo=1, routed)           0.000     8.901    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_state[94]
    SLICE_X48Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.634     6.634    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X48Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[94]/C
                         clock pessimism              0.014     6.648    
                         clock uncertainty           -0.302     6.346    
    SLICE_X48Y125        FDCE (Setup_fdce_C_D)        0.031     6.377    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[94]
  -------------------------------------------------------------------
                         required time                          6.377    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                 -2.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][89]_srl3_ks_inst_round_key_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.657     0.993    design_ascon_i/axi_gpio_key_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y110        FDRE                                         r  design_ascon_i/axi_gpio_key_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  design_ascon_i/axi_gpio_key_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.068     1.202    design_ascon_i/ascon_core_0/inst/ks_inst/key[89]
    SLICE_X58Y110        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][89]_srl3_ks_inst_round_key_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.931     0.931    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X58Y110        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][89]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.261     0.670    
                         clock uncertainty            0.302     0.972    
    SLICE_X58Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.155    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][89]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][9]_srl3_ks_inst_round_key_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.551     0.887    design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y92         FDRE                                         r  design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_ascon_i/axi_gpio_key_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.068     1.096    design_ascon_i/ascon_core_0/inst/ks_inst/key[9]
    SLICE_X50Y92         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][9]_srl3_ks_inst_round_key_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.819     0.819    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X50Y92         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][9]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.255     0.564    
                         clock uncertainty            0.302     0.866    
    SLICE_X50Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.049    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][9]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][43]_srl3_ks_inst_round_key_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.284%)  route 0.156ns (48.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.659     0.995    design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y101        FDRE                                         r  design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.156     1.315    design_ascon_i/ascon_core_0/inst/ks_inst/key[43]
    SLICE_X54Y99         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][43]_srl3_ks_inst_round_key_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.846     0.846    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X54Y99         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][43]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.005     0.841    
                         clock uncertainty            0.302     1.143    
    SLICE_X54Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.258    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][43]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][95]_srl3_ks_inst_round_key_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.659     0.995    design_ascon_i/axi_gpio_key_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y110        FDRE                                         r  design_ascon_i/axi_gpio_key_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y110        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_ascon_i/axi_gpio_key_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.119     1.255    design_ascon_i/ascon_core_0/inst/ks_inst/key[95]
    SLICE_X62Y110        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][95]_srl3_ks_inst_round_key_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.932     0.932    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X62Y110        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][95]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.238     0.694    
                         clock uncertainty            0.302     0.996    
    SLICE_X62Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.179    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][95]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][88]_srl3_ks_inst_round_key_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.599%)  route 0.132ns (48.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.658     0.994    design_ascon_i/axi_gpio_key_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y109        FDRE                                         r  design_ascon_i/axi_gpio_key_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_ascon_i/axi_gpio_key_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.132     1.267    design_ascon_i/ascon_core_0/inst/ks_inst/key[88]
    SLICE_X54Y109        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][88]_srl3_ks_inst_round_key_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.930     0.930    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X54Y109        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][88]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.238     0.692    
                         clock uncertainty            0.302     0.994    
    SLICE_X54Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.177    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][88]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][34]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.875%)  route 0.252ns (64.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.553     0.889    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y99         FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_11/Q
                         net (fo=54, routed)          0.252     1.282    design_ascon_i/ascon_core_0/inst/ks_inst/gpio_io_o[0]_repN_11_alias
    SLICE_X50Y100        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.907     0.907    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X50Y100        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][34]/C
                         clock pessimism             -0.005     0.902    
                         clock uncertainty            0.302     1.204    
    SLICE_X50Y100        FDCE (Hold_fdce_C_CE)       -0.016     1.188    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][34]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][35]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.875%)  route 0.252ns (64.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.553     0.889    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y99         FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_11/Q
                         net (fo=54, routed)          0.252     1.282    design_ascon_i/ascon_core_0/inst/ks_inst/gpio_io_o[0]_repN_11_alias
    SLICE_X50Y100        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.907     0.907    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X50Y100        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][35]/C
                         clock pessimism             -0.005     0.902    
                         clock uncertainty            0.302     1.204    
    SLICE_X50Y100        FDCE (Hold_fdce_C_CE)       -0.016     1.188    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][35]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][46]_srl3_ks_inst_round_key_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.345%)  route 0.190ns (53.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.659     0.995    design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y101        FDRE                                         r  design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.190     1.349    design_ascon_i/ascon_core_0/inst/ks_inst/key[46]
    SLICE_X54Y99         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][46]_srl3_ks_inst_round_key_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.846     0.846    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X54Y99         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][46]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.005     0.841    
                         clock uncertainty            0.302     1.143    
    SLICE_X54Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.252    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][46]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][32]_srl3_ks_inst_round_key_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.644%)  route 0.163ns (52.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.659     0.995    design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y101        FDRE                                         r  design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.148     1.143 r  design_ascon_i/axi_gpio_key_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           0.163     1.306    design_ascon_i/ascon_core_0/inst/ks_inst/key[32]
    SLICE_X54Y99         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][32]_srl3_ks_inst_round_key_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.846     0.846    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X54Y99         SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][32]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.005     0.841    
                         clock uncertainty            0.302     1.143    
    SLICE_X54Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.207    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][32]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1/CE
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.635%)  route 0.221ns (57.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.633     0.969    design_ascon_i/axi_gpio_enable/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y108        FDRE                                         r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  design_ascon_i/axi_gpio_enable/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_replica_12/Q
                         net (fo=155, routed)         0.221     1.354    design_ascon_i/ascon_core_0/inst/ks_inst/gpio_io_o[0]_repN_12_alias
    SLICE_X46Y107        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.909     0.909    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X46Y107        SRL16E                                       r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1/CLK
                         clock pessimism             -0.009     0.900    
                         clock uncertainty            0.302     1.202    
    SLICE_X46Y107        SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     1.249    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[2][100]_srl3_ks_inst_round_key_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[85]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.518ns (25.043%)  route 1.550ns (74.957%))
  Logic Levels:           0  
  Clock Path Skew:        -1.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 6.626 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y99         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=134, routed)         1.550     5.014    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X50Y122        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[85]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.626     6.626    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X50Y122        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[85]/C
                         clock pessimism              0.014     6.640    
                         clock uncertainty           -0.302     6.338    
    SLICE_X50Y122        FDCE (Recov_fdce_C_CLR)     -0.319     6.019    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[85]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[111]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.518ns (25.193%)  route 1.538ns (74.807%))
  Logic Levels:           0  
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 6.640 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y99         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=134, routed)         1.538     5.002    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X46Y121        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[111]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.640     6.640    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y121        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[111]/C
                         clock pessimism              0.014     6.654    
                         clock uncertainty           -0.302     6.352    
    SLICE_X46Y121        FDCE (Recov_fdce_C_CLR)     -0.319     6.033    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[111]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[113]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.518ns (25.193%)  route 1.538ns (74.807%))
  Logic Levels:           0  
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 6.640 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y99         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=134, routed)         1.538     5.002    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X46Y121        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[113]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.640     6.640    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y121        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[113]/C
                         clock pessimism              0.014     6.654    
                         clock uncertainty           -0.302     6.352    
    SLICE_X46Y121        FDCE (Recov_fdce_C_CLR)     -0.319     6.033    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[113]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[81]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.518ns (25.193%)  route 1.538ns (74.807%))
  Logic Levels:           0  
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 6.640 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y99         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=134, routed)         1.538     5.002    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X46Y121        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[81]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.640     6.640    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y121        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[81]/C
                         clock pessimism              0.014     6.654    
                         clock uncertainty           -0.302     6.352    
    SLICE_X46Y121        FDCE (Recov_fdce_C_CLR)     -0.319     6.033    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[81]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[82]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.518ns (25.193%)  route 1.538ns (74.807%))
  Logic Levels:           0  
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 6.640 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y99         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=134, routed)         1.538     5.002    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X46Y121        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[82]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.640     6.640    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y121        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[82]/C
                         clock pessimism              0.014     6.654    
                         clock uncertainty           -0.302     6.352    
    SLICE_X46Y121        FDCE (Recov_fdce_C_CLR)     -0.319     6.033    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[82]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[125]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.518ns (26.104%)  route 1.466ns (73.896%))
  Logic Levels:           0  
  Clock Path Skew:        -1.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 6.647 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y99         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=134, routed)         1.466     4.930    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X46Y114        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.647     6.647    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X46Y114        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[125]/C
                         clock pessimism              0.014     6.661    
                         clock uncertainty           -0.302     6.359    
    SLICE_X46Y114        FDCE (Recov_fdce_C_CLR)     -0.361     5.998    design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[125]
  -------------------------------------------------------------------
                         required time                          5.998    
                         arrival time                          -4.930    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[105]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.518ns (25.724%)  route 1.496ns (74.276%))
  Logic Levels:           0  
  Clock Path Skew:        -1.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y99         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=134, routed)         1.496     4.960    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X46Y120        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[105]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.641     6.641    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y120        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[105]/C
                         clock pessimism              0.014     6.655    
                         clock uncertainty           -0.302     6.353    
    SLICE_X46Y120        FDCE (Recov_fdce_C_CLR)     -0.319     6.034    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[105]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.518ns (25.724%)  route 1.496ns (74.276%))
  Logic Levels:           0  
  Clock Path Skew:        -1.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y99         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=134, routed)         1.496     4.960    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X46Y120        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.641     6.641    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y120        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[10]/C
                         clock pessimism              0.014     6.655    
                         clock uncertainty           -0.302     6.353    
    SLICE_X46Y120        FDCE (Recov_fdce_C_CLR)     -0.319     6.034    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.518ns (25.724%)  route 1.496ns (74.276%))
  Logic Levels:           0  
  Clock Path Skew:        -1.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y99         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=134, routed)         1.496     4.960    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X46Y120        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.641     6.641    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y120        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[17]/C
                         clock pessimism              0.014     6.655    
                         clock uncertainty           -0.302     6.353    
    SLICE_X46Y120        FDCE (Recov_fdce_C_CLR)     -0.319     6.034    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[17]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[73]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.518ns (25.724%)  route 1.496ns (74.276%))
  Logic Levels:           0  
  Clock Path Skew:        -1.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.652     2.946    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y99         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=134, routed)         1.496     4.960    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X46Y120        FDCE                                         f  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.641     6.641    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/clk
    SLICE_X46Y120        FDCE                                         r  design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[73]/C
                         clock pessimism              0.014     6.655    
                         clock uncertainty           -0.302     6.353    
    SLICE_X46Y120        FDCE (Recov_fdce_C_CLR)     -0.319     6.034    design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[73]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  1.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][46]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.944%)  route 0.262ns (65.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.553     0.889    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y98         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/Q
                         net (fo=54, routed)          0.262     1.292    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_11_alias
    SLICE_X53Y101        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.907     0.907    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X53Y101        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][46]/C
                         clock pessimism             -0.005     0.902    
                         clock uncertainty            0.302     1.204    
    SLICE_X53Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.112    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][46]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][47]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.944%)  route 0.262ns (65.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.553     0.889    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y98         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/Q
                         net (fo=54, routed)          0.262     1.292    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_11_alias
    SLICE_X53Y101        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.907     0.907    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X53Y101        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][47]/C
                         clock pessimism             -0.005     0.902    
                         clock uncertainty            0.302     1.204    
    SLICE_X53Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.112    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][47]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[22]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.026%)  route 0.220ns (60.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.553     0.889    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y98         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/Q
                         net (fo=54, routed)          0.220     1.250    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_11_alias
    SLICE_X46Y98         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.825     0.825    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X46Y98         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[22]/C
                         clock pessimism             -0.005     0.820    
                         clock uncertainty            0.302     1.122    
    SLICE_X46Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.055    design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][34]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.166%)  route 0.326ns (69.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.553     0.889    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y98         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/Q
                         net (fo=54, routed)          0.326     1.356    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_11_alias
    SLICE_X50Y100        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.907     0.907    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X50Y100        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][34]/C
                         clock pessimism             -0.005     0.902    
                         clock uncertainty            0.302     1.204    
    SLICE_X50Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.137    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][34]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][35]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.166%)  route 0.326ns (69.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.553     0.889    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y98         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/Q
                         net (fo=54, routed)          0.326     1.356    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_11_alias
    SLICE_X50Y100        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.907     0.907    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X50Y100        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][35]/C
                         clock pessimism             -0.005     0.902    
                         clock uncertainty            0.302     1.204    
    SLICE_X50Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.137    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][35]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[43]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.949%)  route 0.315ns (69.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.553     0.889    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y98         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/Q
                         net (fo=54, routed)          0.315     1.344    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_11_alias
    SLICE_X47Y104        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.910     0.910    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X47Y104        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[43]/C
                         clock pessimism             -0.005     0.905    
                         clock uncertainty            0.302     1.207    
    SLICE_X47Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.115    design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[44]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.949%)  route 0.315ns (69.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.553     0.889    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y98         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/Q
                         net (fo=54, routed)          0.315     1.344    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_11_alias
    SLICE_X47Y104        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.910     0.910    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X47Y104        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[44]/C
                         clock pessimism             -0.005     0.905    
                         clock uncertainty            0.302     1.207    
    SLICE_X47Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.115    design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[45]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.949%)  route 0.315ns (69.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.553     0.889    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y98         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/Q
                         net (fo=54, routed)          0.315     1.344    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_11_alias
    SLICE_X47Y104        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.910     0.910    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X47Y104        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[45]/C
                         clock pessimism             -0.005     0.905    
                         clock uncertainty            0.302     1.207    
    SLICE_X47Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.115    design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[46]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.949%)  route 0.315ns (69.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.553     0.889    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X52Y98         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_11/Q
                         net (fo=54, routed)          0.315     1.344    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_11_alias
    SLICE_X47Y104        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.910     0.910    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X47Y104        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[46]/C
                         clock pessimism             -0.005     0.905    
                         clock uncertainty            0.302     1.207    
    SLICE_X47Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.115    design_ascon_i/ascon_core_0/inst/ks_inst/temp_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][28]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.633%)  route 0.324ns (66.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.557     0.893    design_ascon_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y99         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_ascon_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=134, routed)         0.324     1.380    design_ascon_i/ascon_core_0/inst/ks_inst/peripheral_aresetn[0]_repN_10_alias
    SLICE_X46Y100        FDCE                                         f  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.911     0.911    design_ascon_i/ascon_core_0/inst/ks_inst/clk
    SLICE_X46Y100        FDCE                                         r  design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][28]/C
                         clock pessimism             -0.005     0.906    
                         clock uncertainty            0.302     1.208    
    SLICE_X46Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.141    design_ascon_i/ascon_core_0/inst/ks_inst/round_key_reg[4][28]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.239    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.200ns  (logic 0.124ns (5.637%)  route 2.076ns (94.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.571     1.571    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X46Y73         LUT1 (Prop_lut1_I0_O)        0.124     1.695 r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.505     2.200    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X47Y72         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.464     2.643    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.045ns (4.991%)  route 0.857ns (95.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.677     0.677    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X46Y73         LUT1 (Prop_lut1_I0_O)        0.045     0.722 r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.180     0.902    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X47Y72         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.811     1.177    design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  design_ascon_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  clk_fpga_0

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.464ns  (logic 0.518ns (35.389%)  route 0.946ns (64.611%))
  Logic Levels:           0  
  Clock Path Skew:        1.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.844     1.844    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X34Y143        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y143        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[61]/Q
                         net (fo=1, routed)           0.946     3.308    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[29]
    SLICE_X30Y133        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.692     2.871    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y133        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.402ns  (logic 0.518ns (36.938%)  route 0.884ns (63.062%))
  Logic Levels:           0  
  Clock Path Skew:        1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.844     1.844    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X34Y143        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y143        FDCE (Prop_fdce_C_Q)         0.518     2.362 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[63]/Q
                         net (fo=1, routed)           0.884     3.246    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[31]
    SLICE_X26Y139        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.693     2.872    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y139        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.410ns  (logic 0.518ns (36.741%)  route 0.892ns (63.259%))
  Logic Levels:           0  
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.835     1.835    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X42Y133        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.518     2.353 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[9]/Q
                         net (fo=1, routed)           0.892     3.245    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X31Y131        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.689     2.868    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y131        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.396ns  (logic 0.518ns (37.093%)  route 0.878ns (62.907%))
  Logic Levels:           0  
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.839     1.839    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X36Y136        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y136        FDCE (Prop_fdce_C_Q)         0.518     2.357 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[47]/Q
                         net (fo=1, routed)           0.878     3.235    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X26Y134        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.689     2.868    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y134        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.394ns  (logic 0.518ns (37.171%)  route 0.876ns (62.829%))
  Logic Levels:           0  
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.841     1.841    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X36Y138        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y138        FDCE (Prop_fdce_C_Q)         0.518     2.359 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[54]/Q
                         net (fo=1, routed)           0.876     3.235    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[22]
    SLICE_X26Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.691     2.870    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y137        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.395ns  (logic 0.518ns (37.134%)  route 0.877ns (62.866%))
  Logic Levels:           0  
  Clock Path Skew:        1.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.837     1.837    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X36Y134        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y134        FDCE (Prop_fdce_C_Q)         0.518     2.355 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[42]/Q
                         net (fo=1, routed)           0.877     3.232    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X30Y132        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.691     2.870    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y132        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.376ns  (logic 0.456ns (33.151%)  route 0.920ns (66.849%))
  Logic Levels:           0  
  Clock Path Skew:        1.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.844     1.844    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X35Y143        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y143        FDCE (Prop_fdce_C_Q)         0.456     2.300 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[30]/Q
                         net (fo=1, routed)           0.920     3.220    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[30]
    SLICE_X31Y133        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.692     2.871    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y133        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.381ns  (logic 0.518ns (37.510%)  route 0.863ns (62.490%))
  Logic Levels:           0  
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.835     1.835    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X42Y133        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDCE (Prop_fdce_C_Q)         0.518     2.353 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[36]/Q
                         net (fo=1, routed)           0.863     3.216    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X31Y132        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.691     2.870    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y132        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.377ns  (logic 0.456ns (33.123%)  route 0.921ns (66.877%))
  Logic Levels:           0  
  Clock Path Skew:        1.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.837     1.837    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X37Y134        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDCE (Prop_fdce_C_Q)         0.456     2.293 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[15]/Q
                         net (fo=1, routed)           0.921     3.214    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X29Y131        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.689     2.868    design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y131        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.368ns  (logic 0.456ns (33.343%)  route 0.912ns (66.657%))
  Logic Levels:           0  
  Clock Path Skew:        1.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.830     1.830    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X44Y129        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y129        FDCE (Prop_fdce_C_Q)         0.456     2.286 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[37]/Q
                         net (fo=1, routed)           0.912     3.198    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X31Y130        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.688     2.867    design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y130        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.125%)  route 0.104ns (44.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.635     0.635    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X43Y137        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDCE (Prop_fdce_C_Q)         0.128     0.763 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[80]/Q
                         net (fo=1, routed)           0.104     0.867    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[16]
    SLICE_X40Y136        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.905     1.271    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y136        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.132%)  route 0.102ns (41.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.628     0.628    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X47Y128        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141     0.769 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[71]/Q
                         net (fo=1, routed)           0.102     0.871    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X44Y128        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.898     1.264    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y128        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[103]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.628     0.628    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X47Y128        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDCE (Prop_fdce_C_Q)         0.141     0.769 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[103]/Q
                         net (fo=1, routed)           0.107     0.876    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X47Y127        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.897     1.263    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y127        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[70]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.715%)  route 0.117ns (45.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.624     0.624    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X49Y125        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y125        FDCE (Prop_fdce_C_Q)         0.141     0.765 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[70]/Q
                         net (fo=1, routed)           0.117     0.882    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X46Y125        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.894     1.260    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y125        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[106]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.148ns (58.498%)  route 0.105ns (41.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.632     0.632    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X46Y132        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y132        FDCE (Prop_fdce_C_Q)         0.148     0.780 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[106]/Q
                         net (fo=1, routed)           0.105     0.885    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X44Y132        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.902     1.268    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y132        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[97]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.631     0.631    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X47Y131        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDCE (Prop_fdce_C_Q)         0.141     0.772 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[97]/Q
                         net (fo=1, routed)           0.114     0.886    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X46Y130        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.900     1.266    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y130        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[87]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.390%)  route 0.118ns (45.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.637     0.637    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X40Y141        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y141        FDCE (Prop_fdce_C_Q)         0.141     0.778 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[87]/Q
                         net (fo=1, routed)           0.118     0.896    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[23]
    SLICE_X36Y141        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.909     1.275    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y141        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.307%)  route 0.151ns (51.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.625     0.625    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X52Y129        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDCE (Prop_fdce_C_Q)         0.141     0.766 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[104]/Q
                         net (fo=1, routed)           0.151     0.917    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X51Y130        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.896     1.262    design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X51Y130        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[72]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.781%)  route 0.148ns (51.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.632     0.632    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X47Y132        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y132        FDCE (Prop_fdce_C_Q)         0.141     0.773 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[72]/Q
                         net (fo=1, routed)           0.148     0.921    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X45Y132        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.902     1.268    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y132        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.779%)  route 0.171ns (57.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.627     0.627    design_ascon_i/ascon_core_0/inst/final_inst/clk
    SLICE_X48Y128        FDCE                                         r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDCE (Prop_fdce_C_Q)         0.128     0.755 r  design_ascon_i/ascon_core_0/inst/final_inst/temp_state_reg[67]/Q
                         net (fo=1, routed)           0.171     0.926    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X47Y127        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.897     1.263    design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y127        FDRE                                         r  design_ascon_i/axi_gpio_ciphertext_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





