{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 19:05:02 2007 " "Info: Processing started: Wed May 02 19:05:02 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_count-SYN " "Info: Found design unit 1: lpm_count-SYN" {  } { { "lpm_count.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/lpm_count.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_count " "Info: Found entity 1: lpm_count" {  } { { "lpm_count.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/lpm_count.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3-Behavior " "Info: Found design unit 1: part3-Behavior" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/part3.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 hex7seg-Behavior " "Info: Found design unit 2: hex7seg-Behavior" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/part3.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Info: Found entity 1: part3" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/part3.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 hex7seg " "Info: Found entity 2: hex7seg" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/part3.vhd" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Info: Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_count lpm_count:U1 " "Info: Elaborating entity \"lpm_count\" for hierarchy \"lpm_count:U1\"" {  } { { "part3.vhd" "U1" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/part3.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 247 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_count:U1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_count:U1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_count.vhd" "lpm_counter_component" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/lpm_count.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_count:U1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_count:U1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_count.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/lpm_count.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mpi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_mpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mpi " "Info: Found entity 1: cntr_mpi" {  } { { "db/cntr_mpi.tdf" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/db/cntr_mpi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mpi lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated " "Info: Elaborating entity \"cntr_mpi\" for hierarchy \"lpm_count:U1\|lpm_counter:lpm_counter_component\|cntr_mpi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 271 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:digit3 " "Info: Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:digit3\"" {  } { { "part3.vhd" "digit3" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part3.VHDL/part3.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "77 " "Info: Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "46 " "Info: Implemented 46 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "145 " "Info: Allocated 145 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 19:05:04 2007 " "Info: Processing ended: Wed May 02 19:05:04 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
