 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : system_top
Version: K-2015.06
Date   : Sat Aug 17 23:30:11 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U1/Reg_File_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][2]/CK (DFFRHQX8M)                    0.00       0.00 r
  U1/Reg_File_reg[1][2]/Q (DFFRHQX8M)                     0.40       0.40 r
  U1/U3/Y (BUFX32M)                                       0.22       0.62 r
  U1/REG1[2] (Register_File_addr4_width8)                 0.00       0.62 r
  U2/B[2] (ALU_data_width8_out_width16)                   0.00       0.62 r
  U2/U140/Y (AOI222X2M)                                   0.24       0.86 f
  U2/U137/Y (NAND4X2M)                                    0.32       1.18 r
  U2/ALU_OUT_reg[2]/D (DFFRQX2M)                          0.00       1.18 r
  data arrival time                                                  1.18

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2/ALU_OUT_reg[2]/CK (DFFRQX2M)                         0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: U1/Reg_File_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][4]/CK (DFFRHQX8M)                    0.00       0.00 r
  U1/Reg_File_reg[1][4]/Q (DFFRHQX8M)                     0.43       0.43 r
  U1/U4/Y (INVX24M)                                       0.08       0.50 f
  U1/U7/Y (INVX32M)                                       0.17       0.67 r
  U1/REG1[4] (Register_File_addr4_width8)                 0.00       0.67 r
  U2/B[4] (ALU_data_width8_out_width16)                   0.00       0.67 r
  U2/U157/Y (AOI222X2M)                                   0.25       0.92 f
  U2/U154/Y (NAND4X2M)                                    0.32       1.24 r
  U2/ALU_OUT_reg[4]/D (DFFRQX2M)                          0.00       1.24 r
  data arrival time                                                  1.24

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2/ALU_OUT_reg[4]/CK (DFFRQX2M)                         0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U2/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[8]/CK (DFFRQX2M)          0.00       0.00 r
  U2/ALU_OUT_reg[8]/Q (DFFRQX2M)           0.70       0.70 r
  U2/U169/Y (AOI21X2M)                     0.34       1.05 f
  U2/U167/Y (OAI2B11X2M)                   0.28       1.33 r
  U2/ALU_OUT_reg[8]/D (DFFRQX2M)           0.00       1.33 r
  data arrival time                                   1.33

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[8]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.21      -0.11
  data required time                                 -0.11
  -----------------------------------------------------------
  data required time                                 -0.11
  data arrival time                                  -1.33
  -----------------------------------------------------------
  slack (MET)                                         1.44


  Startpoint: U1/Reg_File_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][1]/CK (DFFRHQX8M)                    0.00       0.00 r
  U1/Reg_File_reg[1][1]/Q (DFFRHQX8M)                     0.50       0.50 r
  U1/REG1[1] (Register_File_addr4_width8)                 0.00       0.50 r
  U2/B[1] (ALU_data_width8_out_width16)                   0.00       0.50 r
  U2/U36/Y (BUFX32M)                                      0.26       0.76 r
  U2/U133/Y (AOI221X2M)                                   0.26       1.02 f
  U2/U18/Y (NAND4X2M)                                     0.31       1.33 r
  U2/ALU_OUT_reg[1]/D (DFFRQX1M)                          0.00       1.33 r
  data arrival time                                                  1.33

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2/ALU_OUT_reg[1]/CK (DFFRQX1M)                         0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: U1/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][7]/CK (DFFRHQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[1][7]/Q (DFFRHQX4M)                     0.43       0.43 r
  U1/U8/Y (CLKINVX24M)                                    0.13       0.57 f
  U1/U9/Y (INVX32M)                                       0.19       0.76 r
  U1/REG1[7] (Register_File_addr4_width8)                 0.00       0.76 r
  U2/B[7] (ALU_data_width8_out_width16)                   0.00       0.76 r
  U2/U162/Y (AOI222X2M)                                   0.26       1.02 f
  U2/U178/Y (NAND4X2M)                                    0.32       1.34 r
  U2/ALU_OUT_reg[7]/D (DFFRQX2M)                          0.00       1.34 r
  data arrival time                                                  1.34

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2/ALU_OUT_reg[7]/CK (DFFRQX2M)                         0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: U1/Reg_File_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][5]/CK (DFFRHQX2M)                    0.00       0.00 r
  U1/Reg_File_reg[1][5]/Q (DFFRHQX2M)                     0.48       0.48 r
  U1/U5/Y (CLKBUFX40M)                                    0.32       0.79 r
  U1/REG1[5] (Register_File_addr4_width8)                 0.00       0.79 r
  U2/B[5] (ALU_data_width8_out_width16)                   0.00       0.79 r
  U2/U164/Y (AOI222X2M)                                   0.25       1.04 f
  U2/U170/Y (NAND4X2M)                                    0.33       1.37 r
  U2/ALU_OUT_reg[5]/D (DFFRQX2M)                          0.00       1.37 r
  data arrival time                                                  1.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2/ALU_OUT_reg[5]/CK (DFFRQX2M)                         0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: U1/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][3]/CK (DFFRHQX8M)                    0.00       0.00 r
  U1/Reg_File_reg[1][3]/Q (DFFRHQX8M)                     0.53       0.53 f
  U1/REG1[3] (Register_File_addr4_width8)                 0.00       0.53 f
  U2/B[3] (ALU_data_width8_out_width16)                   0.00       0.53 f
  U2/U149/Y (AOI222X2M)                                   0.53       1.07 r
  U2/U146/Y (NAND4X2M)                                    0.46       1.53 f
  U2/ALU_OUT_reg[3]/D (DFFRQX2M)                          0.00       1.53 f
  data arrival time                                                  1.53

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2/ALU_OUT_reg[3]/CK (DFFRQX2M)                         0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: U2/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[15]/CK (DFFRQX2M)         0.00       0.00 r
  U2/ALU_OUT_reg[15]/Q (DFFRQX2M)          0.67       0.67 f
  U2/U135/Y (AOI22X1M)                     0.58       1.25 r
  U2/U134/Y (NAND2X2M)                     0.35       1.60 f
  U2/ALU_OUT_reg[15]/D (DFFRQX2M)          0.00       1.60 f
  data arrival time                                   1.60

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[15]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                         1.57


  Startpoint: U2/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[14]/CK (DFFRQX2M)         0.00       0.00 r
  U2/ALU_OUT_reg[14]/Q (DFFRQX2M)          0.67       0.67 f
  U2/U142/Y (AOI22X1M)                     0.58       1.25 r
  U2/U141/Y (NAND2X2M)                     0.35       1.60 f
  U2/ALU_OUT_reg[14]/D (DFFRQX2M)          0.00       1.60 f
  data arrival time                                   1.60

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[14]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                         1.57


  Startpoint: U2/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[13]/CK (DFFRQX2M)         0.00       0.00 r
  U2/ALU_OUT_reg[13]/Q (DFFRQX2M)          0.67       0.67 f
  U2/U151/Y (AOI22X1M)                     0.58       1.25 r
  U2/U150/Y (NAND2X2M)                     0.35       1.60 f
  U2/ALU_OUT_reg[13]/D (DFFRQX2M)          0.00       1.60 f
  data arrival time                                   1.60

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[13]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                         1.57


  Startpoint: U2/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[12]/CK (DFFRQX2M)         0.00       0.00 r
  U2/ALU_OUT_reg[12]/Q (DFFRQX2M)          0.67       0.67 f
  U2/U153/Y (AOI22X1M)                     0.58       1.25 r
  U2/U152/Y (NAND2X2M)                     0.35       1.60 f
  U2/ALU_OUT_reg[12]/D (DFFRQX2M)          0.00       1.60 f
  data arrival time                                   1.60

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[12]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                         1.57


  Startpoint: U2/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[11]/CK (DFFRQX2M)         0.00       0.00 r
  U2/ALU_OUT_reg[11]/Q (DFFRQX2M)          0.67       0.67 f
  U2/U159/Y (AOI22X1M)                     0.58       1.25 r
  U2/U158/Y (NAND2X2M)                     0.35       1.60 f
  U2/ALU_OUT_reg[11]/D (DFFRQX2M)          0.00       1.60 f
  data arrival time                                   1.60

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[11]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                         1.57


  Startpoint: U2/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[10]/CK (DFFRQX2M)         0.00       0.00 r
  U2/ALU_OUT_reg[10]/Q (DFFRQX2M)          0.67       0.67 f
  U2/U161/Y (AOI22X1M)                     0.58       1.25 r
  U2/U160/Y (NAND2X2M)                     0.35       1.60 f
  U2/ALU_OUT_reg[10]/D (DFFRQX2M)          0.00       1.60 f
  data arrival time                                   1.60

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[10]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                         1.57


  Startpoint: U2/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[9]/CK (DFFRQX2M)          0.00       0.00 r
  U2/ALU_OUT_reg[9]/Q (DFFRQX2M)           0.67       0.67 f
  U2/U183/Y (AOI22X1M)                     0.58       1.25 r
  U2/U182/Y (NAND2X2M)                     0.35       1.60 f
  U2/ALU_OUT_reg[9]/D (DFFRQX2M)           0.00       1.60 f
  data arrival time                                   1.60

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[9]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                         1.57


  Startpoint: U2/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U2/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U2/ALU_OUT_reg[6]/CK (DFFRQX2M)          0.00       0.00 r
  U2/ALU_OUT_reg[6]/Q (DFFRQX2M)           0.70       0.70 r
  U2/U175/Y (AOI22X1M)                     0.50       1.19 f
  U2/U174/Y (NAND4X2M)                     0.37       1.57 r
  U2/ALU_OUT_reg[6]/D (DFFRQX2M)           0.00       1.57 r
  data arrival time                                   1.57

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U2/ALU_OUT_reg[6]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.21      -0.11
  data required time                                 -0.11
  -----------------------------------------------------------
  data required time                                 -0.11
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (MET)                                         1.68


  Startpoint: U1/Reg_File_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][0]/CK (DFFRHQX8M)                    0.00       0.00 r
  U1/Reg_File_reg[1][0]/Q (DFFRHQX8M)                     0.58       0.58 f
  U1/REG1[0] (Register_File_addr4_width8)                 0.00       0.58 f
  U2/B[0] (ALU_data_width8_out_width16)                   0.00       0.58 f
  U2/U129/Y (AOI222X2M)                                   0.60       1.18 r
  U2/U9/Y (AND3X2M)                                       0.44       1.62 r
  U2/U16/Y (NAND2X6M)                                     0.15       1.77 f
  U2/ALU_OUT_reg[0]/D (DFFRQX1M)                          0.00       1.77 f
  data arrival time                                                  1.77

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2/ALU_OUT_reg[0]/CK (DFFRQX1M)                         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: U0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U2/ALU_Valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0/current_state_reg[1]/CK (DFFRQX4M)                   0.00       0.00 r
  U0/current_state_reg[1]/Q (DFFRQX4M)                    0.85       0.85 r
  U0/U145/Y (NOR3BX4M)                                    0.31       1.17 f
  U0/U35/Y (NAND2X2M)                                     0.45       1.62 r
  U0/U25/Y (INVX4M)                                       0.48       2.10 f
  U0/EN (SYS_CTRL_data_width8_addr4_out_width16)          0.00       2.10 f
  U2/En (ALU_data_width8_out_width16)                     0.00       2.10 f
  U2/ALU_Valid_reg/D (DFFRQX2M)                           0.00       2.10 f
  data arrival time                                                  2.10

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U2/ALU_Valid_reg/CK (DFFRQX2M)                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                        2.09


  Startpoint: U8/D0/Q_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/D0/OUT_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D0/Q_reg[3]/CK (EDFFHQX2M)            0.00       0.00 r
  U8/D0/Q_reg[3]/Q (EDFFHQX2M)             0.34       0.34 f
  U8/D0/OUT_reg[3]/D (DFFRX1M)             0.00       0.34 f
  data arrival time                                   0.34

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D0/OUT_reg[3]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: U8/D0/Q_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/D0/OUT_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D0/Q_reg[2]/CK (EDFFHQX2M)            0.00       0.00 r
  U8/D0/Q_reg[2]/Q (EDFFHQX2M)             0.34       0.34 f
  U8/D0/OUT_reg[2]/D (DFFRX1M)             0.00       0.34 f
  data arrival time                                   0.34

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D0/OUT_reg[2]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: U8/D0/Q_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/D0/OUT_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D0/Q_reg[1]/CK (EDFFHQX2M)            0.00       0.00 r
  U8/D0/Q_reg[1]/Q (EDFFHQX2M)             0.34       0.34 f
  U8/D0/OUT_reg[1]/D (DFFRX1M)             0.00       0.34 f
  data arrival time                                   0.34

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D0/OUT_reg[1]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: U8/D0/Q_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/D0/OUT_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D0/Q_reg[0]/CK (EDFFHQX2M)            0.00       0.00 r
  U8/D0/Q_reg[0]/Q (EDFFHQX2M)             0.34       0.34 f
  U8/D0/OUT_reg[0]/D (DFFRX1M)             0.00       0.34 f
  data arrival time                                   0.34

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D0/OUT_reg[0]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: U5/Q_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U5/Q_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  U5/Q_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U5/Q_reg[0]/Q (DFFRQX2M)                 0.57       0.57 f
  U5/Q_reg[1]/D (DFFRX1M)                  0.00       0.57 f
  data arrival time                                   0.57

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U5/Q_reg[1]/CK (DFFRX1M)                 0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: du/Q_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: du/Q_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  du/Q_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  du/Q_reg[0]/Q (DFFRQX2M)                 0.57       0.57 f
  du/Q_reg[1]/D (DFFRX1M)                  0.00       0.57 f
  data arrival time                                   0.57

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  du/Q_reg[1]/CK (DFFRX1M)                 0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: U5/Q_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U5/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U5/Q_reg[1]/CK (DFFRX1M)                 0.00       0.00 r
  U5/Q_reg[1]/Q (DFFRX1M)                  0.66       0.66 f
  U5/SYNC_RST_reg/D (DFFRX1M)              0.00       0.66 f
  data arrival time                                   0.66

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U5/SYNC_RST_reg/CK (DFFRX1M)             0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: U8/U1/W_PTR_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U1/w_gray_out_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U1/W_PTR_reg[3]/CK (DFFRX2M)          0.00       0.00 r
  U8/U1/W_PTR_reg[3]/Q (DFFRX2M)           0.80       0.80 f
  U8/U1/w_gray_out_reg[3]/D (DFFRX1M)      0.00       0.80 f
  data arrival time                                   0.80

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U1/w_gray_out_reg[3]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: du/Q_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: du/pulse_ff_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  du/Q_reg[1]/CK (DFFRX1M)                 0.00       0.00 r
  du/Q_reg[1]/Q (DFFRX1M)                  0.83       0.83 f
  du/pulse_ff_reg/D (DFFRX1M)              0.00       0.83 f
  data arrival time                                   0.83

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  du/pulse_ff_reg/CK (DFFRX1M)             0.00       0.10 r
  library hold time                       -0.09       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: U8/U1/W_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U1/w_gray_out_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U1/W_PTR_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  U8/U1/W_PTR_reg[0]/QN (DFFRX4M)          0.58       0.58 r
  U8/U1/U21/Y (XNOR2X2M)                   0.29       0.88 f
  U8/U1/w_gray_out_reg[0]/D (DFFRX1M)      0.00       0.88 f
  data arrival time                                   0.88

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U1/w_gray_out_reg[0]/CK (DFFRX1M)     0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: U2/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0/ALU_OUT_reg_reg[15]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/ALU_OUT_reg[15]/CK (DFFRQX2M)                        0.00       0.00 r
  U2/ALU_OUT_reg[15]/Q (DFFRQX2M)                         0.67       0.67 f
  U2/ALU_OUT[15] (ALU_data_width8_out_width16)            0.00       0.67 f
  U0/ALU_OUT[15] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       0.67 f
  U0/U136/Y (NOR2BX2M)                                    0.30       0.97 f
  U0/ALU_OUT_reg_reg[15]/D (DFFRX1M)                      0.00       0.97 f
  data arrival time                                                  0.97

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[15]/CK (DFFRX1M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U2/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0/ALU_OUT_reg_reg[14]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/ALU_OUT_reg[14]/CK (DFFRQX2M)                        0.00       0.00 r
  U2/ALU_OUT_reg[14]/Q (DFFRQX2M)                         0.67       0.67 f
  U2/ALU_OUT[14] (ALU_data_width8_out_width16)            0.00       0.67 f
  U0/ALU_OUT[14] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       0.67 f
  U0/U135/Y (NOR2BX2M)                                    0.30       0.97 f
  U0/ALU_OUT_reg_reg[14]/D (DFFRX1M)                      0.00       0.97 f
  data arrival time                                                  0.97

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[14]/CK (DFFRX1M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U2/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0/ALU_OUT_reg_reg[13]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/ALU_OUT_reg[13]/CK (DFFRQX2M)                        0.00       0.00 r
  U2/ALU_OUT_reg[13]/Q (DFFRQX2M)                         0.67       0.67 f
  U2/ALU_OUT[13] (ALU_data_width8_out_width16)            0.00       0.67 f
  U0/ALU_OUT[13] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       0.67 f
  U0/U134/Y (NOR2BX2M)                                    0.30       0.97 f
  U0/ALU_OUT_reg_reg[13]/D (DFFRX1M)                      0.00       0.97 f
  data arrival time                                                  0.97

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[13]/CK (DFFRX1M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U2/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0/ALU_OUT_reg_reg[12]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/ALU_OUT_reg[12]/CK (DFFRQX2M)                        0.00       0.00 r
  U2/ALU_OUT_reg[12]/Q (DFFRQX2M)                         0.67       0.67 f
  U2/ALU_OUT[12] (ALU_data_width8_out_width16)            0.00       0.67 f
  U0/ALU_OUT[12] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       0.67 f
  U0/U133/Y (NOR2BX2M)                                    0.30       0.97 f
  U0/ALU_OUT_reg_reg[12]/D (DFFRX1M)                      0.00       0.97 f
  data arrival time                                                  0.97

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[12]/CK (DFFRX1M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U2/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0/ALU_OUT_reg_reg[11]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/ALU_OUT_reg[11]/CK (DFFRQX2M)                        0.00       0.00 r
  U2/ALU_OUT_reg[11]/Q (DFFRQX2M)                         0.67       0.67 f
  U2/ALU_OUT[11] (ALU_data_width8_out_width16)            0.00       0.67 f
  U0/ALU_OUT[11] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       0.67 f
  U0/U132/Y (NOR2BX2M)                                    0.30       0.97 f
  U0/ALU_OUT_reg_reg[11]/D (DFFRX1M)                      0.00       0.97 f
  data arrival time                                                  0.97

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[11]/CK (DFFRX1M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U2/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0/ALU_OUT_reg_reg[10]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/ALU_OUT_reg[10]/CK (DFFRQX2M)                        0.00       0.00 r
  U2/ALU_OUT_reg[10]/Q (DFFRQX2M)                         0.67       0.67 f
  U2/ALU_OUT[10] (ALU_data_width8_out_width16)            0.00       0.67 f
  U0/ALU_OUT[10] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       0.67 f
  U0/U131/Y (NOR2BX2M)                                    0.30       0.97 f
  U0/ALU_OUT_reg_reg[10]/D (DFFRX1M)                      0.00       0.97 f
  data arrival time                                                  0.97

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[10]/CK (DFFRX1M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U2/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0/ALU_OUT_reg_reg[9]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/ALU_OUT_reg[9]/CK (DFFRQX2M)                         0.00       0.00 r
  U2/ALU_OUT_reg[9]/Q (DFFRQX2M)                          0.67       0.67 f
  U2/ALU_OUT[9] (ALU_data_width8_out_width16)             0.00       0.67 f
  U0/ALU_OUT[9] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       0.67 f
  U0/U130/Y (NOR2BX2M)                                    0.30       0.97 f
  U0/ALU_OUT_reg_reg[9]/D (DFFRX1M)                       0.00       0.97 f
  data arrival time                                                  0.97

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[9]/CK (DFFRX1M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U2/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0/ALU_OUT_reg_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/ALU_OUT_reg[7]/CK (DFFRQX2M)                         0.00       0.00 r
  U2/ALU_OUT_reg[7]/Q (DFFRQX2M)                          0.67       0.67 f
  U2/ALU_OUT[7] (ALU_data_width8_out_width16)             0.00       0.67 f
  U0/ALU_OUT[7] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       0.67 f
  U0/U128/Y (NOR2BX2M)                                    0.30       0.97 f
  U0/ALU_OUT_reg_reg[7]/D (DFFRX1M)                       0.00       0.97 f
  data arrival time                                                  0.97

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[7]/CK (DFFRX1M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U2/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0/ALU_OUT_reg_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/ALU_OUT_reg[6]/CK (DFFRQX2M)                         0.00       0.00 r
  U2/ALU_OUT_reg[6]/Q (DFFRQX2M)                          0.67       0.67 f
  U2/ALU_OUT[6] (ALU_data_width8_out_width16)             0.00       0.67 f
  U0/ALU_OUT[6] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       0.67 f
  U0/U127/Y (NOR2BX2M)                                    0.30       0.97 f
  U0/ALU_OUT_reg_reg[6]/D (DFFRX1M)                       0.00       0.97 f
  data arrival time                                                  0.97

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[6]/CK (DFFRX1M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U2/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0/ALU_OUT_reg_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/ALU_OUT_reg[5]/CK (DFFRQX2M)                         0.00       0.00 r
  U2/ALU_OUT_reg[5]/Q (DFFRQX2M)                          0.67       0.67 f
  U2/ALU_OUT[5] (ALU_data_width8_out_width16)             0.00       0.67 f
  U0/ALU_OUT[5] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       0.67 f
  U0/U126/Y (NOR2BX2M)                                    0.30       0.97 f
  U0/ALU_OUT_reg_reg[5]/D (DFFRX1M)                       0.00       0.97 f
  data arrival time                                                  0.97

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[5]/CK (DFFRX1M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U2/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0/ALU_OUT_reg_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/ALU_OUT_reg[4]/CK (DFFRQX2M)                         0.00       0.00 r
  U2/ALU_OUT_reg[4]/Q (DFFRQX2M)                          0.67       0.67 f
  U2/ALU_OUT[4] (ALU_data_width8_out_width16)             0.00       0.67 f
  U0/ALU_OUT[4] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       0.67 f
  U0/U125/Y (NOR2BX2M)                                    0.30       0.97 f
  U0/ALU_OUT_reg_reg[4]/D (DFFRX1M)                       0.00       0.97 f
  data arrival time                                                  0.97

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[4]/CK (DFFRX1M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U2/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0/ALU_OUT_reg_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/ALU_OUT_reg[3]/CK (DFFRQX2M)                         0.00       0.00 r
  U2/ALU_OUT_reg[3]/Q (DFFRQX2M)                          0.67       0.67 f
  U2/ALU_OUT[3] (ALU_data_width8_out_width16)             0.00       0.67 f
  U0/ALU_OUT[3] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       0.67 f
  U0/U124/Y (NOR2BX2M)                                    0.30       0.97 f
  U0/ALU_OUT_reg_reg[3]/D (DFFRX1M)                       0.00       0.97 f
  data arrival time                                                  0.97

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[3]/CK (DFFRX1M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U2/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0/ALU_OUT_reg_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/ALU_OUT_reg[2]/CK (DFFRQX2M)                         0.00       0.00 r
  U2/ALU_OUT_reg[2]/Q (DFFRQX2M)                          0.67       0.67 f
  U2/ALU_OUT[2] (ALU_data_width8_out_width16)             0.00       0.67 f
  U0/ALU_OUT[2] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       0.67 f
  U0/U123/Y (NOR2BX2M)                                    0.30       0.97 f
  U0/ALU_OUT_reg_reg[2]/D (DFFRX1M)                       0.00       0.97 f
  data arrival time                                                  0.97

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[2]/CK (DFFRX1M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U2/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0/ALU_OUT_reg_reg[8]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/ALU_OUT_reg[8]/CK (DFFRQX2M)                         0.00       0.00 r
  U2/ALU_OUT_reg[8]/Q (DFFRQX2M)                          0.67       0.67 f
  U2/ALU_OUT[8] (ALU_data_width8_out_width16)             0.00       0.67 f
  U0/ALU_OUT[8] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       0.67 f
  U0/U129/Y (NOR2BX2M)                                    0.30       0.97 f
  U0/ALU_OUT_reg_reg[8]/D (DFFRX1M)                       0.00       0.97 f
  data arrival time                                                  0.97

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[8]/CK (DFFRX1M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U1/Reg_File_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][1]/CK (DFFRHQX8M)                    0.00       0.00 r
  U1/Reg_File_reg[1][1]/Q (DFFRHQX8M)                     0.50       0.50 r
  U1/U65/Y (OAI2BB2X1M)                                   0.43       0.93 r
  U1/Reg_File_reg[1][1]/D (DFFRHQX8M)                     0.00       0.93 r
  data arrival time                                                  0.93

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[1][1]/CK (DFFRHQX8M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U1/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][6]/CK (DFFRHQX8M)                    0.00       0.00 r
  U1/Reg_File_reg[1][6]/Q (DFFRHQX8M)                     0.47       0.47 f
  U1/U70/Y (OAI2BB2X1M)                                   0.49       0.95 f
  U1/Reg_File_reg[1][6]/D (DFFRHQX8M)                     0.00       0.95 f
  data arrival time                                                  0.95

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[1][6]/CK (DFFRHQX8M)                    0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U1/Reg_File_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][2]/CK (DFFRHQX8M)                    0.00       0.00 r
  U1/Reg_File_reg[1][2]/Q (DFFRHQX8M)                     0.40       0.40 r
  U1/U3/Y (BUFX32M)                                       0.22       0.62 r
  U1/U66/Y (OAI2BB2X1M)                                   0.41       1.03 r
  U1/Reg_File_reg[1][2]/D (DFFRHQX8M)                     0.00       1.03 r
  data arrival time                                                  1.03

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[1][2]/CK (DFFRHQX8M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: U1/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][7]/CK (DFFRHQX4M)                    0.00       0.00 r
  U1/Reg_File_reg[1][7]/Q (DFFRHQX4M)                     0.35       0.35 f
  U1/U8/Y (CLKINVX24M)                                    0.10       0.46 r
  U1/U9/Y (INVX32M)                                       0.10       0.56 f
  U1/U71/Y (OAI2BB2X1M)                                   0.44       1.00 f
  U1/Reg_File_reg[1][7]/D (DFFRHQX4M)                     0.00       1.00 f
  data arrival time                                                  1.00

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[1][7]/CK (DFFRHQX4M)                    0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U1/Reg_File_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][4]/CK (DFFRHQX8M)                    0.00       0.00 r
  U1/Reg_File_reg[1][4]/Q (DFFRHQX8M)                     0.37       0.37 f
  U1/U4/Y (INVX24M)                                       0.10       0.47 r
  U1/U7/Y (INVX32M)                                       0.09       0.56 f
  U1/U68/Y (OAI2BB2X1M)                                   0.44       1.00 f
  U1/Reg_File_reg[1][4]/D (DFFRHQX8M)                     0.00       1.00 f
  data arrival time                                                  1.00

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[1][4]/CK (DFFRHQX8M)                    0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: du/sync_bus_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0/Address_reg_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  du/sync_bus_reg[3]/CK (DFFRX2M)                         0.00       0.00 r
  du/sync_bus_reg[3]/Q (DFFRX2M)                          0.80       0.80 f
  du/sync_bus[3] (data_synchronizer_data_width8)          0.00       0.80 f
  U0/RX_P_DATA[3] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       0.80 f
  U0/U114/Y (NOR2BX2M)                                    0.33       1.14 f
  U0/Address_reg_reg[3]/D (DFFRX1M)                       0.00       1.14 f
  data arrival time                                                  1.14

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/Address_reg_reg[3]/CK (DFFRX1M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U1/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1/Reg_File_reg[1][3]/CK (DFFRHQX8M)                    0.00       0.00 r
  U1/Reg_File_reg[1][3]/Q (DFFRHQX8M)                     0.53       0.53 f
  U1/U67/Y (OAI2BB2X1M)                                   0.52       1.05 f
  U1/Reg_File_reg[1][3]/D (DFFRHQX8M)                     0.00       1.05 f
  data arrival time                                                  1.05

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1/Reg_File_reg[1][3]/CK (DFFRHQX8M)                    0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U8/U1/W_PTR_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U1/W_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U1/W_PTR_reg[3]/CK (DFFRX2M)          0.00       0.00 r
  U8/U1/W_PTR_reg[3]/Q (DFFRX2M)           0.80       0.80 f
  U8/U1/U14/Y (XNOR2X2M)                   0.35       1.15 f
  U8/U1/W_PTR_reg[3]/D (DFFRX2M)           0.00       1.15 f
  data arrival time                                   1.15

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U1/W_PTR_reg[3]/CK (DFFRX2M)          0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (MET)                                         1.11


  Startpoint: U8/U1/W_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U1/W_PTR_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U1/W_PTR_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  U8/U1/W_PTR_reg[2]/Q (DFFRQX4M)          0.81       0.81 f
  U8/U1/U12/Y (XNOR2X2M)                   0.35       1.16 f
  U8/U1/W_PTR_reg[2]/D (DFFRQX4M)          0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U1/W_PTR_reg[2]/CK (DFFRQX4M)         0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.12


  Startpoint: U2/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0/ALU_OUT_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/ALU_OUT_reg[1]/CK (DFFRQX1M)                         0.00       0.00 r
  U2/ALU_OUT_reg[1]/Q (DFFRQX1M)                          0.83       0.83 f
  U2/ALU_OUT[1] (ALU_data_width8_out_width16)             0.00       0.83 f
  U0/ALU_OUT[1] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       0.83 f
  U0/U122/Y (NOR2BX2M)                                    0.36       1.19 f
  U0/ALU_OUT_reg_reg[1]/D (DFFRX1M)                       0.00       1.19 f
  data arrival time                                                  1.19

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[1]/CK (DFFRX1M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: U2/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0/ALU_OUT_reg_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2/ALU_OUT_reg[0]/CK (DFFRQX1M)                         0.00       0.00 r
  U2/ALU_OUT_reg[0]/Q (DFFRQX1M)                          0.83       0.83 f
  U2/ALU_OUT[0] (ALU_data_width8_out_width16)             0.00       0.83 f
  U0/ALU_OUT[0] (SYS_CTRL_data_width8_addr4_out_width16)
                                                          0.00       0.83 f
  U0/U121/Y (NOR2BX2M)                                    0.36       1.19 f
  U0/ALU_OUT_reg_reg[0]/D (DFFRX1M)                       0.00       1.19 f
  data arrival time                                                  1.19

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0/ALU_OUT_reg_reg[0]/CK (DFFRX1M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: U8/U0/mem_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[2][7]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[2][7]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U83/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[2][7]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[2][7]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[2][6]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[2][6]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U82/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[2][6]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[2][6]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[2][5]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[2][5]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U81/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[2][5]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[2][5]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[2][4]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[2][4]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U80/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[2][4]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[2][4]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[2][3]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[2][3]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U79/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[2][3]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[2][3]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[2][2]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[2][2]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U78/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[2][2]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[2][2]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[2][1]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[2][1]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U77/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[2][1]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[2][1]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[2][0]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[2][0]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U76/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[2][0]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[2][0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[6][7]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[6][7]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U108/Y (OAI2BB2X1M)                   0.50       1.16 f
  U1/Reg_File_reg[6][7]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[6][7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[6][6]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[6][6]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U107/Y (OAI2BB2X1M)                   0.50       1.16 f
  U1/Reg_File_reg[6][6]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[6][6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[6][5]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[6][5]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U106/Y (OAI2BB2X1M)                   0.50       1.16 f
  U1/Reg_File_reg[6][5]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[6][5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[6][4]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[6][4]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U105/Y (OAI2BB2X1M)                   0.50       1.16 f
  U1/Reg_File_reg[6][4]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[6][4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[6][3]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[6][3]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U104/Y (OAI2BB2X1M)                   0.50       1.16 f
  U1/Reg_File_reg[6][3]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[6][3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[6][2]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[6][2]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U103/Y (OAI2BB2X1M)                   0.50       1.16 f
  U1/Reg_File_reg[6][2]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[6][2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[6][1]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[6][1]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U102/Y (OAI2BB2X1M)                   0.50       1.16 f
  U1/Reg_File_reg[6][1]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[6][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[6][0]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[6][0]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U101/Y (OAI2BB2X1M)                   0.50       1.16 f
  U1/Reg_File_reg[6][0]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[6][0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[1][7]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[1][7]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U91/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[1][7]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[1][7]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[1][6]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[1][6]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U90/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[1][6]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[1][6]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[1][5]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[1][5]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U89/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[1][5]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[1][5]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[1][4]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[1][4]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U88/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[1][4]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[1][4]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[1][3]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[1][3]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U87/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[1][3]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[1][3]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[1][2]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[1][2]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U86/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[1][2]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[1][2]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[1][1]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[1][1]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U85/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[1][1]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[1][1]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[1][0]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[1][0]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U84/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[1][0]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[1][0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[5][0]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[5][0]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U52/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[5][0]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[5][0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[5][7]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[5][7]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U100/Y (OAI2BB2X1M)                   0.50       1.16 f
  U1/Reg_File_reg[5][7]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[5][7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[5][6]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[5][6]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U99/Y (OAI2BB2X1M)                    0.50       1.16 f
  U1/Reg_File_reg[5][6]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[5][6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[5][5]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[5][5]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U98/Y (OAI2BB2X1M)                    0.50       1.16 f
  U1/Reg_File_reg[5][5]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[5][5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[5][4]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[5][4]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U97/Y (OAI2BB2X1M)                    0.50       1.16 f
  U1/Reg_File_reg[5][4]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[5][4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[5][3]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[5][3]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U96/Y (OAI2BB2X1M)                    0.50       1.16 f
  U1/Reg_File_reg[5][3]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[5][3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[5][2]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[5][2]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U95/Y (OAI2BB2X1M)                    0.50       1.16 f
  U1/Reg_File_reg[5][2]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[5][2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[5][1]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[5][1]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U94/Y (OAI2BB2X1M)                    0.50       1.16 f
  U1/Reg_File_reg[5][1]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[5][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[5][0]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[5][0]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U93/Y (OAI2BB2X1M)                    0.50       1.16 f
  U1/Reg_File_reg[5][0]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[5][0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[3][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[3][7]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[3][7]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U75/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[3][7]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[3][7]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[3][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[3][6]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[3][6]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U74/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[3][6]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[3][6]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[3][5]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[3][5]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U73/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[3][5]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[3][5]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[3][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[3][4]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[3][4]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U72/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[3][4]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[3][4]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[3][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[3][3]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[3][3]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U71/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[3][3]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[3][3]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[3][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[3][2]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[3][2]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U70/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[3][2]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[3][2]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[3][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[3][1]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[3][1]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U69/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[3][1]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[3][1]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[3][0]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[3][0]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U68/Y (OAI2BB2X1M)                 0.50       1.16 f
  U8/U0/mem_reg[3][0]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[3][0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[7][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[7][7]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[7][7]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U107/Y (OAI2BB2X1M)                0.50       1.16 f
  U8/U0/mem_reg[7][7]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[7][7]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[7][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[7][6]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[7][6]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U106/Y (OAI2BB2X1M)                0.50       1.16 f
  U8/U0/mem_reg[7][6]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[7][6]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[7][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[7][5]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[7][5]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U105/Y (OAI2BB2X1M)                0.50       1.16 f
  U8/U0/mem_reg[7][5]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[7][5]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[7][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[7][4]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[7][4]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U104/Y (OAI2BB2X1M)                0.50       1.16 f
  U8/U0/mem_reg[7][4]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[7][4]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[7][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[7][3]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[7][3]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U103/Y (OAI2BB2X1M)                0.50       1.16 f
  U8/U0/mem_reg[7][3]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[7][3]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[7][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[7][2]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[7][2]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U102/Y (OAI2BB2X1M)                0.50       1.16 f
  U8/U0/mem_reg[7][2]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[7][2]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[7][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[7][1]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[7][1]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U101/Y (OAI2BB2X1M)                0.50       1.16 f
  U8/U0/mem_reg[7][1]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[7][1]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U8/U0/mem_reg[7][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U8/U0/mem_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U0/mem_reg[7][0]/CK (DFFRQX2M)        0.00       0.00 r
  U8/U0/mem_reg[7][0]/Q (DFFRQX2M)         0.67       0.67 f
  U8/U0/U100/Y (OAI2BB2X1M)                0.50       1.16 f
  U8/U0/mem_reg[7][0]/D (DFFRQX2M)         0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U0/mem_reg[7][0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[7][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[7][7]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[7][7]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U116/Y (OAI2BB2X1M)                   0.50       1.16 f
  U1/Reg_File_reg[7][7]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[7][7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[7][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[7][6]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[7][6]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U115/Y (OAI2BB2X1M)                   0.50       1.16 f
  U1/Reg_File_reg[7][6]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[7][6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[7][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[7][5]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[7][5]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U114/Y (OAI2BB2X1M)                   0.50       1.16 f
  U1/Reg_File_reg[7][5]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[7][5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[7][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[7][4]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[7][4]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U113/Y (OAI2BB2X1M)                   0.50       1.16 f
  U1/Reg_File_reg[7][4]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[7][4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[7][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[7][3]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[7][3]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U112/Y (OAI2BB2X1M)                   0.50       1.16 f
  U1/Reg_File_reg[7][3]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[7][3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[7][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[7][2]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[7][2]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U111/Y (OAI2BB2X1M)                   0.50       1.16 f
  U1/Reg_File_reg[7][2]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[7][2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[7][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[7][1]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[7][1]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U110/Y (OAI2BB2X1M)                   0.50       1.16 f
  U1/Reg_File_reg[7][1]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[7][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[7][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[7][0]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[7][0]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U109/Y (OAI2BB2X1M)                   0.50       1.16 f
  U1/Reg_File_reg[7][0]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[7][0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[4][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[4][7]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[4][7]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U92/Y (OAI2BB2X1M)                    0.50       1.16 f
  U1/Reg_File_reg[4][7]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[4][7]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[4][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[4][6]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[4][6]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U91/Y (OAI2BB2X1M)                    0.50       1.16 f
  U1/Reg_File_reg[4][6]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[4][6]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[4][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[4][5]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[4][5]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U90/Y (OAI2BB2X1M)                    0.50       1.16 f
  U1/Reg_File_reg[4][5]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[4][5]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[4][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[4][4]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[4][4]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U89/Y (OAI2BB2X1M)                    0.50       1.16 f
  U1/Reg_File_reg[4][4]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[4][4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[4][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[4][3]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[4][3]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U88/Y (OAI2BB2X1M)                    0.50       1.16 f
  U1/Reg_File_reg[4][3]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[4][3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[4][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[4][2]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[4][2]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U87/Y (OAI2BB2X1M)                    0.50       1.16 f
  U1/Reg_File_reg[4][2]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[4][2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[4][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[4][1]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[4][1]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U86/Y (OAI2BB2X1M)                    0.50       1.16 f
  U1/Reg_File_reg[4][1]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[4][1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U1/Reg_File_reg[4][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1/Reg_File_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1/Reg_File_reg[4][0]/CK (DFFRQX2M)      0.00       0.00 r
  U1/Reg_File_reg[4][0]/Q (DFFRQX2M)       0.67       0.67 f
  U1/U85/Y (OAI2BB2X1M)                    0.50       1.16 f
  U1/Reg_File_reg[4][0]/D (DFFRQX2M)       0.00       1.16 f
  data arrival time                                   1.16

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1/Reg_File_reg[4][0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                         1.14


  Startpoint: U4/dut1/P/PAR_ERR_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: PAR_ERR (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut1/P/PAR_ERR_reg/CK (DFFRQX4M)      0.00       0.00 r
  U4/dut1/P/PAR_ERR_reg/Q (DFFRQX4M)       0.84       0.84 f
  U4/dut1/P/PAR_ERR (PARITY_CHECK)         0.00       0.84 f
  U4/dut1/PAR_ERR (UART_RX_width8)         0.00       0.84 f
  U4/PAR_ERR (UART_width8)                 0.00       0.84 f
  PAR_ERR (out)                            0.00       0.84 f
  data arrival time                                   0.84

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -54.25     -54.15
  data required time                                -54.15
  -----------------------------------------------------------
  data required time                                -54.15
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                        54.99


  Startpoint: U4/dut0/S/ser_data_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: TX_OUT (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/ser_data_reg/CK (DFFRX1M)                     0.00       0.00 r
  U4/dut0/S/ser_data_reg/Q (DFFRX1M)                      0.83       0.83 f
  U4/dut0/S/ser_data (serializer_data_width8)             0.00       0.83 f
  U4/dut0/U6/Y (AOI31X2M)                                 0.65       1.48 r
  U4/dut0/U5/Y (NOR2BX4M)                                 0.33       1.80 f
  U4/dut0/TX_OUT (UART_TX_width8)                         0.00       1.80 f
  U4/TX_OUT (UART_width8)                                 0.00       1.80 f
  TX_OUT (out)                                            0.00       1.80 f
  data arrival time                                                  1.80

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                       55.96


  Startpoint: U4/dut1/S1/STP_ERR_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: STP_ERR (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/S1/STP_ERR_reg/CK (DFFRQX1M)                    0.00       0.00 r
  U4/dut1/S1/STP_ERR_reg/Q (DFFRQX1M)                     0.65       0.65 r
  U4/dut1/S1/U3/Y (INVXLM)                                0.43       1.09 f
  U4/dut1/S1/U2/Y (CLKINVX4M)                             0.85       1.94 r
  U4/dut1/S1/STP_ERR (STOP_CHECK)                         0.00       1.94 r
  U4/dut1/STP_ERR (UART_RX_width8)                        0.00       1.94 r
  U4/STP_ERR (UART_width8)                                0.00       1.94 r
  STP_ERR (out)                                           0.00       1.94 r
  data arrival time                                                  1.94

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                       56.09


  Startpoint: U4/dut0/S/counter_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  U4/dut0/S/counter_reg[2]/QN (DFFRX4M)                   0.58       0.58 r
  U4/dut0/S/U19/Y (OAI32X2M)                              0.23       0.81 f
  U4/dut0/S/counter_reg[2]/D (DFFRX4M)                    0.00       0.81 f
  data arrival time                                                  0.81

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/counter_reg[2]/CK (DFFRX4M)                   0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/busy_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (DFFRX4M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/Q (DFFRX4M)              0.78       0.78 r
  U4/dut0/F/U17/Y (OAI211X2M)                             0.33       1.11 f
  U4/dut0/F/busy_reg/D (DFFRX1M)                          0.00       1.11 f
  data arrival time                                                  1.11

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/F/busy_reg/CK (DFFRX1M)                         0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: U4/dut0/F/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[0]/CK (DFFRX4M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[0]/Q (DFFRX4M)              0.86       0.86 r
  U4/dut0/F/U12/Y (OAI32X2M)                              0.28       1.15 f
  U4/dut0/F/current_state_reg[0]/D (DFFRX4M)              0.00       1.15 f
  data arrival time                                                  1.15

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/F/current_state_reg[0]/CK (DFFRX4M)             0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U4/dut0/S/counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[0]/CK (DFFRX4M)                   0.00       0.00 r
  U4/dut0/S/counter_reg[0]/QN (DFFRX4M)                   0.77       0.77 r
  U4/dut0/S/U23/Y (OAI22X1M)                              0.40       1.18 f
  U4/dut0/S/counter_reg[0]/D (DFFRX4M)                    0.00       1.18 f
  data arrival time                                                  1.18

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/counter_reg[0]/CK (DFFRX4M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U4/dut0/P/PAR_BIT_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/P/PAR_BIT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/P/PAR_BIT_reg/CK (DFFRX4M)       0.00       0.00 r
  U4/dut0/P/PAR_BIT_reg/Q (DFFRX4M)        0.75       0.75 f
  U4/dut0/P/U6/Y (OAI2BB2X1M)              0.46       1.21 f
  U4/dut0/P/PAR_BIT_reg/D (DFFRX4M)        0.00       1.21 f
  data arrival time                                   1.21

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/P/PAR_BIT_reg/CK (DFFRX4M)       0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         1.19


  Startpoint: U4/dut0/S/counter_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[3]/CK (DFFSQX2M)                  0.00       0.00 r
  U4/dut0/S/counter_reg[3]/Q (DFFSQX2M)                   0.68       0.68 f
  U4/dut0/S/U21/Y (OAI2B2X1M)                             0.48       1.16 f
  U4/dut0/S/counter_reg[3]/D (DFFSQX2M)                   0.00       1.16 f
  data arrival time                                                  1.16

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/counter_reg[3]/CK (DFFSQX2M)                  0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: U4/dut0/S/counter_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/S/counter_reg[1]/CK (DFFRX4M)                   0.00       0.00 r
  U4/dut0/S/counter_reg[1]/QN (DFFRX4M)                   0.87       0.87 r
  U4/dut0/S/U17/Y (OAI22X1M)                              0.46       1.32 f
  U4/dut0/S/counter_reg[1]/D (DFFRX4M)                    0.00       1.32 f
  data arrival time                                                  1.32

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/counter_reg[1]/CK (DFFRX4M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: U4/dut0/S/ser_data_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/S/ser_data_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut0/S/ser_data_reg/CK (DFFRX1M)      0.00       0.00 r
  U4/dut0/S/ser_data_reg/Q (DFFRX1M)       0.83       0.83 f
  U4/dut0/S/U24/Y (OAI2BB2X1M)             0.56       1.39 f
  U4/dut0/S/ser_data_reg/D (DFFRX1M)       0.00       1.39 f
  data arrival time                                   1.39

  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut0/S/ser_data_reg/CK (DFFRX1M)      0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.39
  -----------------------------------------------------------
  slack (MET)                                         1.37


  Startpoint: U4/dut0/F/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[2]/CK (DFFRX4M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[2]/QN (DFFRX4M)             0.64       0.64 f
  U4/dut0/F/U11/Y (NAND3X2M)                              0.50       1.14 r
  U4/dut0/F/U8/Y (OAI21X2M)                               0.29       1.43 f
  U4/dut0/F/current_state_reg[1]/D (DFFRX1M)              0.00       1.43 f
  data arrival time                                                  1.43

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/F/current_state_reg[1]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: U4/dut0/F/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U4/dut0/F/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut0/F/current_state_reg[0]/CK (DFFRX4M)             0.00       0.00 r
  U4/dut0/F/current_state_reg[0]/Q (DFFRX4M)              0.81       0.81 f
  U4/dut0/F/U16/Y (AOI2B1X1M)                             0.50       1.31 r
  U4/dut0/F/U15/Y (NOR2X2M)                               0.27       1.58 f
  U4/dut0/F/current_state_reg[2]/D (DFFRX4M)              0.00       1.58 f
  data arrival time                                                  1.58

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/F/current_state_reg[2]/CK (DFFRX4M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (MET)                                                        1.53


  Startpoint: U8/U2/R_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/S/mem_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[2]/CK (DFFRX4M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[2]/QN (DFFRX4M)                         0.79       0.79 r
  U8/U2/U3/Y (INVX6M)                                     0.52       1.31 f
  U8/U2/R_ADDR[2] (FIFO_RD)                               0.00       1.31 f
  U8/U0/R_ADDR[2] (FIFO_MEM_DATA_WIDTH8)                  0.00       1.31 f
  U8/U0/U120/Y (MX2X2M)                                   0.48       1.78 f
  U8/U0/RD_DATA[4] (FIFO_MEM_DATA_WIDTH8)                 0.00       1.78 f
  U8/RD_DATA[4] (FIFO_DATA_WIDTH8)                        0.00       1.78 f
  U4/RdData[4] (UART_width8)                              0.00       1.78 f
  U4/dut0/P_DATA[4] (UART_TX_width8)                      0.00       1.78 f
  U4/dut0/S/P_DATA[4] (serializer_data_width8)            0.00       1.78 f
  U4/dut0/S/mem_reg[4]/D (EDFFHQX1M)                      0.00       1.78 f
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/mem_reg[4]/CK (EDFFHQX1M)                     0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: U8/U2/R_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/S/mem_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[2]/CK (DFFRX4M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[2]/QN (DFFRX4M)                         0.79       0.79 r
  U8/U2/U3/Y (INVX6M)                                     0.52       1.31 f
  U8/U2/R_ADDR[2] (FIFO_RD)                               0.00       1.31 f
  U8/U0/R_ADDR[2] (FIFO_MEM_DATA_WIDTH8)                  0.00       1.31 f
  U8/U0/U137/Y (MX2X2M)                                   0.48       1.78 f
  U8/U0/RD_DATA[0] (FIFO_MEM_DATA_WIDTH8)                 0.00       1.78 f
  U8/RD_DATA[0] (FIFO_DATA_WIDTH8)                        0.00       1.78 f
  U4/RdData[0] (UART_width8)                              0.00       1.78 f
  U4/dut0/P_DATA[0] (UART_TX_width8)                      0.00       1.78 f
  U4/dut0/S/P_DATA[0] (serializer_data_width8)            0.00       1.78 f
  U4/dut0/S/mem_reg[0]/D (EDFFHQX1M)                      0.00       1.78 f
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/mem_reg[0]/CK (EDFFHQX1M)                     0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: U8/U2/R_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/S/mem_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[2]/CK (DFFRX4M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[2]/QN (DFFRX4M)                         0.79       0.79 r
  U8/U2/U3/Y (INVX6M)                                     0.52       1.31 f
  U8/U2/R_ADDR[2] (FIFO_RD)                               0.00       1.31 f
  U8/U0/R_ADDR[2] (FIFO_MEM_DATA_WIDTH8)                  0.00       1.31 f
  U8/U0/U114/Y (MX2X2M)                                   0.47       1.78 f
  U8/U0/RD_DATA[6] (FIFO_MEM_DATA_WIDTH8)                 0.00       1.78 f
  U8/RD_DATA[6] (FIFO_DATA_WIDTH8)                        0.00       1.78 f
  U4/RdData[6] (UART_width8)                              0.00       1.78 f
  U4/dut0/P_DATA[6] (UART_TX_width8)                      0.00       1.78 f
  U4/dut0/S/P_DATA[6] (serializer_data_width8)            0.00       1.78 f
  U4/dut0/S/mem_reg[6]/D (EDFFX1M)                        0.00       1.78 f
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/mem_reg[6]/CK (EDFFX1M)                       0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U8/U2/R_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/S/mem_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[2]/CK (DFFRX4M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[2]/QN (DFFRX4M)                         0.79       0.79 r
  U8/U2/U3/Y (INVX6M)                                     0.52       1.31 f
  U8/U2/R_ADDR[2] (FIFO_RD)                               0.00       1.31 f
  U8/U0/R_ADDR[2] (FIFO_MEM_DATA_WIDTH8)                  0.00       1.31 f
  U8/U0/U117/Y (MX2X2M)                                   0.47       1.78 f
  U8/U0/RD_DATA[5] (FIFO_MEM_DATA_WIDTH8)                 0.00       1.78 f
  U8/RD_DATA[5] (FIFO_DATA_WIDTH8)                        0.00       1.78 f
  U4/RdData[5] (UART_width8)                              0.00       1.78 f
  U4/dut0/P_DATA[5] (UART_TX_width8)                      0.00       1.78 f
  U4/dut0/S/P_DATA[5] (serializer_data_width8)            0.00       1.78 f
  U4/dut0/S/mem_reg[5]/D (EDFFX1M)                        0.00       1.78 f
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/mem_reg[5]/CK (EDFFX1M)                       0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U8/U2/R_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/S/mem_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[2]/CK (DFFRX4M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[2]/QN (DFFRX4M)                         0.79       0.79 r
  U8/U2/U3/Y (INVX6M)                                     0.52       1.31 f
  U8/U2/R_ADDR[2] (FIFO_RD)                               0.00       1.31 f
  U8/U0/R_ADDR[2] (FIFO_MEM_DATA_WIDTH8)                  0.00       1.31 f
  U8/U0/U134/Y (MX2X2M)                                   0.47       1.78 f
  U8/U0/RD_DATA[1] (FIFO_MEM_DATA_WIDTH8)                 0.00       1.78 f
  U8/RD_DATA[1] (FIFO_DATA_WIDTH8)                        0.00       1.78 f
  U4/RdData[1] (UART_width8)                              0.00       1.78 f
  U4/dut0/P_DATA[1] (UART_TX_width8)                      0.00       1.78 f
  U4/dut0/S/P_DATA[1] (serializer_data_width8)            0.00       1.78 f
  U4/dut0/S/mem_reg[1]/D (EDFFX1M)                        0.00       1.78 f
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/mem_reg[1]/CK (EDFFX1M)                       0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.96


  Startpoint: U8/U2/R_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/S/mem_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[2]/CK (DFFRX4M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[2]/QN (DFFRX4M)                         0.79       0.79 r
  U8/U2/U3/Y (INVX6M)                                     0.52       1.31 f
  U8/U2/R_ADDR[2] (FIFO_RD)                               0.00       1.31 f
  U8/U0/R_ADDR[2] (FIFO_MEM_DATA_WIDTH8)                  0.00       1.31 f
  U8/U0/U131/Y (MX2X2M)                                   0.48       1.78 f
  U8/U0/RD_DATA[3] (FIFO_MEM_DATA_WIDTH8)                 0.00       1.78 f
  U8/RD_DATA[3] (FIFO_DATA_WIDTH8)                        0.00       1.78 f
  U4/RdData[3] (UART_width8)                              0.00       1.78 f
  U4/dut0/P_DATA[3] (UART_TX_width8)                      0.00       1.78 f
  U4/dut0/S/P_DATA[3] (serializer_data_width8)            0.00       1.78 f
  U4/dut0/S/mem_reg[3]/D (EDFFX1M)                        0.00       1.78 f
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/mem_reg[3]/CK (EDFFX1M)                       0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: U8/U2/R_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/S/mem_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[2]/CK (DFFRX4M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[2]/QN (DFFRX4M)                         0.79       0.79 r
  U8/U2/U3/Y (INVX6M)                                     0.52       1.31 f
  U8/U2/R_ADDR[2] (FIFO_RD)                               0.00       1.31 f
  U8/U0/R_ADDR[2] (FIFO_MEM_DATA_WIDTH8)                  0.00       1.31 f
  U8/U0/U128/Y (MX2X2M)                                   0.48       1.78 f
  U8/U0/RD_DATA[2] (FIFO_MEM_DATA_WIDTH8)                 0.00       1.78 f
  U8/RD_DATA[2] (FIFO_DATA_WIDTH8)                        0.00       1.78 f
  U4/RdData[2] (UART_width8)                              0.00       1.78 f
  U4/dut0/P_DATA[2] (UART_TX_width8)                      0.00       1.78 f
  U4/dut0/S/P_DATA[2] (serializer_data_width8)            0.00       1.78 f
  U4/dut0/S/mem_reg[2]/D (EDFFX1M)                        0.00       1.78 f
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/mem_reg[2]/CK (EDFFX1M)                       0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: U8/U2/R_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4/dut0/S/mem_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[2]/CK (DFFRX4M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[2]/QN (DFFRX4M)                         0.79       0.79 r
  U8/U2/U3/Y (INVX6M)                                     0.52       1.31 f
  U8/U2/R_ADDR[2] (FIFO_RD)                               0.00       1.31 f
  U8/U0/R_ADDR[2] (FIFO_MEM_DATA_WIDTH8)                  0.00       1.31 f
  U8/U0/U123/Y (MX2X2M)                                   0.48       1.78 f
  U8/U0/RD_DATA[7] (FIFO_MEM_DATA_WIDTH8)                 0.00       1.78 f
  U8/RD_DATA[7] (FIFO_DATA_WIDTH8)                        0.00       1.78 f
  U4/RdData[7] (UART_width8)                              0.00       1.78 f
  U4/dut0/P_DATA[7] (UART_TX_width8)                      0.00       1.78 f
  U4/dut0/S/P_DATA[7] (serializer_data_width8)            0.00       1.78 f
  U4/dut0/S/mem_reg[7]/D (EDFFX1M)                        0.00       1.78 f
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/mem_reg[7]/CK (EDFFX1M)                       0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: U6/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut0/S/mem_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6/SYNC_RST_reg/CK (DFFRQX2M)                           0.00       0.00 r
  U6/SYNC_RST_reg/Q (DFFRQX2M)                            0.58       0.58 f
  U6/SYNC_RST (RST_SYNC_NUM_STAGES2_1)                    0.00       0.58 f
  U15/Y (INVX2M)                                          0.26       0.84 r
  U13/Y (INVX4M)                                          0.41       1.25 f
  U4/RST (UART_width8)                                    0.00       1.25 f
  U4/dut0/RST (UART_TX_width8)                            0.00       1.25 f
  U4/dut0/U4/Y (INVX2M)                                   0.36       1.61 r
  U4/dut0/U3/Y (INVX4M)                                   0.50       2.12 f
  U4/dut0/S/RST (serializer_data_width8)                  0.00       2.12 f
  U4/dut0/S/U3/Y (INVXLM)                                 0.65       2.76 r
  U4/dut0/S/U11/Y (NOR2X2M)                               0.41       3.17 f
  U4/dut0/S/mem_reg[7]/E (EDFFX1M)                        0.00       3.17 f
  data arrival time                                                  3.17

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/mem_reg[7]/CK (EDFFX1M)                       0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -3.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.33


  Startpoint: U6/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut0/S/mem_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6/SYNC_RST_reg/CK (DFFRQX2M)                           0.00       0.00 r
  U6/SYNC_RST_reg/Q (DFFRQX2M)                            0.58       0.58 f
  U6/SYNC_RST (RST_SYNC_NUM_STAGES2_1)                    0.00       0.58 f
  U15/Y (INVX2M)                                          0.26       0.84 r
  U13/Y (INVX4M)                                          0.41       1.25 f
  U4/RST (UART_width8)                                    0.00       1.25 f
  U4/dut0/RST (UART_TX_width8)                            0.00       1.25 f
  U4/dut0/U4/Y (INVX2M)                                   0.36       1.61 r
  U4/dut0/U3/Y (INVX4M)                                   0.50       2.12 f
  U4/dut0/S/RST (serializer_data_width8)                  0.00       2.12 f
  U4/dut0/S/U3/Y (INVXLM)                                 0.65       2.76 r
  U4/dut0/S/U11/Y (NOR2X2M)                               0.41       3.17 f
  U4/dut0/S/U10/Y (INVX2M)                                0.32       3.49 r
  U4/dut0/S/U7/Y (INVX4M)                                 0.41       3.90 f
  U4/dut0/S/mem_reg[6]/E (EDFFX1M)                        0.00       3.90 f
  data arrival time                                                  3.90

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/mem_reg[6]/CK (EDFFX1M)                       0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                        4.07


  Startpoint: U6/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut0/S/mem_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6/SYNC_RST_reg/CK (DFFRQX2M)                           0.00       0.00 r
  U6/SYNC_RST_reg/Q (DFFRQX2M)                            0.58       0.58 f
  U6/SYNC_RST (RST_SYNC_NUM_STAGES2_1)                    0.00       0.58 f
  U15/Y (INVX2M)                                          0.26       0.84 r
  U13/Y (INVX4M)                                          0.41       1.25 f
  U4/RST (UART_width8)                                    0.00       1.25 f
  U4/dut0/RST (UART_TX_width8)                            0.00       1.25 f
  U4/dut0/U4/Y (INVX2M)                                   0.36       1.61 r
  U4/dut0/U3/Y (INVX4M)                                   0.50       2.12 f
  U4/dut0/S/RST (serializer_data_width8)                  0.00       2.12 f
  U4/dut0/S/U3/Y (INVXLM)                                 0.65       2.76 r
  U4/dut0/S/U11/Y (NOR2X2M)                               0.41       3.17 f
  U4/dut0/S/U10/Y (INVX2M)                                0.32       3.49 r
  U4/dut0/S/U7/Y (INVX4M)                                 0.41       3.90 f
  U4/dut0/S/mem_reg[5]/E (EDFFX1M)                        0.00       3.90 f
  data arrival time                                                  3.90

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/mem_reg[5]/CK (EDFFX1M)                       0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                        4.07


  Startpoint: U6/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut0/S/mem_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6/SYNC_RST_reg/CK (DFFRQX2M)                           0.00       0.00 r
  U6/SYNC_RST_reg/Q (DFFRQX2M)                            0.58       0.58 f
  U6/SYNC_RST (RST_SYNC_NUM_STAGES2_1)                    0.00       0.58 f
  U15/Y (INVX2M)                                          0.26       0.84 r
  U13/Y (INVX4M)                                          0.41       1.25 f
  U4/RST (UART_width8)                                    0.00       1.25 f
  U4/dut0/RST (UART_TX_width8)                            0.00       1.25 f
  U4/dut0/U4/Y (INVX2M)                                   0.36       1.61 r
  U4/dut0/U3/Y (INVX4M)                                   0.50       2.12 f
  U4/dut0/S/RST (serializer_data_width8)                  0.00       2.12 f
  U4/dut0/S/U3/Y (INVXLM)                                 0.65       2.76 r
  U4/dut0/S/U11/Y (NOR2X2M)                               0.41       3.17 f
  U4/dut0/S/U10/Y (INVX2M)                                0.32       3.49 r
  U4/dut0/S/U7/Y (INVX4M)                                 0.41       3.90 f
  U4/dut0/S/mem_reg[3]/E (EDFFX1M)                        0.00       3.90 f
  data arrival time                                                  3.90

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/mem_reg[3]/CK (EDFFX1M)                       0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                        4.07


  Startpoint: U6/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut0/S/mem_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6/SYNC_RST_reg/CK (DFFRQX2M)                           0.00       0.00 r
  U6/SYNC_RST_reg/Q (DFFRQX2M)                            0.58       0.58 f
  U6/SYNC_RST (RST_SYNC_NUM_STAGES2_1)                    0.00       0.58 f
  U15/Y (INVX2M)                                          0.26       0.84 r
  U13/Y (INVX4M)                                          0.41       1.25 f
  U4/RST (UART_width8)                                    0.00       1.25 f
  U4/dut0/RST (UART_TX_width8)                            0.00       1.25 f
  U4/dut0/U4/Y (INVX2M)                                   0.36       1.61 r
  U4/dut0/U3/Y (INVX4M)                                   0.50       2.12 f
  U4/dut0/S/RST (serializer_data_width8)                  0.00       2.12 f
  U4/dut0/S/U3/Y (INVXLM)                                 0.65       2.76 r
  U4/dut0/S/U11/Y (NOR2X2M)                               0.41       3.17 f
  U4/dut0/S/U10/Y (INVX2M)                                0.32       3.49 r
  U4/dut0/S/U7/Y (INVX4M)                                 0.41       3.90 f
  U4/dut0/S/mem_reg[2]/E (EDFFX1M)                        0.00       3.90 f
  data arrival time                                                  3.90

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/mem_reg[2]/CK (EDFFX1M)                       0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                        4.07


  Startpoint: U6/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut0/S/mem_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6/SYNC_RST_reg/CK (DFFRQX2M)                           0.00       0.00 r
  U6/SYNC_RST_reg/Q (DFFRQX2M)                            0.58       0.58 f
  U6/SYNC_RST (RST_SYNC_NUM_STAGES2_1)                    0.00       0.58 f
  U15/Y (INVX2M)                                          0.26       0.84 r
  U13/Y (INVX4M)                                          0.41       1.25 f
  U4/RST (UART_width8)                                    0.00       1.25 f
  U4/dut0/RST (UART_TX_width8)                            0.00       1.25 f
  U4/dut0/U4/Y (INVX2M)                                   0.36       1.61 r
  U4/dut0/U3/Y (INVX4M)                                   0.50       2.12 f
  U4/dut0/S/RST (serializer_data_width8)                  0.00       2.12 f
  U4/dut0/S/U3/Y (INVXLM)                                 0.65       2.76 r
  U4/dut0/S/U11/Y (NOR2X2M)                               0.41       3.17 f
  U4/dut0/S/U10/Y (INVX2M)                                0.32       3.49 r
  U4/dut0/S/U7/Y (INVX4M)                                 0.41       3.90 f
  U4/dut0/S/mem_reg[1]/E (EDFFX1M)                        0.00       3.90 f
  data arrival time                                                  3.90

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/mem_reg[1]/CK (EDFFX1M)                       0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                        4.07


  Startpoint: U6/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut0/S/mem_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6/SYNC_RST_reg/CK (DFFRQX2M)                           0.00       0.00 r
  U6/SYNC_RST_reg/Q (DFFRQX2M)                            0.58       0.58 f
  U6/SYNC_RST (RST_SYNC_NUM_STAGES2_1)                    0.00       0.58 f
  U15/Y (INVX2M)                                          0.26       0.84 r
  U13/Y (INVX4M)                                          0.41       1.25 f
  U4/RST (UART_width8)                                    0.00       1.25 f
  U4/dut0/RST (UART_TX_width8)                            0.00       1.25 f
  U4/dut0/U4/Y (INVX2M)                                   0.36       1.61 r
  U4/dut0/U3/Y (INVX4M)                                   0.50       2.12 f
  U4/dut0/S/RST (serializer_data_width8)                  0.00       2.12 f
  U4/dut0/S/U3/Y (INVXLM)                                 0.65       2.76 r
  U4/dut0/S/U11/Y (NOR2X2M)                               0.41       3.17 f
  U4/dut0/S/U10/Y (INVX2M)                                0.32       3.49 r
  U4/dut0/S/U7/Y (INVX4M)                                 0.41       3.90 f
  U4/dut0/S/mem_reg[4]/E (EDFFHQX1M)                      0.00       3.90 f
  data arrival time                                                  3.90

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/mem_reg[4]/CK (EDFFHQX1M)                     0.00       0.10 r
  library hold time                                      -0.38      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                        4.18


  Startpoint: U6/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut0/S/mem_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6/SYNC_RST_reg/CK (DFFRQX2M)                           0.00       0.00 r
  U6/SYNC_RST_reg/Q (DFFRQX2M)                            0.58       0.58 f
  U6/SYNC_RST (RST_SYNC_NUM_STAGES2_1)                    0.00       0.58 f
  U15/Y (INVX2M)                                          0.26       0.84 r
  U13/Y (INVX4M)                                          0.41       1.25 f
  U4/RST (UART_width8)                                    0.00       1.25 f
  U4/dut0/RST (UART_TX_width8)                            0.00       1.25 f
  U4/dut0/U4/Y (INVX2M)                                   0.36       1.61 r
  U4/dut0/U3/Y (INVX4M)                                   0.50       2.12 f
  U4/dut0/S/RST (serializer_data_width8)                  0.00       2.12 f
  U4/dut0/S/U3/Y (INVXLM)                                 0.65       2.76 r
  U4/dut0/S/U11/Y (NOR2X2M)                               0.41       3.17 f
  U4/dut0/S/U10/Y (INVX2M)                                0.32       3.49 r
  U4/dut0/S/U7/Y (INVX4M)                                 0.41       3.90 f
  U4/dut0/S/mem_reg[0]/E (EDFFHQX1M)                      0.00       3.90 f
  data arrival time                                                  3.90

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut0/S/mem_reg[0]/CK (EDFFHQX1M)                     0.00       0.10 r
  library hold time                                      -0.38      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -3.90
  --------------------------------------------------------------------------
  slack (MET)                                                        4.18


  Startpoint: U8/D1/Q_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[3]/CK (EDFFHQX1M)            0.00       0.00 r
  U8/D1/Q_reg[3]/Q (EDFFHQX1M)             0.43       0.43 f
  U8/D1/OUT_reg[3]/D (DFFRQX1M)            0.00       0.43 f
  data arrival time                                   0.43

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D1/OUT_reg[3]/CK (DFFRQX1M)           0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: U8/D1/Q_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[2]/CK (EDFFHQX1M)            0.00       0.00 r
  U8/D1/Q_reg[2]/Q (EDFFHQX1M)             0.43       0.43 f
  U8/D1/OUT_reg[2]/D (DFFRQX1M)            0.00       0.43 f
  data arrival time                                   0.43

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D1/OUT_reg[2]/CK (DFFRQX1M)           0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: U8/D1/Q_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[1]/CK (EDFFHQX1M)            0.00       0.00 r
  U8/D1/Q_reg[1]/Q (EDFFHQX1M)             0.43       0.43 f
  U8/D1/OUT_reg[1]/D (DFFRQX1M)            0.00       0.43 f
  data arrival time                                   0.43

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D1/OUT_reg[1]/CK (DFFRQX1M)           0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: U8/D1/Q_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/D1/OUT_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/D1/Q_reg[0]/CK (EDFFHQX1M)            0.00       0.00 r
  U8/D1/Q_reg[0]/Q (EDFFHQX1M)             0.43       0.43 f
  U8/D1/OUT_reg[0]/D (DFFRQX1M)            0.00       0.43 f
  data arrival time                                   0.43

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/D1/OUT_reg[0]/CK (DFFRQX1M)           0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: U4/dut0/F/busy_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U7/Q_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  U4/dut0/F/busy_reg/CK (DFFRX1M)          0.00    8680.56 r
  U4/dut0/F/busy_reg/Q (DFFRX1M)           0.66    8681.22 f
  U4/dut0/F/busy (fsm)                     0.00    8681.22 f
  U4/dut0/busy (UART_TX_width8)            0.00    8681.22 f
  U4/busy (UART_width8)                    0.00    8681.22 f
  U7/LVL_SIG (Pulse_Gen)                   0.00    8681.22 f
  U7/Q_reg[0]/D (DFFRQX1M)                 0.00    8681.22 f
  data arrival time                                8681.22

  clock TX_CLK (rise edge)              8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                        0.10    8680.66
  U7/Q_reg[0]/CK (DFFRQX1M)                0.00    8680.66 r
  library hold time                       -0.05    8680.61
  data required time                               8680.61
  -----------------------------------------------------------
  data required time                               8680.61
  data arrival time                               -8681.22
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: U8/U2/R_PTR_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[3]/CK (DFFRX4M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[3]/Q (DFFRX4M)                          0.81       0.81 f
  U8/U2/r_gray_out_reg[3]/D (DFFRQX1M)                    0.00       0.81 f
  data arrival time                                                  0.81

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8/U2/r_gray_out_reg[3]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U7/Q_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U7/Q_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U7/Q_reg[0]/CK (DFFRQX1M)                0.00       0.00 r
  U7/Q_reg[0]/Q (DFFRQX1M)                 0.82       0.82 f
  U7/Q_reg[1]/D (DFFRQX1M)                 0.00       0.82 f
  data arrival time                                   0.82

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U7/Q_reg[1]/CK (DFFRQX1M)                0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: U8/U2/R_PTR_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U2/R_PTR_reg[3]/CK (DFFRX4M)          0.00       0.00 r
  U8/U2/R_PTR_reg[3]/QN (DFFRX4M)          0.58       0.58 r
  U8/U2/U21/Y (OAI211X2M)                  0.35       0.93 f
  U8/U2/R_PTR_reg[3]/D (DFFRX4M)           0.00       0.93 f
  data arrival time                                   0.93

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U2/R_PTR_reg[3]/CK (DFFRX4M)          0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: U8/U2/R_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[2]/CK (DFFRX4M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[2]/QN (DFFRX4M)                         0.70       0.70 f
  U8/U2/U14/Y (XNOR2X2M)                                  0.34       1.04 f
  U8/U2/r_gray_out_reg[1]/D (DFFRQX1M)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8/U2/r_gray_out_reg[1]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U8/U2/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[1]/CK (DFFRQX4M)                        0.00       0.00 r
  U8/U2/R_PTR_reg[1]/Q (DFFRQX4M)                         0.76       0.76 f
  U8/U2/U24/Y (XNOR2X2M)                                  0.33       1.09 f
  U8/U2/r_gray_out_reg[0]/D (DFFRQX1M)                    0.00       1.09 f
  data arrival time                                                  1.09

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8/U2/r_gray_out_reg[0]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U8/U2/R_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/r_gray_out_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8/U2/R_PTR_reg[2]/CK (DFFRX4M)                         0.00       0.00 r
  U8/U2/R_PTR_reg[2]/QN (DFFRX4M)                         0.79       0.79 r
  U8/U2/U17/Y (OAI21X2M)                                  0.33       1.12 f
  U8/U2/r_gray_out_reg[2]/D (DFFRQX1M)                    0.00       1.12 f
  data arrival time                                                  1.12

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U8/U2/r_gray_out_reg[2]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U8/U2/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U2/R_PTR_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  U8/U2/R_PTR_reg[1]/Q (DFFRQX4M)          0.76       0.76 f
  U8/U2/U13/Y (CLKXOR2X2M)                 0.43       1.19 f
  U8/U2/R_PTR_reg[1]/D (DFFRQX4M)          0.00       1.19 f
  data arrival time                                   1.19

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U2/R_PTR_reg[1]/CK (DFFRQX4M)         0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: U8/U2/R_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U2/R_PTR_reg[0]/CK (DFFRX1M)          0.00       0.00 r
  U8/U2/R_PTR_reg[0]/Q (DFFRX1M)           0.84       0.84 f
  U8/U2/U16/Y (XNOR2X2M)                   0.37       1.21 f
  U8/U2/R_PTR_reg[0]/D (DFFRX1M)           0.00       1.21 f
  data arrival time                                   1.21

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U2/R_PTR_reg[0]/CK (DFFRX1M)          0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: U8/U2/R_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U8/U2/R_PTR_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U8/U2/R_PTR_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  U8/U2/R_PTR_reg[1]/Q (DFFRQX4M)          0.76       0.76 f
  U8/U2/U18/Y (NAND2X2M)                   0.50       1.26 r
  U8/U2/U15/Y (XNOR2X2M)                   0.35       1.61 f
  U8/U2/R_PTR_reg[2]/D (DFFRX4M)           0.00       1.61 f
  data arrival time                                   1.61

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U8/U2/R_PTR_reg[2]/CK (DFFRX4M)          0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (MET)                                         1.57


  Startpoint: U6/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8/D1/Q_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U6/SYNC_RST_reg/CK (DFFRQX2M)                           0.00    8680.56 r
  U6/SYNC_RST_reg/Q (DFFRQX2M)                            0.58    8681.14 f
  U6/SYNC_RST (RST_SYNC_NUM_STAGES2_1)                    0.00    8681.14 f
  U15/Y (INVX2M)                                          0.26    8681.40 r
  U13/Y (INVX4M)                                          0.41    8681.81 f
  U8/R_RST (FIFO_DATA_WIDTH8)                             0.00    8681.81 f
  U8/U7/Y (INVX2M)                                        0.34    8682.16 r
  U8/U6/Y (INVX2M)                                        0.47    8682.62 f
  U8/D1/RST (DATA_SYNC_1)                                 0.00    8682.62 f
  U8/D1/U4/Y (INVX2M)                                     0.38    8683.01 r
  U8/D1/U3/Y (INVX4M)                                     0.47    8683.48 f
  U8/D1/Q_reg[3]/E (EDFFHQX1M)                            0.00    8683.48 f
  data arrival time                                               8683.48

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                       0.10    8680.66
  U8/D1/Q_reg[3]/CK (EDFFHQX1M)                           0.00    8680.66 r
  library hold time                                      -0.40    8680.26
  data required time                                              8680.26
  --------------------------------------------------------------------------
  data required time                                              8680.26
  data arrival time                                              -8683.48
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: U6/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8/D1/Q_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U6/SYNC_RST_reg/CK (DFFRQX2M)                           0.00    8680.56 r
  U6/SYNC_RST_reg/Q (DFFRQX2M)                            0.58    8681.14 f
  U6/SYNC_RST (RST_SYNC_NUM_STAGES2_1)                    0.00    8681.14 f
  U15/Y (INVX2M)                                          0.26    8681.40 r
  U13/Y (INVX4M)                                          0.41    8681.81 f
  U8/R_RST (FIFO_DATA_WIDTH8)                             0.00    8681.81 f
  U8/U7/Y (INVX2M)                                        0.34    8682.16 r
  U8/U6/Y (INVX2M)                                        0.47    8682.62 f
  U8/D1/RST (DATA_SYNC_1)                                 0.00    8682.62 f
  U8/D1/U4/Y (INVX2M)                                     0.38    8683.01 r
  U8/D1/U3/Y (INVX4M)                                     0.47    8683.48 f
  U8/D1/Q_reg[2]/E (EDFFHQX1M)                            0.00    8683.48 f
  data arrival time                                               8683.48

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                       0.10    8680.66
  U8/D1/Q_reg[2]/CK (EDFFHQX1M)                           0.00    8680.66 r
  library hold time                                      -0.40    8680.26
  data required time                                              8680.26
  --------------------------------------------------------------------------
  data required time                                              8680.26
  data arrival time                                              -8683.48
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: U6/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8/D1/Q_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U6/SYNC_RST_reg/CK (DFFRQX2M)                           0.00    8680.56 r
  U6/SYNC_RST_reg/Q (DFFRQX2M)                            0.58    8681.14 f
  U6/SYNC_RST (RST_SYNC_NUM_STAGES2_1)                    0.00    8681.14 f
  U15/Y (INVX2M)                                          0.26    8681.40 r
  U13/Y (INVX4M)                                          0.41    8681.81 f
  U8/R_RST (FIFO_DATA_WIDTH8)                             0.00    8681.81 f
  U8/U7/Y (INVX2M)                                        0.34    8682.16 r
  U8/U6/Y (INVX2M)                                        0.47    8682.62 f
  U8/D1/RST (DATA_SYNC_1)                                 0.00    8682.62 f
  U8/D1/U4/Y (INVX2M)                                     0.38    8683.01 r
  U8/D1/U3/Y (INVX4M)                                     0.47    8683.48 f
  U8/D1/Q_reg[1]/E (EDFFHQX1M)                            0.00    8683.48 f
  data arrival time                                               8683.48

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                       0.10    8680.66
  U8/D1/Q_reg[1]/CK (EDFFHQX1M)                           0.00    8680.66 r
  library hold time                                      -0.40    8680.26
  data required time                                              8680.26
  --------------------------------------------------------------------------
  data required time                                              8680.26
  data arrival time                                              -8683.48
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: U6/SYNC_RST_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8/D1/Q_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  U6/SYNC_RST_reg/CK (DFFRQX2M)                           0.00    8680.56 r
  U6/SYNC_RST_reg/Q (DFFRQX2M)                            0.58    8681.14 f
  U6/SYNC_RST (RST_SYNC_NUM_STAGES2_1)                    0.00    8681.14 f
  U15/Y (INVX2M)                                          0.26    8681.40 r
  U13/Y (INVX4M)                                          0.41    8681.81 f
  U8/R_RST (FIFO_DATA_WIDTH8)                             0.00    8681.81 f
  U8/U7/Y (INVX2M)                                        0.34    8682.16 r
  U8/U6/Y (INVX2M)                                        0.47    8682.62 f
  U8/D1/RST (DATA_SYNC_1)                                 0.00    8682.62 f
  U8/D1/U4/Y (INVX2M)                                     0.38    8683.01 r
  U8/D1/U3/Y (INVX4M)                                     0.47    8683.48 f
  U8/D1/Q_reg[0]/E (EDFFHQX1M)                            0.00    8683.48 f
  data arrival time                                               8683.48

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                       0.10    8680.66
  U8/D1/Q_reg[0]/CK (EDFFHQX1M)                           0.00    8680.66 r
  library hold time                                      -0.40    8680.26
  data required time                                              8680.26
  --------------------------------------------------------------------------
  data required time                                              8680.26
  data arrival time                                              -8683.48
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: U6/Q_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U6/Q_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  U6/Q_reg[1]/Q (DFFRQX2M)                 0.57       0.57 f
  U6/SYNC_RST_reg/D (DFFRQX2M)             0.00       0.57 f
  data arrival time                                   0.57

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U6/SYNC_RST_reg/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: U6/Q_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U6/Q_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  U6/Q_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U6/Q_reg[0]/Q (DFFRQX2M)                 0.57       0.57 f
  U6/Q_reg[1]/D (DFFRQX2M)                 0.00       0.57 f
  data arrival time                                   0.57

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U6/Q_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: U4/dut1/D1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/counter_reg[0]/CK (DFFSX2M)                  0.00       0.00 r
  U4/dut1/D1/counter_reg[0]/QN (DFFSX2M)                  0.69       0.69 f
  U4/dut1/D1/U17/Y (XNOR2X2M)                             0.36       1.05 f
  U4/dut1/D1/counter_reg[0]/D (DFFSX2M)                   0.00       1.05 f
  data arrival time                                                  1.05

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/counter_reg[0]/CK (DFFSX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: U10/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/div_clk_reg/CK (DFFRQX2M)            0.00       0.00 r
  U10/div_clk_reg/Q (DFFRQX2M)             0.67       0.67 f
  U10/U24/Y (CLKXOR2X2M)                   0.41       1.09 f
  U10/div_clk_reg/D (DFFRQX2M)             0.00       1.09 f
  data arrival time                                   1.09

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U10/div_clk_reg/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.09
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: U11/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/div_clk_reg/CK (DFFRQX2M)            0.00       0.00 r
  U11/div_clk_reg/Q (DFFRQX2M)             0.67       0.67 f
  U11/U21/Y (CLKXOR2X2M)                   0.41       1.09 f
  U11/div_clk_reg/D (DFFRQX2M)             0.00       1.09 f
  data arrival time                                   1.09

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/div_clk_reg/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.09
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: U4/dut1/E/EDGE_CNT_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[0]/CK (DFFRHQX8M)                0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[0]/Q (DFFRHQX8M)                 0.57       0.57 f
  U4/dut1/E/U45/Y (AO22X1M)                               0.53       1.10 f
  U4/dut1/E/EDGE_CNT_reg[0]/D (DFFRHQX8M)                 0.00       1.10 f
  data arrival time                                                  1.10

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/E/EDGE_CNT_reg[0]/CK (DFFRHQX8M)                0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: U11/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/flag_reg/CK (DFFRQX2M)               0.00       0.00 r
  U11/flag_reg/Q (DFFRQX2M)                0.75       0.75 f
  U11/U34/Y (CLKXOR2X2M)                   0.44       1.19 f
  U11/flag_reg/D (DFFRQX2M)                0.00       1.19 f
  data arrival time                                   1.19

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/flag_reg/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: U10/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/flag_reg/CK (DFFRQX2M)               0.00       0.00 r
  U10/flag_reg/Q (DFFRQX2M)                0.75       0.75 f
  U10/U37/Y (CLKXOR2X2M)                   0.44       1.19 f
  U10/flag_reg/D (DFFRQX2M)                0.00       1.19 f
  data arrival time                                   1.19

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U10/flag_reg/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: U4/dut1/E/BIT_CNT_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/BIT_CNT_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/BIT_CNT_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U4/dut1/E/BIT_CNT_reg[0]/Q (DFFRQX2M)                   0.90       0.90 r
  U4/dut1/E/U37/Y (OAI32X2M)                              0.35       1.25 f
  U4/dut1/E/BIT_CNT_reg[0]/D (DFFRQX2M)                   0.00       1.25 f
  data arrival time                                                  1.25

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/E/BIT_CNT_reg[0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U4/dut1/S0/STRT_GLITCH_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/S0/STRT_GLITCH_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/S0/STRT_GLITCH_reg/CK (DFFRQX1M)                0.00       0.00 r
  U4/dut1/S0/STRT_GLITCH_reg/Q (DFFRQX1M)                 0.84       0.84 f
  U4/dut1/S0/U2/Y (AO2B2X2M)                              0.44       1.28 f
  U4/dut1/S0/STRT_GLITCH_reg/D (DFFRQX1M)                 0.00       1.28 f
  data arrival time                                                  1.28

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/S0/STRT_GLITCH_reg/CK (DFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U4/dut1/D0/sample2_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D0/sample2_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D0/sample2_reg/CK (DFFRQX2M)                    0.00       0.00 r
  U4/dut1/D0/sample2_reg/Q (DFFRQX2M)                     0.75       0.75 f
  U4/dut1/D0/U10/Y (OAI2BB2X1M)                           0.52       1.28 f
  U4/dut1/D0/sample2_reg/D (DFFRQX2M)                     0.00       1.28 f
  data arrival time                                                  1.28

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D0/sample2_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U4/dut1/D0/sample1_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D0/sample1_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D0/sample1_reg/CK (DFFRQX2M)                    0.00       0.00 r
  U4/dut1/D0/sample1_reg/Q (DFFRQX2M)                     0.75       0.75 f
  U4/dut1/D0/U18/Y (OAI2BB2X1M)                           0.53       1.28 f
  U4/dut1/D0/sample1_reg/D (DFFRQX2M)                     0.00       1.28 f
  data arrival time                                                  1.28

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D0/sample1_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U4/dut1/D1/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/P_DATA_reg[5]/CK (DFFRQX2M)                  0.00       0.00 r
  U4/dut1/D1/P_DATA_reg[5]/Q (DFFRQX2M)                   0.75       0.75 f
  U4/dut1/D1/U32/Y (OAI21X2M)                             0.34       1.09 r
  U4/dut1/D1/U31/Y (OAI21X2M)                             0.23       1.32 f
  U4/dut1/D1/P_DATA_reg[5]/D (DFFRQX2M)                   0.00       1.32 f
  data arrival time                                                  1.32

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/P_DATA_reg[5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U4/dut1/D1/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/P_DATA_reg[1]/CK (DFFRQX2M)                  0.00       0.00 r
  U4/dut1/D1/P_DATA_reg[1]/Q (DFFRQX2M)                   0.75       0.75 f
  U4/dut1/D1/U26/Y (OAI21X2M)                             0.34       1.09 r
  U4/dut1/D1/U25/Y (OAI21X2M)                             0.23       1.32 f
  U4/dut1/D1/P_DATA_reg[1]/D (DFFRQX2M)                   0.00       1.32 f
  data arrival time                                                  1.32

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/P_DATA_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U4/dut1/D1/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/P_DATA_reg[4]/CK (DFFRQX2M)                  0.00       0.00 r
  U4/dut1/D1/P_DATA_reg[4]/Q (DFFRQX2M)                   0.75       0.75 f
  U4/dut1/D1/U24/Y (OAI21X2M)                             0.34       1.09 r
  U4/dut1/D1/U23/Y (OAI21X2M)                             0.23       1.32 f
  U4/dut1/D1/P_DATA_reg[4]/D (DFFRQX2M)                   0.00       1.32 f
  data arrival time                                                  1.32

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/P_DATA_reg[4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U4/dut1/D1/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/P_DATA_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U4/dut1/D1/P_DATA_reg[0]/Q (DFFRQX2M)                   0.75       0.75 f
  U4/dut1/D1/U22/Y (OAI21X2M)                             0.34       1.09 r
  U4/dut1/D1/U21/Y (OAI21X2M)                             0.23       1.32 f
  U4/dut1/D1/P_DATA_reg[0]/D (DFFRQX2M)                   0.00       1.32 f
  data arrival time                                                  1.32

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/P_DATA_reg[0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U4/dut1/D1/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/P_DATA_reg[7]/CK (DFFRQX2M)                  0.00       0.00 r
  U4/dut1/D1/P_DATA_reg[7]/Q (DFFRQX2M)                   0.76       0.76 f
  U4/dut1/D1/U36/Y (OAI21X2M)                             0.34       1.09 r
  U4/dut1/D1/U35/Y (OAI21X2M)                             0.23       1.32 f
  U4/dut1/D1/P_DATA_reg[7]/D (DFFRQX2M)                   0.00       1.32 f
  data arrival time                                                  1.32

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/P_DATA_reg[7]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U4/dut1/D1/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/P_DATA_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  U4/dut1/D1/P_DATA_reg[3]/Q (DFFRQX2M)                   0.76       0.76 f
  U4/dut1/D1/U30/Y (OAI21X2M)                             0.34       1.09 r
  U4/dut1/D1/U29/Y (OAI21X2M)                             0.23       1.32 f
  U4/dut1/D1/P_DATA_reg[3]/D (DFFRQX2M)                   0.00       1.32 f
  data arrival time                                                  1.32

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/P_DATA_reg[3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U4/dut1/D1/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/P_DATA_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  U4/dut1/D1/P_DATA_reg[6]/Q (DFFRQX2M)                   0.76       0.76 f
  U4/dut1/D1/U34/Y (OAI21X2M)                             0.34       1.10 r
  U4/dut1/D1/U33/Y (OAI21X2M)                             0.23       1.32 f
  U4/dut1/D1/P_DATA_reg[6]/D (DFFRQX2M)                   0.00       1.32 f
  data arrival time                                                  1.32

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/P_DATA_reg[6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U4/dut1/D1/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/P_DATA_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U4/dut1/D1/P_DATA_reg[2]/Q (DFFRQX2M)                   0.76       0.76 f
  U4/dut1/D1/U28/Y (OAI21X2M)                             0.34       1.10 r
  U4/dut1/D1/U27/Y (OAI21X2M)                             0.23       1.32 f
  U4/dut1/D1/P_DATA_reg[2]/D (DFFRQX2M)                   0.00       1.32 f
  data arrival time                                                  1.32

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/P_DATA_reg[2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U10/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  U10/counter_reg[1]/Q (DFFRQX4M)          0.80       0.80 f
  U10/U29/Y (AO22X1M)                      0.54       1.33 f
  U10/counter_reg[1]/D (DFFRQX4M)          0.00       1.33 f
  data arrival time                                   1.33

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U10/counter_reg[1]/CK (DFFRQX4M)         0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.33
  -----------------------------------------------------------
  slack (MET)                                         1.29


  Startpoint: U11/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  U11/counter_reg[1]/Q (DFFRQX4M)          0.80       0.80 f
  U11/U26/Y (AO22X1M)                      0.54       1.33 f
  U11/counter_reg[1]/D (DFFRQX4M)          0.00       1.33 f
  data arrival time                                   1.33

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/counter_reg[1]/CK (DFFRQX4M)         0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.33
  -----------------------------------------------------------
  slack (MET)                                         1.29


  Startpoint: U10/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U10/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U10/U36/Y (AO22X1M)                      0.54       1.34 f
  U10/counter_reg[0]/D (DFFRQX4M)          0.00       1.34 f
  data arrival time                                   1.34

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U10/counter_reg[0]/CK (DFFRQX4M)         0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.30


  Startpoint: U11/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[0]/CK (DFFRQX4M)         0.00       0.00 r
  U11/counter_reg[0]/Q (DFFRQX4M)          0.80       0.80 f
  U11/U33/Y (AO22X1M)                      0.54       1.34 f
  U11/counter_reg[0]/D (DFFRQX4M)          0.00       1.34 f
  data arrival time                                   1.34

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/counter_reg[0]/CK (DFFRQX4M)         0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         1.30


  Startpoint: U4/dut1/D0/sample3_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D0/sample3_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D0/sample3_reg/CK (DFFRQX1M)                    0.00       0.00 r
  U4/dut1/D0/sample3_reg/Q (DFFRQX1M)                     0.83       0.83 f
  U4/dut1/D0/U15/Y (OAI2BB2X1M)                           0.55       1.38 f
  U4/dut1/D0/sample3_reg/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D0/sample3_reg/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: U4/dut1/E/EDGE_CNT_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[4]/CK (DFFRQX4M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[4]/Q (DFFRQX4M)                  0.85       0.85 f
  U4/dut1/E/U50/Y (AO22X1M)                               0.56       1.41 f
  U4/dut1/E/EDGE_CNT_reg[4]/D (DFFRQX4M)                  0.00       1.41 f
  data arrival time                                                  1.41

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/E/EDGE_CNT_reg[4]/CK (DFFRQX4M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: U4/dut1/P/PAR_ERR_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/P/PAR_ERR_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U4/dut1/P/PAR_ERR_reg/CK (DFFRQX4M)      0.00       0.00 r
  U4/dut1/P/PAR_ERR_reg/Q (DFFRQX4M)       0.84       0.84 f
  U4/dut1/P/U2/Y (OAI2BB2X1M)              0.56       1.40 f
  U4/dut1/P/PAR_ERR_reg/D (DFFRQX4M)       0.00       1.40 f
  data arrival time                                   1.40

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U4/dut1/P/PAR_ERR_reg/CK (DFFRQX4M)      0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.40
  -----------------------------------------------------------
  slack (MET)                                         1.37


  Startpoint: U10/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[7]/CK (DFFRQX2M)         0.00       0.00 r
  U10/counter_reg[7]/Q (DFFRQX2M)          0.83       0.83 f
  U10/U35/Y (AO22X1M)                      0.58       1.41 f
  U10/counter_reg[7]/D (DFFRQX2M)          0.00       1.41 f
  data arrival time                                   1.41

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U10/counter_reg[7]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: U11/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[7]/CK (DFFRQX2M)         0.00       0.00 r
  U11/counter_reg[7]/Q (DFFRQX2M)          0.83       0.83 f
  U11/U32/Y (AO22X1M)                      0.58       1.41 f
  U11/counter_reg[7]/D (DFFRQX2M)          0.00       1.41 f
  data arrival time                                   1.41

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/counter_reg[7]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: U10/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  U10/counter_reg[2]/Q (DFFRQX2M)          0.84       0.84 f
  U10/U30/Y (AO22X1M)                      0.58       1.41 f
  U10/counter_reg[2]/D (DFFRQX2M)          0.00       1.41 f
  data arrival time                                   1.41

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U10/counter_reg[2]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: U11/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  U11/counter_reg[2]/Q (DFFRQX2M)          0.84       0.84 f
  U11/U27/Y (AO22X1M)                      0.58       1.41 f
  U11/counter_reg[2]/D (DFFRQX2M)          0.00       1.41 f
  data arrival time                                   1.41

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/counter_reg[2]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: U10/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[6]/CK (DFFRQX2M)         0.00       0.00 r
  U10/counter_reg[6]/Q (DFFRQX2M)          0.84       0.84 f
  U10/U34/Y (AO22X1M)                      0.58       1.41 f
  U10/counter_reg[6]/D (DFFRQX2M)          0.00       1.41 f
  data arrival time                                   1.41

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U10/counter_reg[6]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: U10/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[5]/CK (DFFRQX2M)         0.00       0.00 r
  U10/counter_reg[5]/Q (DFFRQX2M)          0.84       0.84 f
  U10/U33/Y (AO22X1M)                      0.58       1.41 f
  U10/counter_reg[5]/D (DFFRQX2M)          0.00       1.41 f
  data arrival time                                   1.41

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U10/counter_reg[5]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: U10/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[4]/CK (DFFRQX2M)         0.00       0.00 r
  U10/counter_reg[4]/Q (DFFRQX2M)          0.84       0.84 f
  U10/U32/Y (AO22X1M)                      0.58       1.41 f
  U10/counter_reg[4]/D (DFFRQX2M)          0.00       1.41 f
  data arrival time                                   1.41

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U10/counter_reg[4]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: U10/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U10/counter_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U10/counter_reg[3]/Q (DFFRQX2M)          0.84       0.84 f
  U10/U31/Y (AO22X1M)                      0.58       1.41 f
  U10/counter_reg[3]/D (DFFRQX2M)          0.00       1.41 f
  data arrival time                                   1.41

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U10/counter_reg[3]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: U11/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[6]/CK (DFFRQX2M)         0.00       0.00 r
  U11/counter_reg[6]/Q (DFFRQX2M)          0.84       0.84 f
  U11/U31/Y (AO22X1M)                      0.58       1.41 f
  U11/counter_reg[6]/D (DFFRQX2M)          0.00       1.41 f
  data arrival time                                   1.41

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/counter_reg[6]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: U11/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[5]/CK (DFFRQX2M)         0.00       0.00 r
  U11/counter_reg[5]/Q (DFFRQX2M)          0.84       0.84 f
  U11/U30/Y (AO22X1M)                      0.58       1.41 f
  U11/counter_reg[5]/D (DFFRQX2M)          0.00       1.41 f
  data arrival time                                   1.41

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/counter_reg[5]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: U11/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[4]/CK (DFFRQX2M)         0.00       0.00 r
  U11/counter_reg[4]/Q (DFFRQX2M)          0.84       0.84 f
  U11/U29/Y (AO22X1M)                      0.58       1.41 f
  U11/counter_reg[4]/D (DFFRQX2M)          0.00       1.41 f
  data arrival time                                   1.41

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/counter_reg[4]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: U11/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U11/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U11/counter_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U11/counter_reg[3]/Q (DFFRQX2M)          0.84       0.84 f
  U11/U28/Y (AO22X1M)                      0.58       1.41 f
  U11/counter_reg[3]/D (DFFRQX2M)          0.00       1.41 f
  data arrival time                                   1.41

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U11/counter_reg[3]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: U4/dut1/E/EDGE_CNT_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[3]/CK (DFFRQX4M)                 0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[3]/Q (DFFRQX4M)                  0.88       0.88 f
  U4/dut1/E/U48/Y (AO22X1M)                               0.58       1.46 f
  U4/dut1/E/EDGE_CNT_reg[3]/D (DFFRQX4M)                  0.00       1.46 f
  data arrival time                                                  1.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/E/EDGE_CNT_reg[3]/CK (DFFRQX4M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: U4/dut1/E/BIT_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/BIT_CNT_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/BIT_CNT_reg[1]/CK (DFFRQX4M)                  0.00       0.00 r
  U4/dut1/E/BIT_CNT_reg[1]/Q (DFFRQX4M)                   0.85       0.85 f
  U4/dut1/E/U6/Y (NAND4X2M)                               0.41       1.27 r
  U4/dut1/E/U40/Y (OAI21X2M)                              0.23       1.50 f
  U4/dut1/E/BIT_CNT_reg[3]/D (DFFRQX4M)                   0.00       1.50 f
  data arrival time                                                  1.50

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/E/BIT_CNT_reg[3]/CK (DFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: U4/dut1/D1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/counter_reg[2]/CK (DFFSX1M)                  0.00       0.00 r
  U4/dut1/D1/counter_reg[2]/QN (DFFSX1M)                  0.61       0.61 r
  U4/dut1/D1/U6/Y (INVX2M)                                0.43       1.03 f
  U4/dut1/D1/U19/Y (OAI2B2X1M)                            0.51       1.55 f
  U4/dut1/D1/counter_reg[2]/D (DFFSX1M)                   0.00       1.55 f
  data arrival time                                                  1.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/counter_reg[2]/CK (DFFSX1M)                  0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: U4/dut1/E/EDGE_CNT_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[0]/CK (DFFRHQX8M)                0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[0]/Q (DFFRHQX8M)                 0.57       0.57 f
  U4/dut1/E/U57/S (ADDHX1M)                               0.46       1.03 f
  U4/dut1/E/U47/Y (AO22X1M)                               0.61       1.64 f
  U4/dut1/E/EDGE_CNT_reg[1]/D (DFFRQX1M)                  0.00       1.64 f
  data arrival time                                                  1.64

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/E/EDGE_CNT_reg[1]/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: U4/dut1/F/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/F/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/F/current_state_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  U4/dut1/F/current_state_reg[1]/Q (DFFRQX2M)             0.85       0.85 f
  U4/dut1/F/U44/Y (AOI31X2M)                              0.62       1.47 r
  U4/dut1/F/U43/Y (INVX2M)                                0.22       1.69 f
  U4/dut1/F/current_state_reg[2]/D (DFFRQX2M)             0.00       1.69 f
  data arrival time                                                  1.69

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/F/current_state_reg[2]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: U4/dut1/S0/STRT_GLITCH_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/F/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/S0/STRT_GLITCH_reg/CK (DFFRQX1M)                0.00       0.00 r
  U4/dut1/S0/STRT_GLITCH_reg/Q (DFFRQX1M)                 0.92       0.92 r
  U4/dut1/S0/STRT_GLITCH (STRT_CHECK)                     0.00       0.92 r
  U4/dut1/F/STRT_GLITCH (FSM)                             0.00       0.92 r
  U4/dut1/F/U46/Y (NOR3BX4M)                              0.30       1.22 f
  U4/dut1/F/U29/Y (OAI2BB2X1M)                            0.45       1.67 f
  U4/dut1/F/current_state_reg[1]/D (DFFRQX2M)             0.00       1.67 f
  data arrival time                                                  1.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/F/current_state_reg[1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: U4/dut1/E/BIT_CNT_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/BIT_CNT_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/BIT_CNT_reg[1]/CK (DFFRQX4M)                  0.00       0.00 r
  U4/dut1/E/BIT_CNT_reg[1]/Q (DFFRQX4M)                   0.85       0.85 f
  U4/dut1/E/U44/Y (AOI32X1M)                              0.66       1.52 r
  U4/dut1/E/U43/Y (INVX2M)                                0.26       1.78 f
  U4/dut1/E/BIT_CNT_reg[2]/D (DFFRQX1M)                   0.00       1.78 f
  data arrival time                                                  1.78

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/E/BIT_CNT_reg[2]/CK (DFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.72


  Startpoint: U4/dut1/D1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/D1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D1/counter_reg[0]/CK (DFFSX2M)                  0.00       0.00 r
  U4/dut1/D1/counter_reg[0]/Q (DFFSX2M)                   0.69       0.69 f
  U4/dut1/D1/U37/Y (NAND2X4M)                             0.58       1.27 r
  U4/dut1/D1/U16/Y (OAI221X1M)                            0.51       1.78 f
  U4/dut1/D1/counter_reg[1]/D (DFFSX1M)                   0.00       1.78 f
  data arrival time                                                  1.78

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/D1/counter_reg[1]/CK (DFFSX1M)                  0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: U4/dut1/F/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/F/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/F/current_state_reg[0]/CK (DFFRQX4M)            0.00       0.00 r
  U4/dut1/F/current_state_reg[0]/Q (DFFRQX4M)             0.78       0.78 f
  U4/dut1/F/U48/Y (NAND2X2M)                              0.50       1.28 r
  U4/dut1/F/U38/Y (OAI221X1M)                             0.55       1.84 f
  U4/dut1/F/current_state_reg[0]/D (DFFRQX4M)             0.00       1.84 f
  data arrival time                                                  1.84

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/F/current_state_reg[0]/CK (DFFRQX4M)            0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: U4/dut1/D0/sample1_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/S1/STP_ERR_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/D0/sample1_reg/CK (DFFRQX2M)                    0.00       0.00 r
  U4/dut1/D0/sample1_reg/Q (DFFRQX2M)                     0.87       0.87 r
  U4/dut1/D0/U19/Y (OAI2BB1X4M)                           0.67       1.54 r
  U4/dut1/D0/SAMPLED_BIT (data_sampling)                  0.00       1.54 r
  U4/dut1/S1/SAMPLED_BIT (STOP_CHECK)                     0.00       1.54 r
  U4/dut1/S1/U4/Y (OAI2BB2X1M)                            0.48       2.02 f
  U4/dut1/S1/STP_ERR_reg/D (DFFRQX1M)                     0.00       2.02 f
  data arrival time                                                  2.02

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/S1/STP_ERR_reg/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: U4/dut1/E/EDGE_CNT_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/EDGE_CNT_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/EDGE_CNT_reg[0]/CK (DFFRHQX8M)                0.00       0.00 r
  U4/dut1/E/EDGE_CNT_reg[0]/Q (DFFRHQX8M)                 0.57       0.57 f
  U4/dut1/E/U57/CO (ADDHX1M)                              0.47       1.04 f
  U4/dut1/E/U58/S (ADDHX1M)                               0.43       1.47 f
  U4/dut1/E/U49/Y (AO22X1M)                               0.60       2.07 f
  U4/dut1/E/EDGE_CNT_reg[2]/D (DFFRQX1M)                  0.00       2.07 f
  data arrival time                                                  2.07

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/E/EDGE_CNT_reg[2]/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: U4/dut1/E/BIT_CNT_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U4/dut1/E/BIT_CNT_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4/dut1/E/BIT_CNT_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U4/dut1/E/BIT_CNT_reg[0]/Q (DFFRQX2M)                   0.77       0.77 f
  U4/dut1/E/U56/Y (INVX4M)                                0.62       1.39 r
  U4/dut1/E/U17/Y (NOR3X6M)                               0.29       1.68 f
  U4/dut1/E/U33/Y (OAI2BB2X1M)                            0.48       2.16 f
  U4/dut1/E/BIT_CNT_reg[1]/D (DFFRQX4M)                   0.00       2.16 f
  data arrival time                                                  2.16

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U4/dut1/E/BIT_CNT_reg[1]/CK (DFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


1
