<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>CircleImage</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>CircleImage_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fae8f422</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>CircleImage_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fae8f422</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a77c4a7e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>hst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rgb_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rgb_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>SCREEN_HEIGHT</spirit:name>
        <spirit:displayName>Screen Height</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SCREEN_HEIGHT">600</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>SCREEN_WIDTH</spirit:name>
        <spirit:displayName>Screen Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SCREEN_WIDTH">800</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RESET_POSX</spirit:name>
        <spirit:displayName>Reset Posx</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RESET_POSX">10</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RESET_POSY</spirit:name>
        <spirit:displayName>Reset Posy</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RESET_POSY">10</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RESET_COLOR</spirit:name>
        <spirit:displayName>Reset Color</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RESET_COLOR">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/CircPic.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/CircleImage_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/CircleImage_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_56f3c9fd</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/CircPic.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/CircleImage_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/CircleImage_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/CircleImage_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a77c4a7e</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Circle drawing block</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">CircleImage_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SCREEN_HEIGHT</spirit:name>
      <spirit:displayName>Screen Height</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SCREEN_HEIGHT">600</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SCREEN_WIDTH</spirit:name>
      <spirit:displayName>Screen Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SCREEN_WIDTH">800</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RESET_POSX</spirit:name>
      <spirit:displayName>Reset Posx</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RESET_POSX">10</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RESET_POSY</spirit:name>
      <spirit:displayName>Reset Posy</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RESET_POSY">10</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RESET_COLOR</spirit:name>
      <spirit:displayName>Reset Color</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RESET_COLOR">1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>CircleImage_v1.0</xilinx:displayName>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-08-14T10:01:23Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@170b51c1_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20149989_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5898abfb_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61aea6f_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657a532b_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7435dfad_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285d542f_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87e79fd_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddcc236_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4490c586_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@476f788a_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223f3e85_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b95b69_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570d27ef_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69809b40_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5059f477_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337c2e4b_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d74fd_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be153af_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d549251_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21167144_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cfb7935_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f74504f_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d919f55_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1034f0a3_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c634d7_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b5d02_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a3da3a_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4815e58_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3e37f5_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a60204c_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a1901f_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c96a06d_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4051fa07_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ff534e_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40409134_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e7809a_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ffd2958_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e1e1b1_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d0746c_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366115c4_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ebbccc9_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6d2e66_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe94af5_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339b0b8d_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b5c0f_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52efa591_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea12cec_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed7a8a9_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18b6d428_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5a8ead_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a88d5c_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1da825_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd4d2cb_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@915567_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647888d4_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba05894_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438ab5f0_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59dfdbb0_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ec08e8_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62eab35_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f59279_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107160e0_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550c8a26_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb23c34_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b75bf6_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca4bc7d_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334f7ab6_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d9b3ff_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a48ddb_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c479cf6_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1315f9e_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ed629e_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dcb85f1_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d851cd_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a35183_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ecd878_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b43be2_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a3bdba_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71799069_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b5f354_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb54ef0_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d108595_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142f8de0_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ec61a7_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341136b_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adece98_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d043b7_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5c772e_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edb775b_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c900d56_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fda96c2_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f94f064_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc54964_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5922ee34_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cca81de_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7300e9d2_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a647877_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2839063_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ee13d2_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5777b9ce_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef0f14a_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7413c808_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cc1eeb_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7d6d70_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5362ab_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d067238_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e5e47f_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c930955_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7685ad37_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a69bf6_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4871c5_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@678ffd14_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f4d9226_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d68fb01_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16db203f_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a6d767_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@205ef1c7_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535afb41_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c976588_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d046b96_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3208948b_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1909e38b_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c402136_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c7da9d_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696e1be0_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc72696_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab5255e_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5750db4b_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6630271d_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b97ce49_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11834426_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a78a8e_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b659d87_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b6d408_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e9c22c_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531fcfc4_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644baed6_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca5c3e2_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6dcdb0_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21268952_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a65485f_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc977ad_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1c4593_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68303c6b_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b23b22_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aeb5e33_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58aaa9ad_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e40a23_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8f064c_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52337eb6_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1636ef7f_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@222fb9fe_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78833764_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a702b71_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d24445_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41993a78_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407c2424_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57760183_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532dbb85_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44122ffb_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505d3489_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d6e094_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51da8f94_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1708a19c_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d716e1_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4abfeb28_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19096296_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a3cf745_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f6ad8c6_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562f65dc_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ed7fff_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506183a3_ARCHIVE_LOCATION">c:/Projects/Vivado/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7471afc1_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cabd4a2_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7384622d_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f991aba_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@104658fa_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6471c51b_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7b21e3_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44476979_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cddd5bb_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d656d7_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b68b2c_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e2a56c_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193c3842_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2216de4c_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507696f5_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7965a78f_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@454cea94_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff0af7f_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f10f57b_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e328e39_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ecb8322_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347446a2_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f12193_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c224f97_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5076cc6c_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34389432_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271b7622_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c434c3_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0396b2_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636ef6b9_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2216696_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d461f65_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be888db_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0eb25a_ARCHIVE_LOCATION">c:/Users/y.morgunov/workspace/A014-RedPitaya/RedPitaya/fpga/prj/Examples/Vga_game/ip_repo/CircleImage_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c89ee9ee"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c6e22ce9"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="852e2046"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="22701c11"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
