{"Source Block": ["hdl/library/util_cpack/util_cpack_dsf.v@94:124@HdlStmIf", "  wire    [(M_WIDTH-1):0]   adc_data_s;\n\n  // bypass \n\n  generate\n  if (CH_ICNT == P_CNT) begin\n  assign adc_data_s = 'd0;\n\n  always @(posedge adc_clk) begin\n    adc_samples_int <= 'd0;\n    adc_data_int <= 'd0;\n    adc_dsf_enable <= 'd0;\n    adc_dsf_valid_int <= 'd0;\n    adc_dsf_sync_int <= 'd0;\n    adc_dsf_data_int <= 'd0;\n    if (adc_enable == 1'b1) begin\n      adc_dsf_valid <= adc_valid;\n      adc_dsf_sync <= 1'b1;\n      adc_dsf_data <= adc_data;\n    end else begin\n      adc_dsf_valid <= 'b0;\n      adc_dsf_sync <= 'b0;\n      adc_dsf_data <= 'd0;\n    end\n  end\n  end\n  endgenerate\n\n  // data store & forward\n\n  generate\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[99, "  if (CH_ICNT == P_CNT) begin\n"]], "Add": [[99, "  if (NUM_OF_CHANNELS_I == NUM_OF_CHANNELS_P) begin\n"]]}}