# HLS_FPGA
ğŸš€ Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-latency compute cores â€” powered by Vitis HLS, AXI4-Stream, and signal processing for 5G, SDR, and HFT applications. ğŸ”§ğŸ”¬ğŸ’¡
# ğŸ”¥ HLS_FPGA: High-Level Synthesis Design Vault

Welcome to the **HLS_FPGA** repository â€” a cutting-edge collection of **real-world, production-grade** FPGA accelerators built with **Vitis HLS**, tailored for:

- ğŸ›°ï¸ Software-Defined Radio (SDR)
- ğŸ“¡ 5G / O-RAN Signal Processing
- ğŸ“ˆ High-Frequency Trading (HFT)
- ğŸ§  AI/ML Edge Inference
- ğŸ” Embedded Security Accelerators

## ğŸš€ Key Features
- Fully pipelined, low-latency compute chains (filter â†’ gain â†’ envelope)
- AXI4-Stream + AXI-MM optimized for UltraScale+ SoCs
- Complete Vivado-ready project structure
- Benchmark reports: latency, throughput, utilization
- ğŸ§ª Co-Sim & Waveform validation included

## ğŸ§  Concepts Covered
- `#pragma HLS DATAFLOW`, `PIPELINE`, `UNROLL`
- `hls::stream`, `ap_fixed`, `hls::vector`
- Loop optimization, interface pragmas, and dataflow chaining
- AXI4-Lite control interface + AXI-MM streaming buffer logic

## ğŸ’¡ Use Cases
- Real-time DSP on FPGAs
- Hardware-accelerated quant finance
- Latency-critical radio and vision systems

## ğŸ¤ Contribute
Want to optimize a pipeline, add a new design, or share your performance results? Fork this repo and open a PR. Letâ€™s redefine **hardware acceleration** together.

---

### ğŸ“£ Let's make FPGAs mainstream for developers and innovators everywhere. Star â­ the repo, share with your network, and ignite the hardware revolution!

# ğŸš¨ BREAKING: FPGA-Accelerated DSP Pipelines âš¡ğŸ“ˆ

Just completed â€” a fully pipelined, real-time DSP accelerator optimized using Vitis HLS for High-Frequency Trading, signal intelligence, and low-latency inferencing.

ğŸ§  **Project: `dsp_pipeline` â€” HLS + AXI4-Stream + Dataflow** ğŸ”¥

---

## ğŸš€ Why This Is Mind-Blowing

âœ… **Dataflow Rocket:** Every blockâ€”`load_process`, `fir_filter`, `gain_adjust`, `store_process`â€”runs *truly in parallel*. No bubbles. Ultrafast throughput.  
âœ… **Timing Dominated:** Required: 10ns. Achieved: **4.641ns**. Thatâ€™s 216+ MHz Fmax *without even trying*.  
âœ… **DSP-Efficient:** Just **18 DSPs**, 0 BRAMs, 0 URAMs. *UltraLow-resource. UltraFast.*  
âœ… **Latency Optimized:** Full processing latency = **1,052 cycles** (under 10Î¼s @ 100MHz)  
âœ… **Waveform Proven:** Cosim âœ…. RTL trace âœ…. FIFO depth âœ…. Parallel timeline âœ…. *Every bit validated.*

---

## ğŸ’¥ Why It Matters for HFT

> When **nanoseconds = millions**, a pipelined FPGA-based DSP engine like this can preprocess, filter, amplify, and route market signals *before a single CPU interrupt.*  
No latency tax. No wasted cycles.

---

## ğŸ” Use Cases

- Market signal denoising before tick injection  
- Real-time RF front-ends (e.g., GNSS, O-RAN, EW)  
- Quant pipelines for proprietary strategy compute  
- On-FPGA ML feature pre-processing (waveforms â†’ vectors)

---

## ğŸ“¸ Visual Validation Gallery

| Report | Preview |
|--------|---------|
| ğŸ”§ **Post-Implementation Resource Usage** | ![Synthesis Table](https://github.com/user-attachments/assets/212fb321-d8fe-416e-9339-ad8cb8ef883d) |
| â±ï¸ **Co-Simulation Timeline Trace** | ![Timeline Trace](https://github.com/user-attachments/assets/8491d37f-bff0-4b1f-9551-9d0536f58929) |
| ğŸ” **Waveform Trace** | ![Waveform 1](https://github.com/user-attachments/assets/e5218fd7-144e-4f04-9f85-4ed7cafcbcbb) ![Waveform 2](https://github.com/user-attachments/assets/945a77bc-58b6-4c21-9929-91fbc9c7f156)|
| ğŸ§  **Code Analyzer** | ![Code Analyzer](https://github.com/user-attachments/assets/000f4d82-1041-4a16-995a-62b8cbbaffb6) |
| ğŸ§® **Schedule Viewer** | ![Schedule Viewer](https://github.com/user-attachments/assets/121f71f1-5c43-41b2-8b6a-640aa080e55c) |
| ğŸ“Š **Synthesis Report** | ![Synthesis Report](https://github.com/user-attachments/assets/f90eb376-ad13-4861-8a48-ab5f095f2e95) |
| ğŸ“Ÿ **C Simulation Output** | ![C Sim Output](https://github.com/user-attachments/assets/57a67bc5-8488-4f5a-8fd7-041b5db09778) |

---

## ğŸ™Œ Contribute

Pull requests, forks, and optimizations welcome. 
