// Seed: 1376709154
module module_0 (
    input  tri0 id_0
    , id_9,
    input  wand id_1,
    input  wire id_2,
    input  wand id_3,
    output tri1 id_4,
    output tri1 id_5,
    input  tri0 id_6,
    input  wand id_7
);
  wire id_10;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri   id_1,
    output wor   id_2,
    output logic id_3
);
  reg id_5;
  assign id_5 = 1;
  tri id_6;
  tri id_7;
  reg id_8, id_9, id_10, id_11;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_1
  );
  initial begin : LABEL_0
    id_5 = new;
    if (1 - !id_11) begin : LABEL_0
      id_10 <= "";
      id_9 = id_7 - id_11;
      id_3 = #1  (1);
    end else assume (1'b0 == 1);
  end
  id_12(
      .id_0(1), .id_1(1'b0), .id_2(id_6 == 1 - 1'b0), .id_3(1), .id_4(id_6), .id_5(1), .id_6(1)
  );
  wire id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  id_23(
      .id_0(1), .id_1(1), .id_2(id_19), .id_3(1'h0), .id_4(id_9)
  );
endmodule
