<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/user/Desktop/QSS013/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file D:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VERI-1482) Analyzing Verilog file C:/Users/user/Desktop/QSS013/qss013.v
(VERI-1482) Analyzing Verilog file C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/rstn_gen.v
(VERI-1482) Analyzing Verilog file C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ltc1865_controller.v
(VERI-1482) Analyzing Verilog file C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ft232h_asynFIFO_w.v
(VERI-1482) Analyzing Verilog file C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ft232h_asynFIFO_r5bytes.v
WARNING - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ft232h_asynFIFO_r5bytes.v(30,11-30,18) (VERI-1372) redeclaration of ansi port read_SM is not allowed
WARNING - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ft232h_asynFIFO_r5bytes.v(32,12-32,20) (VERI-1372) redeclaration of ansi port byte_cmd is not allowed
WARNING - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ft232h_asynFIFO_r5bytes.v(33,6-33,15) (VERI-1372) redeclaration of ansi port read_done is not allowed
(VERI-1482) Analyzing Verilog file C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/integrator_seq.v
(VERI-1482) Analyzing Verilog file C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/SPI_Master.v
WARNING - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/SPI_Master.v(61,24-61,38) (VERI-1875) identifier r_Leading_Edge is used before its declaration
WARNING - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/SPI_Master.v(62,25-62,40) (VERI-1875) identifier r_Trailing_Edge is used before its declaration
(VERI-1482) Analyzing Verilog file C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/SPI_Master_With_Single_CS.v
WARNING - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/SPI_Master_With_Single_CS.v(78,8-78,22) (VERI-1372) redeclaration of ansi port w_Master_Ready is not allowed
(VERI-1482) Analyzing Verilog file C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ft232h_asynFIFO_r.v
INFO - C:/Users/user/Desktop/QSS013/qss013.v(1,8-1,18) (VERI-1018) compiling module qss013_top
INFO - C:/Users/user/Desktop/QSS013/qss013.v(1,1-370,10) (VERI-9000) elaborating module 'qss013_top'
INFO - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/rstn_gen.v(1,1-39,10) (VERI-9000) elaborating module 'rstn_gen_uniq_1'
INFO - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ltc1865_controller.v(1,1-108,10) (VERI-9000) elaborating module 'ltc1865_controller_uniq_1'
INFO - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ltc1865_controller.v(1,1-108,10) (VERI-9000) elaborating module 'ltc1865_controller_uniq_2'
INFO - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ft232h_asynFIFO_w.v(1,1-149,10) (VERI-9000) elaborating module 'ft232h_asynFIFO_w_uniq_1'
INFO - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ft232h_asynFIFO_r5bytes.v(1,1-106,10) (VERI-9000) elaborating module 'ft232h_asynFIFO_r5bytes_uniq_1'
INFO - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/integrator_seq.v(1,1-188,10) (VERI-9000) elaborating module 'integrator_seq_uniq_1'
INFO - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/integrator_seq.v(1,1-188,10) (VERI-9000) elaborating module 'integrator_seq_uniq_2'
INFO - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/integrator_seq.v(1,1-188,10) (VERI-9000) elaborating module 'integrator_seq_uniq_3'
INFO - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/integrator_seq.v(1,1-188,10) (VERI-9000) elaborating module 'integrator_seq_uniq_4'
INFO - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/SPI_Master_With_Single_CS.v(35,1-200,10) (VERI-9000) elaborating module 'SPI_Master_With_Single_CS_uniq_1'
INFO - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/SPI_Master_With_Single_CS.v(35,1-200,10) (VERI-9000) elaborating module 'SPI_Master_With_Single_CS_uniq_2'
INFO - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ft232h_asynFIFO_r.v(1,1-94,10) (VERI-9000) elaborating module 'ft232h_asynFIFO_r_uniq_1'
INFO - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/SPI_Master.v(33,1-246,10) (VERI-9000) elaborating module 'SPI_Master_uniq_1'
INFO - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/SPI_Master.v(33,1-246,10) (VERI-9000) elaborating module 'SPI_Master_uniq_2'
WARNING - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ltc1865_controller.v(77,1-106,3) (VERI-1927) port w_Master_Ready remains unconnected for this instance
WARNING - C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ltc1865_controller.v(88,1-88,15) (VERI-1330) actual bit length 32 differs from formal bit length 2 for port i_TX_Count
WARNING - C:/Users/user/Desktop/QSS013/qss013.v(311,6-311,25) (VERI-1330) actual bit length 1 differs from formal bit length 8 for port byte_cmd
WARNING - C:/Users/user/Desktop/QSS013/qss013.v(312,6-312,23) (VERI-1330) actual bit length 1 differs from formal bit length 5 for port read_SM
Done: design load finished with (0) errors, and (10) warnings

</PRE></BODY></HTML>