

================================================================
== Vitis HLS Report for 'PE_wrapper121'
================================================================
* Date:           Sat Oct 15 12:56:30 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.455 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131080|   131080|  0.655 ms|  0.655 ms|  131080|  131080|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------+-------+---------+---------+----------+----------+--------+--------+---------+
        |              |       |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |   Instance   | Module|   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------+-------+---------+---------+----------+----------+--------+--------+---------+
        |grp_PE_fu_28  |PE     |   131079|   131079|  0.655 ms|  0.655 ms|  131079|  131079|       no|
        +--------------+-------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        1|    32|      766|      849|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       77|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|    32|      771|      928|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------+-------+---------+----+-----+-----+-----+
    |   Instance   | Module| BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------+-------+---------+----+-----+-----+-----+
    |grp_PE_fu_28  |PE     |        1|  32|  766|  849|    0|
    +--------------+-------+---------+----+-----+-----+-----+
    |Total         |       |        1|  32|  766|  849|    0|
    +--------------+-------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  14|          3|    1|          3|
    |ap_done                        |   9|          2|    1|          2|
    |fifo_A_PE_0_01294_read         |   9|          2|    1|          2|
    |fifo_A_PE_0_11295_write        |   9|          2|    1|          2|
    |fifo_B_PE_0_01566_read         |   9|          2|    1|          2|
    |fifo_B_PE_1_01567_write        |   9|          2|    1|          2|
    |fifo_C_drain_PE_0_01838_write  |   9|          2|    1|          2|
    |real_start                     |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  77|         17|    8|         17|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+---+----+-----+-----------+
    |            Name           | FF| LUT| Bits| Const Bits|
    +---------------------------+---+----+-----+-----------+
    |ap_CS_fsm                  |  2|   0|    2|          0|
    |ap_done_reg                |  1|   0|    1|          0|
    |grp_PE_fu_28_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg             |  1|   0|    1|          0|
    +---------------------------+---+----+-----+-----------+
    |Total                      |  5|   0|    5|          0|
    +---------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|            PE_wrapper121|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|            PE_wrapper121|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|            PE_wrapper121|  return value|
|start_full_n                    |   in|    1|  ap_ctrl_hs|            PE_wrapper121|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|            PE_wrapper121|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|            PE_wrapper121|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|            PE_wrapper121|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|            PE_wrapper121|  return value|
|start_out                       |  out|    1|  ap_ctrl_hs|            PE_wrapper121|  return value|
|start_write                     |  out|    1|  ap_ctrl_hs|            PE_wrapper121|  return value|
|fifo_A_PE_0_01294_dout          |   in|  512|     ap_fifo|        fifo_A_PE_0_01294|       pointer|
|fifo_A_PE_0_01294_empty_n       |   in|    1|     ap_fifo|        fifo_A_PE_0_01294|       pointer|
|fifo_A_PE_0_01294_read          |  out|    1|     ap_fifo|        fifo_A_PE_0_01294|       pointer|
|fifo_A_PE_0_11295_din           |  out|  512|     ap_fifo|        fifo_A_PE_0_11295|       pointer|
|fifo_A_PE_0_11295_full_n        |   in|    1|     ap_fifo|        fifo_A_PE_0_11295|       pointer|
|fifo_A_PE_0_11295_write         |  out|    1|     ap_fifo|        fifo_A_PE_0_11295|       pointer|
|fifo_B_PE_0_01566_dout          |   in|  512|     ap_fifo|        fifo_B_PE_0_01566|       pointer|
|fifo_B_PE_0_01566_empty_n       |   in|    1|     ap_fifo|        fifo_B_PE_0_01566|       pointer|
|fifo_B_PE_0_01566_read          |  out|    1|     ap_fifo|        fifo_B_PE_0_01566|       pointer|
|fifo_B_PE_1_01567_din           |  out|  512|     ap_fifo|        fifo_B_PE_1_01567|       pointer|
|fifo_B_PE_1_01567_full_n        |   in|    1|     ap_fifo|        fifo_B_PE_1_01567|       pointer|
|fifo_B_PE_1_01567_write         |  out|    1|     ap_fifo|        fifo_B_PE_1_01567|       pointer|
|fifo_C_drain_PE_0_01838_din     |  out|   16|     ap_fifo|  fifo_C_drain_PE_0_01838|       pointer|
|fifo_C_drain_PE_0_01838_full_n  |   in|    1|     ap_fifo|  fifo_C_drain_PE_0_01838|       pointer|
|fifo_C_drain_PE_0_01838_write   |  out|    1|     ap_fifo|  fifo_C_drain_PE_0_01838|       pointer|
+--------------------------------+-----+-----+------------+-------------------------+--------------+

