/*
 * STM32L475xx.h
 *
 *  Created on: Feb 10, 2020
 *      Author: yao
 */

#ifndef INC_STM32L475XX_H_
#define INC_STM32L475XX_H_

/* Base addresses for Flash and SRAM memories */
#define	FLASH_BASE_ADDRESS			(0x08000000U)
#define SRAM1_BASE_ADDRESS			(0x20000000U)
#define SRAM2_BASE_ADDRESS			(0x10000000U)

/* Base addresses for Peripheral Buses */
#define	PERIPH_BASE_ADDRESS			(0x40000000U)
#define APB1PERIPH_ADDRESS_OFFSET	(0x0U)
#define APB2PERIPH_ADDRESS_OFFSET	(0x00010000U)
#define AHB1PERIPH_ADDRESS_OFFSET	(0x00020000U)
#define AHB2PERIPH_ADDRESS_OFFSET	(0x08000000U)

#define APB1PERIPH_BASE_ADDRESS		(PERIPH_BASE_ADDRESS + APB1PERIPH_ADDRESS_OFFSET)
#define APB2PERIPH_BASE_ADDRESS		(PERIPH_BASE_ADDRESS + APB2PERIPH_ADDRESS_OFFSET)
#define AHB1PERIPH_BASE_ADDRESS		(PERIPH_BASE_ADDRESS + AHB1PERIPH_ADDRESS_OFFSET)
#define AHB2PERIPH_BASE_ADDRESS		(PERIPH_BASE_ADDRESS + AHB2PERIPH_ADDRESS_OFFSET)

/* Base addresses of AHB2 Peripherals */
#define GPIOA_BASE_ADDRESS			(AHB2PERIPH_BASE_ADDRESS + 0x0000U)
#define GPIOB_BASE_ADDRESS			(AHB2PERIPH_BASE_ADDRESS + 0x0400U)
#define GPIOC_BASE_ADDRESS			(AHB2PERIPH_BASE_ADDRESS + 0x0800U)
#define GPIOD_BASE_ADDRESS			(AHB2PERIPH_BASE_ADDRESS + 0x0C00U)
#define GPIOE_BASE_ADDRESS			(AHB2PERIPH_BASE_ADDRESS + 0x1000U)
#define GPIOF_BASE_ADDRESS			(AHB2PERIPH_BASE_ADDRESS + 0x1400U)
#define GPIOG_BASE_ADDRESS			(AHB2PERIPH_BASE_ADDRESS + 0x1800U)
#define GPIOH_BASE_ADDRESS			(AHB2PERIPH_BASE_ADDRESS + 0x1C00U)
#define	OTGFS_BASE_ADDRESS			(AHB2PERIPH_BASE_ADDRESS + 0x08000000U)
#define	ADC_BASE_ADDRESS			(AHB2PERIPH_BASE_ADDRESS + 0x08040000U)
#define	RNG_BASE_ADDRESS			(AHB2PERIPH_BASE_ADDRESS + 0x08060800U)

/* Base addresses of AHB1 Peripherals */
#define DMA1_BASE_ADDRESS			(AHB1PERIPH_BASE_ADDRESS + 0x0000U)
#define DMA2_BASE_ADDRESS			(AHB1PERIPH_BASE_ADDRESS + 0x0400U)
#define RCC_BASE_ADDRESS			(AHB1PERIPH_BASE_ADDRESS + 0x1000U)
#define FLASHREG_BASE_ADDRESS		(AHB1PERIPH_BASE_ADDRESS + 0x2000U)
#define CRC_BASE_ADDRESS			(AHB1PERIPH_BASE_ADDRESS + 0x3000U)
#define TSC_BASE_ADDRESS			(AHB1PERIPH_BASE_ADDRESS + 0x4000U)

/* Base addresses of APB2 Peripherals */
#define	SYSCFG_BASE_ADDRESS			(APB2PERIPH_BASE_ADDRESS + 0x0000U)

#endif /* INC_STM32L475XX_H_ */
