module indep ( clk,
	rst,
	x1,
	x2,
	x3,
	x4,
	x5,
	x6,
	pr_state );

input clk, rst, x1, x2, x3, x4, x5, x6;

parameter s1=1, s2=2, s3=3, s4=4, s5=5, s6=6, s7=7, s8=8, s9=9, s10=10,
	s11=11, s12=12, s13=13, s14=14, s15=15, s16=16, s17=17, s18=18, s19=19;

output reg [4:0] pr_state;
reg [4:0] nx_state;
always@ ( posedge rst or negedge clk )
begin
	if ( rst == 1'b1 )
		pr_state <= s1;
	else
		pr_state <= nx_state;
end

always@ ( pr_state or x1 or x2 or x3 or x4 or x5 or x6)
	begin
		case ( pr_state )
				s1 : if( 1'b1 )
						nx_state = s2;
					else nx_state = s1;
				s2 : if( x4 )
						begin
							nx_state = s3;
						end
					else if( ~x4 )
						nx_state = s2;
					else nx_state = s2;
				s3 : if( x3 )
						begin
							nx_state = s4;
						end
					else if( ~x3 )
						begin
							nx_state = s4;
						end
					else nx_state = s3;
				s4 : if( 1'b1 )
						begin
							nx_state = s5;
						end
					else nx_state = s4;
				s5 : if( x4 && x5 && x6 && x2 && x1 )
						begin
							nx_state = s6;
						end
					else if( x4 && x5 && x6 && x2 && ~x1 )
						begin
							nx_state = s7;
						end
					else if( x4 && x5 && x6 && ~x2 )
						begin
							nx_state = s7;
						end
					else if( x4 && x5 && ~x6 )
						begin
							nx_state = s8;
						end
					else if( x4 && ~x5 )
						begin
							nx_state = s9;
						end
					else if( ~x4 )
						begin
							nx_state = s5;
						end
					else nx_state = s5;
				s6 : if( x4 )
						begin
							nx_state = s7;
						end
					else if( ~x4 )
						begin
							nx_state = s7;
						end
					else nx_state = s6;
				s7 : if( 1'b1 )
						begin
							nx_state = s10;
						end
					else nx_state = s7;
				s8 : if( 1'b1 )
						begin
							nx_state = s11;
						end
					else nx_state = s8;
				s9 : if( x4 )
						begin
							nx_state = s12;
						end
					else if( ~x4 )
						begin
							nx_state = s13;
						end
					else nx_state = s9;
				s10 : if( 1'b1 )
						nx_state = s14;
					else nx_state = s10;
				s11 : if( x2 && x1 )
						begin
							nx_state = s6;
						end
					else if( x2 && ~x1 )
						begin
							nx_state = s7;
						end
					else if( ~x2 )
						begin
							nx_state = s7;
						end
					else nx_state = s11;
				s12 : if( x6 && x2 && x1 )
						begin
							nx_state = s6;
						end
					else if( x6 && x2 && ~x1 )
						begin
							nx_state = s7;
						end
					else if( x6 && ~x2 )
						begin
							nx_state = s7;
						end
					else if( ~x6 )
						begin
							nx_state = s8;
						end
					else nx_state = s12;
				s13 : if( x4 )
						nx_state = s15;
					else if( ~x4 && x6 && x2 && x1 )
						begin
							nx_state = s6;
						end
					else if( ~x4 && x6 && x2 && ~x1 )
						begin
							nx_state = s7;
						end
					else if( ~x4 && x6 && ~x2 )
						begin
							nx_state = s7;
						end
					else if( ~x4 && ~x6 )
						begin
							nx_state = s8;
						end
					else nx_state = s13;
				s14 : if( x4 )
						nx_state = s1;
					else if( ~x4 )
						begin
							nx_state = s16;
						end
					else nx_state = s14;
				s15 : if( 1'b1 )
						nx_state = s17;
					else nx_state = s15;
				s16 : if( x4 )
						begin
							nx_state = s1;
						end
					else if( ~x4 )
						begin
							nx_state = s10;
						end
					else nx_state = s16;
				s17 : if( x4 )
						nx_state = s18;
					else if( ~x4 )
						nx_state = s17;
					else nx_state = s17;
				s18 : if( 1'b1 )
						begin
							nx_state = s19;
						end
					else nx_state = s18;
				s19 : if( x4 && x6 && x2 && x1 )
						begin
							nx_state = s6;
						end
					else if( x4 && x6 && x2 && ~x1 )
						begin
							nx_state = s7;
						end
					else if( x4 && x6 && ~x2 )
						begin
							nx_state = s7;
						end
					else if( x4 && ~x6 )
						begin
							nx_state = s8;
						end
					else if( ~x4 )
						begin
							nx_state = s19;
						end
					else nx_state = s19;

			default : nx_state = 0;
		endcase
	end
endmodule
