<stg><name>nn_fpga_top_Pipeline_VITIS_LOOP_63_1</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:1 %mul_ln65_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %mul_ln65

]]></Node>
<StgValue><ssdm name="mul_ln65_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %store_ln63 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_2 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i:1 %icmp_ln63 = icmp_eq  i10 %i_2, i10 784

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i:2 %add_ln63 = add i10 %i_2, i10 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:3 %br_ln63 = br i1 %icmp_ln63, void %for.inc.i.split, void %for.body.i.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="10">
<![CDATA[
for.inc.i.split:1 %zext_ln65 = zext i10 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i.split:2 %add_ln65 = add i13 %mul_ln65_read, i13 %zext_ln65

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i.split:3 %zext_ln65_1 = zext i13 %add_ln65

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="13" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:4 %test_images_addr = getelementptr i10 %test_images, i64 0, i64 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="test_images_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="13">
<![CDATA[
for.inc.i.split:9 %test_images_load = load i13 %test_images_addr

]]></Node>
<StgValue><ssdm name="test_images_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:11 %store_ln63 = store i10 %add_ln63, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
for.body.i.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i.split:0 %zext_ln63 = zext i10 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.split:5 %specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln64"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:6 %speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln63"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:7 %specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:8 %image_addr = getelementptr i10 %image_r, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="image_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="13">
<![CDATA[
for.inc.i.split:9 %test_images_load = load i13 %test_images_addr

]]></Node>
<StgValue><ssdm name="test_images_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:10 %store_ln65 = store i10 %test_images_load, i10 %image_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:12 %br_ln63 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="mul_ln65" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln65"/></StgValue>
</port>
<port id="38" name="image_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="image_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="test_images" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="test_images"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="i" fromId="40" toId="5">
</dataflow>
<dataflow id="43" from="_ssdm_op_Read.ap_auto.i13" to="mul_ln65_read" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="mul_ln65" to="mul_ln65_read" fromId="37" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_45" to="store_ln63" fromId="45" toId="7">
</dataflow>
<dataflow id="47" from="i" to="store_ln63" fromId="5" toId="7">
</dataflow>
<dataflow id="48" from="i" to="i_2" fromId="5" toId="9">
</dataflow>
<dataflow id="49" from="i_2" to="icmp_ln63" fromId="9" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_50" to="icmp_ln63" fromId="50" toId="10">
</dataflow>
<dataflow id="52" from="i_2" to="add_ln63" fromId="9" toId="11">
</dataflow>
<dataflow id="54" from="StgValue_53" to="add_ln63" fromId="53" toId="11">
</dataflow>
<dataflow id="55" from="icmp_ln63" to="br_ln63" fromId="10" toId="12">
</dataflow>
<dataflow id="56" from="i_2" to="zext_ln65" fromId="9" toId="13">
</dataflow>
<dataflow id="57" from="mul_ln65_read" to="add_ln65" fromId="6" toId="14">
</dataflow>
<dataflow id="58" from="zext_ln65" to="add_ln65" fromId="13" toId="14">
</dataflow>
<dataflow id="59" from="add_ln65" to="zext_ln65_1" fromId="14" toId="15">
</dataflow>
<dataflow id="60" from="test_images" to="test_images_addr" fromId="39" toId="16">
</dataflow>
<dataflow id="62" from="StgValue_61" to="test_images_addr" fromId="61" toId="16">
</dataflow>
<dataflow id="63" from="zext_ln65_1" to="test_images_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="64" from="test_images_addr" to="test_images_load" fromId="16" toId="17">
</dataflow>
<dataflow id="65" from="add_ln63" to="store_ln63" fromId="11" toId="18">
</dataflow>
<dataflow id="66" from="i" to="store_ln63" fromId="5" toId="18">
</dataflow>
<dataflow id="67" from="i_2" to="zext_ln63" fromId="9" toId="19">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecPipeline" to="specpipeline_ln64" fromId="68" toId="20">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specpipeline_ln64" fromId="70" toId="20">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specpipeline_ln64" fromId="72" toId="20">
</dataflow>
<dataflow id="74" from="StgValue_72" to="specpipeline_ln64" fromId="72" toId="20">
</dataflow>
<dataflow id="75" from="StgValue_72" to="specpipeline_ln64" fromId="72" toId="20">
</dataflow>
<dataflow id="77" from="empty_6" to="specpipeline_ln64" fromId="76" toId="20">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln63" fromId="78" toId="21">
</dataflow>
<dataflow id="81" from="StgValue_80" to="speclooptripcount_ln63" fromId="80" toId="21">
</dataflow>
<dataflow id="82" from="StgValue_80" to="speclooptripcount_ln63" fromId="80" toId="21">
</dataflow>
<dataflow id="83" from="StgValue_80" to="speclooptripcount_ln63" fromId="80" toId="21">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecLoopName" to="specloopname_ln63" fromId="84" toId="22">
</dataflow>
<dataflow id="87" from="empty_4" to="specloopname_ln63" fromId="86" toId="22">
</dataflow>
<dataflow id="88" from="image_r" to="image_addr" fromId="38" toId="23">
</dataflow>
<dataflow id="89" from="StgValue_61" to="image_addr" fromId="61" toId="23">
</dataflow>
<dataflow id="90" from="zext_ln63" to="image_addr" fromId="19" toId="23">
</dataflow>
<dataflow id="91" from="test_images_addr" to="test_images_load" fromId="16" toId="24">
</dataflow>
<dataflow id="92" from="test_images_load" to="store_ln65" fromId="24" toId="25">
</dataflow>
<dataflow id="93" from="image_addr" to="store_ln65" fromId="23" toId="25">
</dataflow>
<dataflow id="94" from="icmp_ln63" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
