\hypertarget{io_8c}{}\section{esp8266/io.c File Reference}
\label{io_8c}\index{esp8266/io.\+c@{esp8266/io.\+c}}


IO driver for E\+S\+P8255.  


{\ttfamily \#include \char`\"{}user\+\_\+config.\+h\char`\"{}}\\*
{\ttfamily \#include $<$eagle\+\_\+soc.\+h$>$}\\*
{\ttfamily \#include $<$stdint.\+h$>$}\\*
{\ttfamily \#include $<$stdarg.\+h$>$}\\*
{\ttfamily \#include $<$string.\+h$>$}\\*
{\ttfamily \#include $<$math.\+h$>$}\\*
{\ttfamily \#include \char`\"{}hspi.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}gpio.\+h\char`\"{}}\\*
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{earth2wireframe_8c_ad0fe97585b8891f5e4f2b9a6426330a4}{M\+E\+M\+S\+P\+A\+CE} \hyperlink{io_8c_afd669aacabf229874a5927c4d0afcf62}{gpio\+\_\+sfr\+\_\+mode} (int pin)
\begin{DoxyCompactList}\small\item\em set G\+P\+IO pin to normal I/O mode \end{DoxyCompactList}\item 
void \hyperlink{io_8c_a9eaae771107e6e01ef45ebe31ca99fdb}{chip\+\_\+select\+\_\+init} (\hyperlink{send_8c_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} pin)
\item 
void \hyperlink{io_8c_aad867d10e56c181c12b29a8871b0898f}{chip\+\_\+select} (\hyperlink{send_8c_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} pin)
\begin{DoxyCompactList}\small\item\em set chip enable \end{DoxyCompactList}\item 
void \hyperlink{io_8c_adb2f7085f2b840c81a765bf67d14de0e}{chip\+\_\+deselect} (\hyperlink{send_8c_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} pin)
\begin{DoxyCompactList}\small\item\em set chip enable \end{DoxyCompactList}\item 
void \hyperlink{io_8c_a2974daba5e75ee12a97e157b1b862d6f}{chip\+\_\+select\+\_\+init\+\_\+all} (int pin)
\item 
void \hyperlink{io_8c_abd54cabf9040258ff4de02954a575e6a}{chip\+\_\+addr\+\_\+init} ()
\item 
void \hyperlink{io_8c_abc9be250079b2b3fb01b888e431ec207}{chip\+\_\+addr} (int addr)
\item 
void \hyperlink{io_8c_a98abd8ed313db191648e1d7ae2720f83}{spi\+\_\+wait\+Ready} ()
\item 
void \hyperlink{io_8c_a05ee90fa01ae24128ba2d624bb1898ec}{spi\+\_\+cs\+\_\+enable} (\hyperlink{send_8c_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} cs)
\begin{DoxyCompactList}\small\item\em S\+PI CS enable function, wait for previous tranaction to finish! \end{DoxyCompactList}\item 
void \hyperlink{io_8c_a2ac20806538eab2f41c7cba13b306cb9}{spi\+\_\+cs\+\_\+disable} (\hyperlink{send_8c_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} cs)
\begin{DoxyCompactList}\small\item\em S\+PI CS disable function, wait for previous tranaction to finish! \end{DoxyCompactList}\item 
\hyperlink{send_8c_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{io_8c_a64608e66a0079d0e9b08e7598668ef38}{spi\+\_\+cs\+\_\+status} ()
\begin{DoxyCompactList}\small\item\em S\+PI CS pin status return CS pin status. \end{DoxyCompactList}\item 
void \hyperlink{io_8c_a07907128317cdc79a94c6970d487b636}{spi\+\_\+init} (\hyperlink{send_8c_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t} clock, int pin)
\begin{DoxyCompactList}\small\item\em Obtain S\+PI bus for T\+FT display, assert chip select return\+: void. \end{DoxyCompactList}\item 
void \hyperlink{io_8c_acd8b481ba21b545f53061c5ab7ff451e}{spi\+\_\+begin} (\hyperlink{send_8c_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t} clock, int pin)
\begin{DoxyCompactList}\small\item\em Obtain S\+PI bus for T\+FT display, assert chip select return\+: void. \end{DoxyCompactList}\item 
void \hyperlink{io_8c_a7257b43751112d6798620011ab0f2f13}{spi\+\_\+end} (int pin)
\begin{DoxyCompactList}\small\item\em Release S\+PI bus from T\+FT display, deassert chip select return\+: void. \end{DoxyCompactList}\item 
void \hyperlink{io_8c_a445c14cf602a0b3dd085ee963a7986a0}{spi\+\_\+\+T\+X\+\_\+buffer} (const \hyperlink{send_8c_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} $\ast$data, int \hyperlink{user__main_8c_aa011065eee776eb1bda73597b5d9d5d7}{count})
\begin{DoxyCompactList}\small\item\em S\+PI write buffer. \end{DoxyCompactList}\item 
void \hyperlink{io_8c_a1fca48fcdb736ef3af2179ae8b10d963}{spi\+\_\+\+R\+X\+\_\+buffer} (const \hyperlink{send_8c_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} $\ast$data, int \hyperlink{user__main_8c_aa011065eee776eb1bda73597b5d9d5d7}{count})
\begin{DoxyCompactList}\small\item\em S\+PI read buffer. \end{DoxyCompactList}\item 
void \hyperlink{io_8c_a79519dd3475dcb68112f162379287e20}{spi\+\_\+\+T\+X\+R\+X\+\_\+buffer} (const \hyperlink{send_8c_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} $\ast$data, int \hyperlink{user__main_8c_aa011065eee776eb1bda73597b5d9d5d7}{count})
\begin{DoxyCompactList}\small\item\em S\+PI write/read buffer. \end{DoxyCompactList}\item 
\hyperlink{send_8c_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{io_8c_ab29ed55c6eacdff36215e717c9ec19e1}{spi\+\_\+\+RX} ()
\begin{DoxyCompactList}\small\item\em S\+PI read 1 byte. \end{DoxyCompactList}\item 
void \hyperlink{io_8c_ae1df55cfc018c50c9aec77000eae858c}{spi\+\_\+\+TX} (\hyperlink{send_8c_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} data)
\begin{DoxyCompactList}\small\item\em S\+PI write 1 byte. \end{DoxyCompactList}\item 
\hyperlink{send_8c_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{io_8c_a9617412610d280bbb4886674790d7d3e}{spi\+\_\+\+T\+X\+RX} (\hyperlink{send_8c_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} data)
\begin{DoxyCompactList}\small\item\em S\+PI read and write 1 byte. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\hyperlink{send_8c_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{io_8c_a1d1ec6333b265b4dd659ee605a2421de}{\+\_\+cs\+\_\+pin} = 0xff
\end{DoxyCompactItemize}


\subsection{Detailed Description}
IO driver for E\+S\+P8255. 

\begin{DoxyParagraph}{Copyright \copyright{} 2015 Mike Gore, G\+PL License}

\end{DoxyParagraph}
\begin{DoxyParagraph}{You are free to use this code under the terms of G\+PL}
Please retain a copy of this notice in any code you use it in.
\end{DoxyParagraph}
This is free software\+: you can redistribute it and/or modify it under the terms of the G\+NU General Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version.

This software is distributed in the hope that it will be useful, but W\+I\+T\+H\+O\+UT A\+NY W\+A\+R\+R\+A\+N\+TY; without even the implied warranty of M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY or F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE. See the G\+NU General Public License for more details.

You should have received a copy of the G\+NU General Public License along with this program. If not, see \href{http://www.gnu.org/licenses/}{\tt http\+://www.\+gnu.\+org/licenses/}. 

\subsection{Function Documentation}
\index{io.\+c@{io.\+c}!chip\+\_\+addr@{chip\+\_\+addr}}
\index{chip\+\_\+addr@{chip\+\_\+addr}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{chip\+\_\+addr(int addr)}{chip_addr(int addr)}}]{\setlength{\rightskip}{0pt plus 5cm}void chip\+\_\+addr (
\begin{DoxyParamCaption}
\item[{int}]{addr}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_abc9be250079b2b3fb01b888e431ec207}{}\label{io_8c_abc9be250079b2b3fb01b888e431ec207}


Definition at line 224 of file io.\+c.

\index{io.\+c@{io.\+c}!chip\+\_\+addr\+\_\+init@{chip\+\_\+addr\+\_\+init}}
\index{chip\+\_\+addr\+\_\+init@{chip\+\_\+addr\+\_\+init}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{chip\+\_\+addr\+\_\+init()}{chip_addr_init()}}]{\setlength{\rightskip}{0pt plus 5cm}void chip\+\_\+addr\+\_\+init (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_abd54cabf9040258ff4de02954a575e6a}{}\label{io_8c_abd54cabf9040258ff4de02954a575e6a}


Definition at line 201 of file io.\+c.



Referenced by setup(), and tft\+\_\+addr\+\_\+init().

\index{io.\+c@{io.\+c}!chip\+\_\+deselect@{chip\+\_\+deselect}}
\index{chip\+\_\+deselect@{chip\+\_\+deselect}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{chip\+\_\+deselect(uint8\+\_\+t pin)}{chip_deselect(uint8_t pin)}}]{\setlength{\rightskip}{0pt plus 5cm}void chip\+\_\+deselect (
\begin{DoxyParamCaption}
\item[{{\bf uint8\+\_\+t}}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_adb2f7085f2b840c81a765bf67d14de0e}{}\label{io_8c_adb2f7085f2b840c81a765bf67d14de0e}


set chip enable 



Definition at line 178 of file io.\+c.



Referenced by spi\+\_\+cs\+\_\+disable().

\index{io.\+c@{io.\+c}!chip\+\_\+select@{chip\+\_\+select}}
\index{chip\+\_\+select@{chip\+\_\+select}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{chip\+\_\+select(uint8\+\_\+t pin)}{chip_select(uint8_t pin)}}]{\setlength{\rightskip}{0pt plus 5cm}void chip\+\_\+select (
\begin{DoxyParamCaption}
\item[{{\bf uint8\+\_\+t}}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_aad867d10e56c181c12b29a8871b0898f}{}\label{io_8c_aad867d10e56c181c12b29a8871b0898f}


set chip enable 



Definition at line 172 of file io.\+c.



Referenced by spi\+\_\+cs\+\_\+enable().

\index{io.\+c@{io.\+c}!chip\+\_\+select\+\_\+init@{chip\+\_\+select\+\_\+init}}
\index{chip\+\_\+select\+\_\+init@{chip\+\_\+select\+\_\+init}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{chip\+\_\+select\+\_\+init(uint8\+\_\+t pin)}{chip_select_init(uint8_t pin)}}]{\setlength{\rightskip}{0pt plus 5cm}void chip\+\_\+select\+\_\+init (
\begin{DoxyParamCaption}
\item[{{\bf uint8\+\_\+t}}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_a9eaae771107e6e01ef45ebe31ca99fdb}{}\label{io_8c_a9eaae771107e6e01ef45ebe31ca99fdb}


Definition at line 165 of file io.\+c.



Referenced by chip\+\_\+select\+\_\+init\+\_\+all(), setup(), and tft\+\_\+reset\+\_\+init().

\index{io.\+c@{io.\+c}!chip\+\_\+select\+\_\+init\+\_\+all@{chip\+\_\+select\+\_\+init\+\_\+all}}
\index{chip\+\_\+select\+\_\+init\+\_\+all@{chip\+\_\+select\+\_\+init\+\_\+all}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{chip\+\_\+select\+\_\+init\+\_\+all(int pin)}{chip_select_init_all(int pin)}}]{\setlength{\rightskip}{0pt plus 5cm}void chip\+\_\+select\+\_\+init\+\_\+all (
\begin{DoxyParamCaption}
\item[{int}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_a2974daba5e75ee12a97e157b1b862d6f}{}\label{io_8c_a2974daba5e75ee12a97e157b1b862d6f}


Definition at line 183 of file io.\+c.

\index{io.\+c@{io.\+c}!gpio\+\_\+sfr\+\_\+mode@{gpio\+\_\+sfr\+\_\+mode}}
\index{gpio\+\_\+sfr\+\_\+mode@{gpio\+\_\+sfr\+\_\+mode}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{gpio\+\_\+sfr\+\_\+mode(int pin)}{gpio_sfr_mode(int pin)}}]{\setlength{\rightskip}{0pt plus 5cm}void {\bf M\+E\+M\+S\+P\+A\+CE} gpio\+\_\+sfr\+\_\+mode (
\begin{DoxyParamCaption}
\item[{int}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_afd669aacabf229874a5927c4d0afcf62}{}\label{io_8c_afd669aacabf229874a5927c4d0afcf62}


set G\+P\+IO pin to normal I/O mode 

A\+VR G\+P\+IO M\+A\+C\+R\+Os. 

Definition at line 37 of file io.\+c.

\index{io.\+c@{io.\+c}!spi\+\_\+begin@{spi\+\_\+begin}}
\index{spi\+\_\+begin@{spi\+\_\+begin}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{spi\+\_\+begin(uint32\+\_\+t clock, int pin)}{spi_begin(uint32_t clock, int pin)}}]{\setlength{\rightskip}{0pt plus 5cm}void spi\+\_\+begin (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{clock, }
\item[{int}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_acd8b481ba21b545f53061c5ab7ff451e}{}\label{io_8c_acd8b481ba21b545f53061c5ab7ff451e}


Obtain S\+PI bus for T\+FT display, assert chip select return\+: void. 



Definition at line 323 of file io.\+c.



Referenced by A\+D\+F4351\+\_\+spi\+\_\+begin(), mmc\+\_\+spi\+\_\+begin(), and tft\+\_\+spi\+\_\+begin().

\index{io.\+c@{io.\+c}!spi\+\_\+cs\+\_\+disable@{spi\+\_\+cs\+\_\+disable}}
\index{spi\+\_\+cs\+\_\+disable@{spi\+\_\+cs\+\_\+disable}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{spi\+\_\+cs\+\_\+disable(uint8\+\_\+t cs)}{spi_cs_disable(uint8_t cs)}}]{\setlength{\rightskip}{0pt plus 5cm}void spi\+\_\+cs\+\_\+disable (
\begin{DoxyParamCaption}
\item[{{\bf uint8\+\_\+t}}]{cs}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_a2ac20806538eab2f41c7cba13b306cb9}{}\label{io_8c_a2ac20806538eab2f41c7cba13b306cb9}


S\+PI CS disable function, wait for previous tranaction to finish! 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em cs} & G\+P\+IO CS pin \\
\hline
\end{DoxyParams}


Definition at line 285 of file io.\+c.



Referenced by loop(), spi\+\_\+end(), and spi\+\_\+init().

\index{io.\+c@{io.\+c}!spi\+\_\+cs\+\_\+enable@{spi\+\_\+cs\+\_\+enable}}
\index{spi\+\_\+cs\+\_\+enable@{spi\+\_\+cs\+\_\+enable}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{spi\+\_\+cs\+\_\+enable(uint8\+\_\+t cs)}{spi_cs_enable(uint8_t cs)}}]{\setlength{\rightskip}{0pt plus 5cm}void spi\+\_\+cs\+\_\+enable (
\begin{DoxyParamCaption}
\item[{{\bf uint8\+\_\+t}}]{cs}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_a05ee90fa01ae24128ba2d624bb1898ec}{}\label{io_8c_a05ee90fa01ae24128ba2d624bb1898ec}


S\+PI CS enable function, wait for previous tranaction to finish! 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em cs} & G\+P\+IO CS pin \\
\hline
\end{DoxyParams}


Definition at line 269 of file io.\+c.



Referenced by spi\+\_\+begin().

\index{io.\+c@{io.\+c}!spi\+\_\+cs\+\_\+status@{spi\+\_\+cs\+\_\+status}}
\index{spi\+\_\+cs\+\_\+status@{spi\+\_\+cs\+\_\+status}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{spi\+\_\+cs\+\_\+status()}{spi_cs_status()}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} spi\+\_\+cs\+\_\+status (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_a64608e66a0079d0e9b08e7598668ef38}{}\label{io_8c_a64608e66a0079d0e9b08e7598668ef38}


S\+PI CS pin status return CS pin status. 



Definition at line 301 of file io.\+c.



Referenced by loop().

\index{io.\+c@{io.\+c}!spi\+\_\+end@{spi\+\_\+end}}
\index{spi\+\_\+end@{spi\+\_\+end}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{spi\+\_\+end(int pin)}{spi_end(int pin)}}]{\setlength{\rightskip}{0pt plus 5cm}void spi\+\_\+end (
\begin{DoxyParamCaption}
\item[{int}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_a7257b43751112d6798620011ab0f2f13}{}\label{io_8c_a7257b43751112d6798620011ab0f2f13}


Release S\+PI bus from T\+FT display, deassert chip select return\+: void. 



Definition at line 331 of file io.\+c.



Referenced by A\+D\+F4351\+\_\+spi\+\_\+end(), mmc\+\_\+spi\+\_\+end(), and tft\+\_\+spi\+\_\+end().

\index{io.\+c@{io.\+c}!spi\+\_\+init@{spi\+\_\+init}}
\index{spi\+\_\+init@{spi\+\_\+init}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{spi\+\_\+init(uint32\+\_\+t clock, int pin)}{spi_init(uint32_t clock, int pin)}}]{\setlength{\rightskip}{0pt plus 5cm}void spi\+\_\+init (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{clock, }
\item[{int}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_a07907128317cdc79a94c6970d487b636}{}\label{io_8c_a07907128317cdc79a94c6970d487b636}


Obtain S\+PI bus for T\+FT display, assert chip select return\+: void. 



Definition at line 308 of file io.\+c.



Referenced by A\+D\+F4351\+\_\+spi\+\_\+init(), mmc\+\_\+fast(), mmc\+\_\+slow(), spi\+\_\+begin(), and tft\+\_\+spi\+\_\+init().

\index{io.\+c@{io.\+c}!spi\+\_\+\+RX@{spi\+\_\+\+RX}}
\index{spi\+\_\+\+RX@{spi\+\_\+\+RX}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{spi\+\_\+\+R\+X()}{spi_RX()}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} spi\+\_\+\+RX (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_ab29ed55c6eacdff36215e717c9ec19e1}{}\label{io_8c_ab29ed55c6eacdff36215e717c9ec19e1}


S\+PI read 1 byte. 

\begin{DoxyReturn}{Returns}
uint8\+\_\+t value 
\end{DoxyReturn}


Definition at line 381 of file io.\+c.

\index{io.\+c@{io.\+c}!spi\+\_\+\+R\+X\+\_\+buffer@{spi\+\_\+\+R\+X\+\_\+buffer}}
\index{spi\+\_\+\+R\+X\+\_\+buffer@{spi\+\_\+\+R\+X\+\_\+buffer}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{spi\+\_\+\+R\+X\+\_\+buffer(const uint8\+\_\+t $\ast$data, int count)}{spi_RX_buffer(const uint8_t *data, int count)}}]{\setlength{\rightskip}{0pt plus 5cm}void spi\+\_\+\+R\+X\+\_\+buffer (
\begin{DoxyParamCaption}
\item[{const {\bf uint8\+\_\+t} $\ast$}]{data, }
\item[{int}]{count}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_a1fca48fcdb736ef3af2179ae8b10d963}{}\label{io_8c_a1fca48fcdb736ef3af2179ae8b10d963}


S\+PI read buffer. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em $\ast$data} & transmit buffer \\
\hline
\mbox{\tt in}  & {\em count} & number of bytes to write \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Definition at line 355 of file io.\+c.



Referenced by mmc\+\_\+spi\+\_\+\+R\+X\+\_\+buffer(), and tft\+\_\+spi\+\_\+\+R\+X().

\index{io.\+c@{io.\+c}!spi\+\_\+\+TX@{spi\+\_\+\+TX}}
\index{spi\+\_\+\+TX@{spi\+\_\+\+TX}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{spi\+\_\+\+T\+X(uint8\+\_\+t data)}{spi_TX(uint8_t data)}}]{\setlength{\rightskip}{0pt plus 5cm}void spi\+\_\+\+TX (
\begin{DoxyParamCaption}
\item[{{\bf uint8\+\_\+t}}]{data}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_ae1df55cfc018c50c9aec77000eae858c}{}\label{io_8c_ae1df55cfc018c50c9aec77000eae858c}


S\+PI write 1 byte. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em data} & value to transmit \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Definition at line 396 of file io.\+c.

\index{io.\+c@{io.\+c}!spi\+\_\+\+T\+X\+\_\+buffer@{spi\+\_\+\+T\+X\+\_\+buffer}}
\index{spi\+\_\+\+T\+X\+\_\+buffer@{spi\+\_\+\+T\+X\+\_\+buffer}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{spi\+\_\+\+T\+X\+\_\+buffer(const uint8\+\_\+t $\ast$data, int count)}{spi_TX_buffer(const uint8_t *data, int count)}}]{\setlength{\rightskip}{0pt plus 5cm}void spi\+\_\+\+T\+X\+\_\+buffer (
\begin{DoxyParamCaption}
\item[{const {\bf uint8\+\_\+t} $\ast$}]{data, }
\item[{int}]{count}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_a445c14cf602a0b3dd085ee963a7986a0}{}\label{io_8c_a445c14cf602a0b3dd085ee963a7986a0}


S\+PI write buffer. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em $\ast$data} & transmit buffer \\
\hline
\mbox{\tt in}  & {\em count} & number of bytes to write \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Definition at line 341 of file io.\+c.



Referenced by mmc\+\_\+spi\+\_\+\+T\+X\+\_\+buffer(), and tft\+\_\+spi\+\_\+\+T\+X().

\index{io.\+c@{io.\+c}!spi\+\_\+\+T\+X\+RX@{spi\+\_\+\+T\+X\+RX}}
\index{spi\+\_\+\+T\+X\+RX@{spi\+\_\+\+T\+X\+RX}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{spi\+\_\+\+T\+X\+R\+X(uint8\+\_\+t data)}{spi_TXRX(uint8_t data)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} spi\+\_\+\+T\+X\+RX (
\begin{DoxyParamCaption}
\item[{{\bf uint8\+\_\+t}}]{data}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_a9617412610d280bbb4886674790d7d3e}{}\label{io_8c_a9617412610d280bbb4886674790d7d3e}


S\+PI read and write 1 byte. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em data} & value to transmit \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
uint8\+\_\+t value read 
\end{DoxyReturn}


Definition at line 410 of file io.\+c.



Referenced by mmc\+\_\+spi\+\_\+\+T\+X\+R\+X().

\index{io.\+c@{io.\+c}!spi\+\_\+\+T\+X\+R\+X\+\_\+buffer@{spi\+\_\+\+T\+X\+R\+X\+\_\+buffer}}
\index{spi\+\_\+\+T\+X\+R\+X\+\_\+buffer@{spi\+\_\+\+T\+X\+R\+X\+\_\+buffer}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{spi\+\_\+\+T\+X\+R\+X\+\_\+buffer(const uint8\+\_\+t $\ast$data, int count)}{spi_TXRX_buffer(const uint8_t *data, int count)}}]{\setlength{\rightskip}{0pt plus 5cm}void spi\+\_\+\+T\+X\+R\+X\+\_\+buffer (
\begin{DoxyParamCaption}
\item[{const {\bf uint8\+\_\+t} $\ast$}]{data, }
\item[{int}]{count}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_a79519dd3475dcb68112f162379287e20}{}\label{io_8c_a79519dd3475dcb68112f162379287e20}


S\+PI write/read buffer. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em $\ast$data} & transmit/receive buffer \\
\hline
\mbox{\tt in}  & {\em count} & number of bytes to write \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Definition at line 369 of file io.\+c.



Referenced by A\+D\+F4351\+\_\+spi\+\_\+txrx(), and tft\+\_\+spi\+\_\+\+T\+X\+R\+X().

\index{io.\+c@{io.\+c}!spi\+\_\+wait\+Ready@{spi\+\_\+wait\+Ready}}
\index{spi\+\_\+wait\+Ready@{spi\+\_\+wait\+Ready}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{spi\+\_\+wait\+Ready()}{spi_waitReady()}}]{\setlength{\rightskip}{0pt plus 5cm}void spi\+\_\+wait\+Ready (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_a98abd8ed313db191648e1d7ae2720f83}{}\label{io_8c_a98abd8ed313db191648e1d7ae2720f83}


Definition at line 257 of file io.\+c.



Referenced by spi\+\_\+cs\+\_\+disable(), spi\+\_\+cs\+\_\+enable(), tft\+\_\+spi\+\_\+\+R\+X(), tft\+\_\+spi\+\_\+\+T\+X(), and tft\+\_\+spi\+\_\+\+T\+X\+R\+X().



\subsection{Variable Documentation}
\index{io.\+c@{io.\+c}!\+\_\+cs\+\_\+pin@{\+\_\+cs\+\_\+pin}}
\index{\+\_\+cs\+\_\+pin@{\+\_\+cs\+\_\+pin}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{\+\_\+cs\+\_\+pin}{_cs_pin}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} \+\_\+cs\+\_\+pin = 0xff}\hypertarget{io_8c_a1d1ec6333b265b4dd659ee605a2421de}{}\label{io_8c_a1d1ec6333b265b4dd659ee605a2421de}


Definition at line 266 of file io.\+c.



Referenced by spi\+\_\+cs\+\_\+disable(), spi\+\_\+cs\+\_\+enable(), and spi\+\_\+cs\+\_\+status().

