Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jun 30 13:36:15 2022
| Host         : sebaspc running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -hierarchical -file nexys4ddr_utilization_hierarchical_place.rpt
| Design       : nexys4ddr
| Device       : 7a100tcsg324-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------+-------------------+------------+------------+---------+------+------+--------+--------+------------+
|       Instance       |       Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------+-------------------+------------+------------+---------+------+------+--------+--------+------------+
| nexys4ddr            |             (top) |      28339 |      11835 |   16504 |    0 | 3308 |     14 |      0 |          1 |
|   (nexys4ddr)        |             (top) |        703 |        671 |      32 |    0 | 1520 |     14 |      0 |          0 |
|   camara             |            camara |      25144 |       8760 |   16384 |    0 |  596 |      0 |      0 |          1 |
|     (camara)         |            camara |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|     DP_RAM           |     buffer_ram_dp |      19684 |       3300 |   16384 |    0 |   12 |      0 |      0 |          0 |
|     VGA_640x480      |        VGA_Driver |         61 |         61 |       0 |    0 |   20 |      0 |      0 |          0 |
|     cam_read         |          cam_read |       5257 |       5257 |       0 |    0 |  416 |      0 |      0 |          0 |
|     clk25_24         |   clk24_25_nexys4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|     my_procesamiento |     procesamiento |        142 |        142 |       0 |    0 |  148 |      0 |      0 |          0 |
|   picorv32           |          picorv32 |       2446 |       2358 |      88 |    0 | 1130 |      0 |      0 |          0 |
|     (picorv32)       |          picorv32 |       1759 |       1671 |      88 |    0 |  675 |      0 |      0 |          0 |
|     pcpi_div         | picorv32_pcpi_div |        445 |        445 |       0 |    0 |  200 |      0 |      0 |          0 |
|     pcpi_mul         | picorv32_pcpi_mul |        244 |        244 |       0 |    0 |  255 |      0 |      0 |          0 |
|   pwm_1              |               pwm |         46 |         46 |       0 |    0 |   62 |      0 |      0 |          0 |
+----------------------+-------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


