// Code your testbench here
// or browse Examples
module day11_tb();
  reg C;
  reg [3:0] A,Q,M;
  wire [7:0] Out;
  day11_multiplier DUT(C,A,M,Q,Out);
  initial
    begin
      $monitor(Out);
      C <= 0;
      A <= 4'b0000;
      Q <= 4'b1101;
      M <= 4'b1011;
      #10 $finish;
    end
  initial
    begin
      $dumpfile("dump.vcd"); 
      $dumpvars(1);
    end
endmodule
