ARM GAS  /tmp/ccLtQOJY.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.syntax unified
  18              		.thumb
  19              		.thumb_func
  20              		.fpu softvfp
  22              	MX_GPIO_Init:
  23              	.LFB77:
  24              		.file 1 "Src/main.c"
   1:Src/main.c    **** /* USER CODE BEGIN Header */
   2:Src/main.c    **** /**
   3:Src/main.c    ****   ******************************************************************************
   4:Src/main.c    ****   * @file           : main.c
   5:Src/main.c    ****   * @brief          : Main program body
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   ** This notice applies to any and all portions of this file
   8:Src/main.c    ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/main.c    ****   * USER CODE END. Other portions of this file, whether 
  10:Src/main.c    ****   * inserted by the user or by software development tools
  11:Src/main.c    ****   * are owned by their respective copyright owners.
  12:Src/main.c    ****   *
  13:Src/main.c    ****   * COPYRIGHT(c) 2019 STMicroelectronics
  14:Src/main.c    ****   *
  15:Src/main.c    ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/main.c    ****   * are permitted provided that the following conditions are met:
  17:Src/main.c    ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/main.c    ****   *      this list of conditions and the following disclaimer.
  19:Src/main.c    ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/main.c    ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/main.c    ****   *      and/or other materials provided with the distribution.
  22:Src/main.c    ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/main.c    ****   *      may be used to endorse or promote products derived from this software
  24:Src/main.c    ****   *      without specific prior written permission.
  25:Src/main.c    ****   *
  26:Src/main.c    ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/main.c    ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/main.c    ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/main.c    ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/main.c    ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/main.c    ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/main.c    ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/main.c    ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/main.c    ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
ARM GAS  /tmp/ccLtQOJY.s 			page 2


  35:Src/main.c    ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/main.c    ****   *
  37:Src/main.c    ****   ******************************************************************************
  38:Src/main.c    ****   */
  39:Src/main.c    **** 
  40:Src/main.c    **** 
  41:Src/main.c    **** 
  42:Src/main.c    **** /* USER CODE END Header */
  43:Src/main.c    **** 
  44:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  45:Src/main.c    **** #include "main.h"
  46:Src/main.c    **** 
  47:Src/main.c    **** /* Private includes ----------------------------------------------------------*/
  48:Src/main.c    **** /* USER CODE BEGIN Includes */
  49:Src/main.c    **** #include "stdlib.h"
  50:Src/main.c    **** 
  51:Src/main.c    **** 
  52:Src/main.c    **** /* USER CODE END Includes */
  53:Src/main.c    **** 
  54:Src/main.c    **** /* Private typedef -----------------------------------------------------------*/
  55:Src/main.c    **** /* USER CODE BEGIN PTD */
  56:Src/main.c    **** 
  57:Src/main.c    **** /* USER CODE END PTD */
  58:Src/main.c    **** 
  59:Src/main.c    **** /* Private define ------------------------------------------------------------*/
  60:Src/main.c    **** /* USER CODE BEGIN PD */
  61:Src/main.c    **** 
  62:Src/main.c    **** 
  63:Src/main.c    **** 
  64:Src/main.c    **** #define APPS_STDID        0x300
  65:Src/main.c    **** #define BTSF_STDID        0x301
  66:Src/main.c    **** #define FAULTS            0x0D0
  67:Src/main.c    **** // FAULT DEFS
  68:Src/main.c    ****   #define FAULT_ACTIVE    0xFF
  69:Src/main.c    ****   #define FAULT_INACTIVE  0x00
  70:Src/main.c    **** 
  71:Src/main.c    **** //FAULT DEGS
  72:Src/main.c    **** #define CAR_STATE         0x0D1
  73:Src/main.c    **** // CAR STATES
  74:Src/main.c    ****   #define LV_ON           0x01
  75:Src/main.c    ****   #define PRECHARGED      0x02
  76:Src/main.c    ****   #define ENABLE_FLIPPED  0x04
  77:Src/main.c    ****   #define RTDS_SOUND      0x08
  78:Src/main.c    ****   #define PWR_AVAILABLE   0x10 
  79:Src/main.c    ****   #define SOFT_FAULT      0x20
  80:Src/main.c    **** // CAR STATES
  81:Src/main.c    **** // 1 volt is 1241.21
  82:Src/main.c    **** //throttle A .66-3.2 scaled to .396-1.866
  83:Src/main.c    **** //throttle B .33-2.7 scaled to .198-1.62
  84:Src/main.c    **** // That means 5% from 0 is .4705 volts
  85:Src/main.c    **** const uint16_t ThrottleA_5 = 584;
  86:Src/main.c    **** // That means 25% from 0 is .7635 volts
  87:Src/main.c    **** const uint16_t ThrottleA_25 = 947;
  88:Src/main.c    **** const uint16_t brakeThreshold = 2606; //80; >> 3.5 volts on 5 v scale, 2.1 on 3.3v scale
  89:Src/main.c    **** const uint16_t RTD_Threshold = 2000; // NO idea for this
  90:Src/main.c    **** 
  91:Src/main.c    **** // APPS is .35 volts, so .21 volts scaled
ARM GAS  /tmp/ccLtQOJY.s 			page 3


  92:Src/main.c    **** //This values is 0-100 based
  93:Src/main.c    **** const int APPS_difference = 600; //~0.5 voltz
  94:Src/main.c    **** 
  95:Src/main.c    **** //These are based off above values measured
  96:Src/main.c    **** const int throttle_A_min = 491;
  97:Src/main.c    **** const int throttle_A_max = 2316;
  98:Src/main.c    **** const int throttle_B_min = 246;
  99:Src/main.c    **** const int throttle_B_max = 2010;
 100:Src/main.c    **** 
 101:Src/main.c    **** 
 102:Src/main.c    **** 
 103:Src/main.c    **** /* USER CODE END PD */
 104:Src/main.c    **** 
 105:Src/main.c    **** /* Private macro -------------------------------------------------------------*/
 106:Src/main.c    **** /* USER CODE BEGIN PM */
 107:Src/main.c    **** 
 108:Src/main.c    **** /* USER CODE END PM */
 109:Src/main.c    **** 
 110:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
 111:Src/main.c    **** ADC_HandleTypeDef hadc1;
 112:Src/main.c    **** 
 113:Src/main.c    **** CAN_HandleTypeDef hcan;
 114:Src/main.c    **** 
 115:Src/main.c    **** SPI_HandleTypeDef hspi1;
 116:Src/main.c    **** 
 117:Src/main.c    **** /* USER CODE BEGIN PV */
 118:Src/main.c    **** 
 119:Src/main.c    **** uint16_t brakePos;
 120:Src/main.c    **** uint16_t steeringPos;
 121:Src/main.c    **** uint16_t brakePressure_1;
 122:Src/main.c    **** uint16_t brakePressure_2;
 123:Src/main.c    **** uint16_t throttle_A;
 124:Src/main.c    **** uint16_t throttle_B;
 125:Src/main.c    **** 
 126:Src/main.c    **** 
 127:Src/main.c    **** //need to figure out:
 128:Src/main.c    **** uint16_t max_throttle = 10;
 129:Src/main.c    **** 
 130:Src/main.c    **** 
 131:Src/main.c    **** //STATE FLAGS
 132:Src/main.c    **** char Prev_State = 0x00; 		//boolean
 133:Src/main.c    **** int hardFaultFlag = 0;  //boolean
 134:Src/main.c    **** char BTSF_ACTIVE = 0x00;
 135:Src/main.c    **** 
 136:Src/main.c    **** // CAR STAT STATES FOR CAN
 137:Src/main.c    **** CAN_TxHeaderTypeDef TxCar_state;
 138:Src/main.c    **** uint8_t TxCar_state_data[1] = {0x00};
 139:Src/main.c    **** uint32_t TxCar_stateMailbox;
 140:Src/main.c    **** 
 141:Src/main.c    **** //CAN FAULT VARIABLES
 142:Src/main.c    **** CAN_TxHeaderTypeDef TxFaults;
 143:Src/main.c    **** uint8_t TxFault_data[4] = {0x55, 0x55, 0x55, 0x55};
 144:Src/main.c    **** /*Set these values: 0xFF = Fault present
 145:Src/main.c    ****                     0x00 = No fault*/
 146:Src/main.c    **** uint8_t bms;        //TxData[0]
 147:Src/main.c    **** uint8_t imd;        //TxData[1]
 148:Src/main.c    **** uint8_t bspd;       //TxData[2]
ARM GAS  /tmp/ccLtQOJY.s 			page 4


 149:Src/main.c    **** uint8_t apps;       //TxData[3]
 150:Src/main.c    **** uint32_t TxFaultsMailbox;
 151:Src/main.c    **** 
 152:Src/main.c    **** //For Timers
 153:Src/main.c    **** extern uint32_t millisTimer;
 154:Src/main.c    **** extern uint32_t secTimer;
 155:Src/main.c    **** extern uint32_t sysTimer;
 156:Src/main.c    **** 
 157:Src/main.c    **** ADC_ChannelConfTypeDef sConfig = {0};
 158:Src/main.c    **** /* USER CODE END PV */
 159:Src/main.c    **** 
 160:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
 161:Src/main.c    **** void SystemClock_Config(void);
 162:Src/main.c    **** static void MX_GPIO_Init(void);
 163:Src/main.c    **** static void MX_SPI1_Init(void);
 164:Src/main.c    **** static void MX_ADC1_Init(void);
 165:Src/main.c    **** static void MX_CAN_Init(void);
 166:Src/main.c    **** /* USER CODE BEGIN PFP */
 167:Src/main.c    **** 
 168:Src/main.c    **** char checkBTSF();
 169:Src/main.c    **** char checkAPPS();
 170:Src/main.c    **** char APPS_Diff();
 171:Src/main.c    **** void sendFaultMsg();
 172:Src/main.c    **** void sendCar_state();
 173:Src/main.c    **** void readFaults();
 174:Src/main.c    **** void car_state_machine(char STATE);
 175:Src/main.c    **** uint16_t updateADC(int channel); 
 176:Src/main.c    **** /* USER CODE END PFP */
 177:Src/main.c    **** 
 178:Src/main.c    **** /* Private user code ---------------------------------------------------------*/
 179:Src/main.c    **** /* USER CODE BEGIN 0 */
 180:Src/main.c    **** 
 181:Src/main.c    **** //int refTime = millis();
 182:Src/main.c    **** //int APPSFlag = 0; //boolean
 183:Src/main.c    **** 
 184:Src/main.c    **** /**
 185:Src/main.c    ****   * @brief  The application entry point.
 186:Src/main.c    ****   * @retval int
 187:Src/main.c    ****   */
 188:Src/main.c    **** int main(void)
 189:Src/main.c    **** {
 190:Src/main.c    ****   /* USER CODE BEGIN 1 */
 191:Src/main.c    ****   //HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 192:Src/main.c    ****   //HAL_Delay(200);
 193:Src/main.c    **** 
 194:Src/main.c    **** 
 195:Src/main.c    ****   //For Timers
 196:Src/main.c    ****   millisTimer = 100; //100 millis
 197:Src/main.c    ****   secTimer = 3000; //3 seconds
 198:Src/main.c    ****   sysTimer = 1000; //timer to send message every second
 199:Src/main.c    **** 
 200:Src/main.c    ****   /* USER CODE END 1 */
 201:Src/main.c    **** 
 202:Src/main.c    ****   /* MCU Configuration--------------------------------------------------------*/
 203:Src/main.c    **** 
 204:Src/main.c    ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 205:Src/main.c    ****   HAL_Init();
ARM GAS  /tmp/ccLtQOJY.s 			page 5


 206:Src/main.c    **** 
 207:Src/main.c    ****   /* USER CODE BEGIN Init */
 208:Src/main.c    **** 
 209:Src/main.c    ****   // Update SystemCoreClock value
 210:Src/main.c    ****   SystemCoreClockUpdate();
 211:Src/main.c    ****   // Configure the SysTick timer to overflow every 1 ms
 212:Src/main.c    ****   SysTick_Config(SystemCoreClock / 1000);
 213:Src/main.c    **** 
 214:Src/main.c    ****   /* USER CODE END Init */
 215:Src/main.c    **** 
 216:Src/main.c    ****   /* Configure the system clock */
 217:Src/main.c    ****   SystemClock_Config();
 218:Src/main.c    **** 
 219:Src/main.c    ****   /* USER CODE BEGIN SysInit */
 220:Src/main.c    **** 
 221:Src/main.c    ****   /* USER CODE END SysInit */
 222:Src/main.c    **** 
 223:Src/main.c    ****   /* Initialize all configured peripherals */
 224:Src/main.c    ****   MX_GPIO_Init();
 225:Src/main.c    ****   MX_SPI1_Init();
 226:Src/main.c    ****   MX_ADC1_Init();
 227:Src/main.c    ****   MX_CAN_Init();
 228:Src/main.c    ****   /* USER CODE BEGIN 2 */
 229:Src/main.c    **** 
 230:Src/main.c    **** 
 231:Src/main.c    ****   /* USER CODE END 2 */
 232:Src/main.c    **** 
 233:Src/main.c    ****   /* Infinite loop */
 234:Src/main.c    ****   /* USER CODE BEGIN WHILE */
 235:Src/main.c    **** 
 236:Src/main.c    ****   
 237:Src/main.c    **** 
 238:Src/main.c    ****   while (1)
 239:Src/main.c    ****   {
 240:Src/main.c    ****     //READ FOR PRECHARGE
 241:Src/main.c    **** 	//if(HAL_GPIO_ReadPin(GPIOB, PRECHARGE_COMPLETE_Pin) == GPIO_PIN_RESET){
 242:Src/main.c    **** 	  car_state_machine(PRECHARGED);
 243:Src/main.c    ****     HAL_GPIO_WritePin(BRAKE_LIGHT_EN_GPIO_Port, BRAKE_LIGHT_EN_Pin, GPIO_PIN_SET);
 244:Src/main.c    **** 
 245:Src/main.c    ****       //READ FOR ENABLE
 246:Src/main.c    **** 	  /*if(HAL_GPIO_ReadPin(GPIOB,ENABLE_IN_Pin) == GPIO_PIN_RESET){
 247:Src/main.c    **** 		  car_state_machine(ENABLE_FLIPPED);
 248:Src/main.c    ****       //ADC for Brake pressure
 249:Src/main.c    **** 		  brakePressure_2 = updateADC(BRAKE_PRESSURE_2_ADC_CHANNEL);
 250:Src/main.c    **** 
 251:Src/main.c    **** 		  //SEE IF BRAKE IS PRESSED 
 252:Src/main.c    **** 		  if(brakePressure_1 >= brakeThreshold){
 253:Src/main.c    **** 			//set 3 second timer
 254:Src/main.c    **** 			 if(TxCar_state_data[0] == ENABLE_FLIPPED) {
 255:Src/main.c    ****         secTimer = 3000; //change to 3000 for 3 seconds
 256:Src/main.c    ****         car_state_machine(RTDS_SOUND);
 257:Src/main.c    ****         HAL_GPIO_WritePin(GPIOB, RTD_EN_Pin | RTDS_EN_Pin | BTSF_EN_Pin | APPS_EN_Pin, GPIO_PIN_SET
 258:Src/main.c    ****         } 
 259:Src/main.c    **** 			//RTD Sound Enable Play sound for 2.5 seconds 
 260:Src/main.c    ****       }
 261:Src/main.c    **** 			
 262:Src/main.c    **** 			// IF OUR TIMER IS OVER FINALLY //we also stop timer if we started it from RTDS state or Soft fa
ARM GAS  /tmp/ccLtQOJY.s 			page 6


 263:Src/main.c    ****         if((secTimer == 0) && (TxCar_state_data[0] & 0x38)){
 264:Src/main.c    **** 			    HAL_GPIO_WritePin(GPIOB, RTDS_EN_Pin, GPIO_PIN_RESET);
 265:Src/main.c    ****           //SeT pwr
 266:Src/main.c    ****           car_state_machine(PWR_AVAILABLE);
 267:Src/main.c    **** 
 268:Src/main.c    ****         }// rtds buzzer stop
 269:Src/main.c    **** 	  }//END OF RTD SEQUENCE*/
 270:Src/main.c    ****  // } // of start up sequence
 271:Src/main.c    **** 	  
 272:Src/main.c    ****     // SEQUENCE FOR CHECKING SOFT FAULTS
 273:Src/main.c    ****     /*if(TxCar_state_data[0] >= RTDS_SOUND){
 274:Src/main.c    **** 	  if (checkBTSF() || checkAPPS()){
 275:Src/main.c    **** 		  HAL_GPIO_WritePin(GPIOB,BTSF_EN_Pin | APPS_EN_Pin,GPIO_PIN_RESET);
 276:Src/main.c    ****       TxCar_state_data[0] = SOFT_FAULT;
 277:Src/main.c    ****     }
 278:Src/main.c    ****     else if(TxCar_state_data[0] == SOFT_FAULT) {
 279:Src/main.c    ****         TxCar_state_data[0] = PWR_AVAILABLE;
 280:Src/main.c    ****         HAL_GPIO_WritePin(GPIOB, BTSF_EN_Pin|APPS_EN_Pin ,GPIO_PIN_SET);
 281:Src/main.c    ****     }
 282:Src/main.c    ****   }*/
 283:Src/main.c    ****     readFaults();
 284:Src/main.c    ****     sendCar_state();
 285:Src/main.c    **** 	 HAL_Delay(500);
 286:Src/main.c    **** 	if (sysTimer == 0){ //sending routine message every 1 second
 287:Src/main.c    **** 		sendFaultMsg();
 288:Src/main.c    **** 		
 289:Src/main.c    **** 		sysTimer = 1000;
 290:Src/main.c    ****     //HAL_GPIO_WritePin(BRAKE_LIGHT_EN_GPIO_Port, BRAKE_LIGHT_EN_Pin, GPIO_PIN_SET);
 291:Src/main.c    **** 
 292:Src/main.c    **** 	}
 293:Src/main.c    **** 
 294:Src/main.c    ****   //Brake Light
 295:Src/main.c    ****   /*brakePressure_2 = updateADC(BRAKE_PRESSURE_2_ADC_CHANNEL);
 296:Src/main.c    ****   if(brakePressure_2 > brakeThreshold){
 297:Src/main.c    ****     HAL_GPIO_WritePin(BRAKE_LIGHT_EN_GPIO_Port, BRAKE_LIGHT_EN_Pin, GPIO_PIN_SET);
 298:Src/main.c    ****   }
 299:Src/main.c    ****   else
 300:Src/main.c    ****     HAL_GPIO_WritePin(BRAKE_LIGHT_EN_GPIO_Port, BRAKE_LIGHT_EN_Pin, GPIO_PIN_RESET);
 301:Src/main.c    **** */
 302:Src/main.c    **** 
 303:Src/main.c    ****     /* USER CODE END WHILE */
 304:Src/main.c    **** 
 305:Src/main.c    ****     /* USER CODE BEGIN 3 */
 306:Src/main.c    ****   }
 307:Src/main.c    ****   /* USER CODE END 3 */
 308:Src/main.c    **** 
 309:Src/main.c    ****   //TEST WHILE
 310:Src/main.c    ****  /* while(1){
 311:Src/main.c    **** 
 312:Src/main.c    ****     HAL_GPIO_WritePin(BRAKE_LIGHT_EN_GPIO_Port, BRAKE_LIGHT_EN_Pin, GPIO_PIN_SET);
 313:Src/main.c    ****     HAL_Delay(500);
 314:Src/main.c    ****   }
 315:Src/main.c    ****   */
 316:Src/main.c    **** 
 317:Src/main.c    ****   
 318:Src/main.c    **** }
 319:Src/main.c    **** 
ARM GAS  /tmp/ccLtQOJY.s 			page 7


 320:Src/main.c    **** /********************************************************************************/
 321:Src/main.c    **** //Checks for APPS errors, sends fault if there is one 
 322:Src/main.c    **** //Returns one if difference in throttleA/B is greater than 10% for 100 ms
 323:Src/main.c    **** //Returns zero if else
 324:Src/main.c    **** /********************************************************************************/
 325:Src/main.c    **** char checkAPPS(){
 326:Src/main.c    **** 
 327:Src/main.c    ****   throttle_A = updateADC(THROTTLE_A_ADC_CHANNEL); 
 328:Src/main.c    ****   throttle_B = updateADC(THROTTLE_B_ADC_CHANNEL); 
 329:Src/main.c    **** 
 330:Src/main.c    **** /*
 331:Src/main.c    ****   if(throttle_A > throttle_B){
 332:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 333:Src/main.c    ****     HAL_Delay(100);
 334:Src/main.c    ****   }
 335:Src/main.c    ****   else
 336:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 337:Src/main.c    ****   return 1;*/
 338:Src/main.c    ****   
 339:Src/main.c    ****   //Throttles Agree
 340:Src/main.c    ****   if(APPS_Diff() == 0){
 341:Src/main.c    **** 	 millisTimer = 100;
 342:Src/main.c    ****    //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 343:Src/main.c    ****   }
 344:Src/main.c    ****   
 345:Src/main.c    ****   //APPS_EN Fault
 346:Src/main.c    ****   if(millisTimer == 0){ //this occurs when APPS_diff is true for > 100 ms
 347:Src/main.c    ****     //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 348:Src/main.c    ****     return 1; //will set driving = 0;
 349:Src/main.c    ****   }
 350:Src/main.c    ****   return 0; //APPS is good
 351:Src/main.c    **** 
 352:Src/main.c    **** }
 353:Src/main.c    **** 
 354:Src/main.c    **** /********************************************************************************/
 355:Src/main.c    **** //Checks for BTSF errors, If the brake and throttle are pressed at the same time, above a certain t
 356:Src/main.c    **** //Returns one if fault was sensed and sent out
 357:Src/main.c    **** //zero if nothing is detected
 358:Src/main.c    **** /********************************************************************************/
 359:Src/main.c    **** char checkBTSF(){
 360:Src/main.c    ****   brakePressure_2 = updateADC(BRAKE_PRESSURE_2_ADC_CHANNEL);
 361:Src/main.c    ****   throttle_A = updateADC(THROTTLE_A_ADC_CHANNEL); 
 362:Src/main.c    ****   
 363:Src/main.c    ****   if(BTSF_ACTIVE)
 364:Src/main.c    ****   {
 365:Src/main.c    ****     if(throttle_A <= ThrottleA_5)
 366:Src/main.c    ****     {
 367:Src/main.c    ****       BTSF_ACTIVE = 0x00;
 368:Src/main.c    ****       //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 369:Src/main.c    ****       return 0;
 370:Src/main.c    ****     }
 371:Src/main.c    ****     return 1;
 372:Src/main.c    ****   }
 373:Src/main.c    **** 
 374:Src/main.c    ****   if((brakePressure_2 > brakeThreshold) && (throttle_A > ThrottleA_25)){
 375:Src/main.c    ****        //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 376:Src/main.c    **** 	     BTSF_ACTIVE = 0xFF;
ARM GAS  /tmp/ccLtQOJY.s 			page 8


 377:Src/main.c    ****        return 1;
 378:Src/main.c    ****   }
 379:Src/main.c    ****   
 380:Src/main.c    ****   
 381:Src/main.c    ****   return 0;
 382:Src/main.c    **** }
 383:Src/main.c    **** 
 384:Src/main.c    **** /********************************************************************************/
 385:Src/main.c    **** // This function updates the ADC values for all positions/pressures
 386:Src/main.c    **** //
 387:Src/main.c    **** //
 388:Src/main.c    **** /********************************************************************************/
 389:Src/main.c    **** uint16_t updateADC(int channel){	
 390:Src/main.c    **** 	//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 391:Src/main.c    ****   if (channel == BRAKE_POS_ADC_CHANNEL) //Brake position 
 392:Src/main.c    ****     sConfig.Channel = ADC_CHANNEL_0;
 393:Src/main.c    ****   if (channel == STEERING_POS_ADC_CHANNEL) //steering position 
 394:Src/main.c    ****     sConfig.Channel = ADC_CHANNEL_1;
 395:Src/main.c    ****   if (channel == BRAKE_PRESSURE_1_ADC_CHANNEL) //brake pressure 1
 396:Src/main.c    ****     sConfig.Channel = ADC_CHANNEL_2;
 397:Src/main.c    ****   if (channel == BRAKE_PRESSURE_2_ADC_CHANNEL) //brake pressure 2
 398:Src/main.c    ****     sConfig.Channel = ADC_CHANNEL_3;
 399:Src/main.c    ****   if (channel == THROTTLE_A_ADC_CHANNEL) //throttle A
 400:Src/main.c    ****     sConfig.Channel = ADC_CHANNEL_8;
 401:Src/main.c    ****   if (channel == THROTTLE_B_ADC_CHANNEL) //throttle B 
 402:Src/main.c    ****     sConfig.Channel = ADC_CHANNEL_9;
 403:Src/main.c    **** 
 404:Src/main.c    ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 405:Src/main.c    ****   sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 406:Src/main.c    ****   HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 407:Src/main.c    **** 
 408:Src/main.c    ****   HAL_ADC_Start(&hadc1);
 409:Src/main.c    ****   HAL_ADC_PollForConversion(&hadc1, 1000);
 410:Src/main.c    ****   return HAL_ADC_GetValue(&hadc1);
 411:Src/main.c    ****   //HAL_ADC_Stop(&hadc1);
 412:Src/main.c    **** 	//////////////////////////////////////////////////////////////
 413:Src/main.c    **** 	/*
 414:Src/main.c    **** 	HAL_ADC_Start(&hadc1);
 415:Src/main.c    **** 	
 416:Src/main.c    **** 	HAL_ADC_PollForConversion(&hadc1, 1000);
 417:Src/main.c    **** 	brakePos = HAL_ADC_GetValue(&hadc1);  //brakePos
 418:Src/main.c    **** 	HAL_ADC_PollForConversion(&hadc1, 1000);
 419:Src/main.c    **** 	steeringPos = HAL_ADC_GetValue(&hadc1);  //steeringPos
 420:Src/main.c    **** 	HAL_ADC_PollForConversion(&hadc1, 1000);
 421:Src/main.c    **** 	brakePressure_1 = HAL_ADC_GetValue(&hadc1);  //brakePressure_1
 422:Src/main.c    **** 	HAL_ADC_PollForConversion(&hadc1, 1000);
 423:Src/main.c    **** 	brakePressure_2 = HAL_ADC_GetValue(&hadc1);  //brakePressure_2
 424:Src/main.c    **** 	HAL_ADC_PollForConversion(&hadc1, 1000);
 425:Src/main.c    **** 	throttle_A = HAL_ADC_GetValue(&hadc1);  //throttle_A
 426:Src/main.c    **** 	HAL_ADC_PollForConversion(&hadc1, 1000);
 427:Src/main.c    **** 	throttle_B = HAL_ADC_GetValue(&hadc1);  //throttle_B
 428:Src/main.c    **** 	
 429:Src/main.c    **** 	HAL_ADC_Stop(&hadc1);
 430:Src/main.c    **** 	*/
 431:Src/main.c    **** }
 432:Src/main.c    **** 
 433:Src/main.c    **** /********************************************************************************/
ARM GAS  /tmp/ccLtQOJY.s 			page 9


 434:Src/main.c    **** //Determines if the throttle percent difference is above 10%
 435:Src/main.c    **** //Returns: 1 if difference > 10%
 436:Src/main.c    **** //		   0 if everything is good 
 437:Src/main.c    **** //
 438:Src/main.c    **** //Throttle_A will get values 491 to 2316 (throttle_A_min to max)
 439:Src/main.c    **** //Throttle_B will get values 246 to 2010 (throttle_B_min to max)
 440:Src/main.c    **** /********************************************************************************/
 441:Src/main.c    **** char APPS_Diff(){
 442:Src/main.c    **** 
 443:Src/main.c    **** //0.66 3.11
 444:Src/main.c    **** //0.32 2.77
 445:Src/main.c    ****  // int t_A = (int)throttle_A;
 446:Src/main.c    ****   //int t_B = (int)throttle_B;
 447:Src/main.c    **** 
 448:Src/main.c    ****   if(abs(throttle_A - throttle_B) > APPS_difference){ //600 ~ 0.5v
 449:Src/main.c    ****     return 1;
 450:Src/main.c    ****   }
 451:Src/main.c    ****   else return 0;
 452:Src/main.c    **** 
 453:Src/main.c    ****   /*
 454:Src/main.c    **** 
 455:Src/main.c    ****   t_A = (t_A - throttle_A_min)/(throttle_A_max - throttle_A_min); //Normalize both values to be 0-1
 456:Src/main.c    ****   t_B = (t_B - throttle_B_min)/(throttle_B_max - throttle_B_min);
 457:Src/main.c    **** 
 458:Src/main.c    ****   if(abs(t_A-t_B) > APPS_difference)
 459:Src/main.c    ****     return 1;
 460:Src/main.c    ****   else
 461:Src/main.c    ****     return 0;
 462:Src/main.c    **** 
 463:Src/main.c    ****     */
 464:Src/main.c    **** 
 465:Src/main.c    **** 
 466:Src/main.c    **** }
 467:Src/main.c    **** void sendFaultMsg(){
 468:Src/main.c    ****   TxFault_data[0] = bms;  //Set all the data (faults) to their current values
 469:Src/main.c    ****   TxFault_data[1] = imd;
 470:Src/main.c    ****   TxFault_data[2] = bspd;
 471:Src/main.c    ****   TxFault_data[3] = apps;
 472:Src/main.c    ****   HAL_CAN_AddTxMessage(&hcan, &TxFaults, TxFault_data, &TxFaultsMailbox);
 473:Src/main.c    **** }
 474:Src/main.c    **** 
 475:Src/main.c    **** void sendCar_state(){
 476:Src/main.c    ****   HAL_CAN_AddTxMessage(&hcan, &TxCar_state,TxCar_state_data, &TxCar_stateMailbox);
 477:Src/main.c    **** }
 478:Src/main.c    **** 
 479:Src/main.c    **** void car_state_machine(char STATE)
 480:Src/main.c    **** {
 481:Src/main.c    ****   if(STATE > TxCar_state_data[0])
 482:Src/main.c    ****   {
 483:Src/main.c    ****     TxCar_state_data[0] = STATE;
 484:Src/main.c    ****   }
 485:Src/main.c    **** }
 486:Src/main.c    **** 
 487:Src/main.c    **** void readFaults(){
 488:Src/main.c    ****   if (HAL_GPIO_ReadPin(GPIOD, FAULT_BSPD_STATUS_Pin) == GPIO_PIN_RESET)
 489:Src/main.c    ****     bspd = FAULT_ACTIVE;
 490:Src/main.c    ****   else bspd = FAULT_INACTIVE;
ARM GAS  /tmp/ccLtQOJY.s 			page 10


 491:Src/main.c    ****   
 492:Src/main.c    ****   if (HAL_GPIO_ReadPin(GPIOC, FAULT_IMD_STATUS_Pin) == GPIO_PIN_RESET)
 493:Src/main.c    ****     imd = FAULT_ACTIVE;
 494:Src/main.c    ****   else imd = FAULT_INACTIVE;
 495:Src/main.c    ****   
 496:Src/main.c    ****   if (HAL_GPIO_ReadPin(GPIOC, FAULT_BMS_STATUS_Pin) == GPIO_PIN_RESET)
 497:Src/main.c    ****     bms = FAULT_ACTIVE;
 498:Src/main.c    ****   else bms = FAULT_INACTIVE;
 499:Src/main.c    **** 
 500:Src/main.c    ****   if(bms || imd || bspd){
 501:Src/main.c    ****     TxCar_state_data[0] = LV_ON;
 502:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB, RTD_EN_Pin | RTDS_EN_Pin, GPIO_PIN_RESET);
 503:Src/main.c    ****   }
 504:Src/main.c    **** 
 505:Src/main.c    **** }
 506:Src/main.c    **** 
 507:Src/main.c    **** /* USER CODE END 0 */
 508:Src/main.c    **** 
 509:Src/main.c    **** 
 510:Src/main.c    **** 
 511:Src/main.c    **** /**
 512:Src/main.c    ****   * @brief System Clock Configuration
 513:Src/main.c    ****   * @retval None
 514:Src/main.c    ****   */
 515:Src/main.c    **** void SystemClock_Config(void)
 516:Src/main.c    **** {
 517:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 518:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 519:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 520:Src/main.c    **** 
 521:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks 
 522:Src/main.c    ****   */
 523:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 524:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 525:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 526:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 527:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 528:Src/main.c    ****   {
 529:Src/main.c    ****     Error_Handler();
 530:Src/main.c    ****   }
 531:Src/main.c    ****   /** Initializes the CPU, AHB and APB busses clocks 
 532:Src/main.c    ****   */
 533:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 534:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 535:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 536:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 537:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 538:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 539:Src/main.c    **** 
 540:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 541:Src/main.c    ****   {
 542:Src/main.c    ****     Error_Handler();
 543:Src/main.c    ****   }
 544:Src/main.c    ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 545:Src/main.c    ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 546:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 547:Src/main.c    ****   {
ARM GAS  /tmp/ccLtQOJY.s 			page 11


 548:Src/main.c    ****     Error_Handler();
 549:Src/main.c    ****   }
 550:Src/main.c    **** }
 551:Src/main.c    **** 
 552:Src/main.c    **** /**
 553:Src/main.c    ****   * @brief ADC1 Initialization Function
 554:Src/main.c    ****   * @param None
 555:Src/main.c    ****   * @retval None
 556:Src/main.c    ****   */
 557:Src/main.c    **** static void MX_ADC1_Init(void)
 558:Src/main.c    **** {
 559:Src/main.c    **** 
 560:Src/main.c    ****    /* USER CODE BEGIN ADC1_Init 0 */
 561:Src/main.c    **** 
 562:Src/main.c    ****   /* USER CODE END ADC1_Init 0 */
 563:Src/main.c    **** 
 564:Src/main.c    ****   /* USER CODE BEGIN ADC1_Init 1 */
 565:Src/main.c    **** 
 566:Src/main.c    ****   /* USER CODE END ADC1_Init 1 */
 567:Src/main.c    ****   /**Common config 
 568:Src/main.c    ****   */
 569:Src/main.c    ****   hadc1.Instance = ADC1;
 570:Src/main.c    ****   hadc1.Init.ScanConvMode = DISABLE; //enable 
 571:Src/main.c    ****   hadc1.Init.ContinuousConvMode = DISABLE; //enable 
 572:Src/main.c    ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 573:Src/main.c    ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 574:Src/main.c    ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 575:Src/main.c    ****   hadc1.Init.NbrOfConversion = 6;
 576:Src/main.c    ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 577:Src/main.c    ****   {
 578:Src/main.c    ****     Error_Handler();
 579:Src/main.c    ****   }
 580:Src/main.c    ****   /**Configure Regular Channel 
 581:Src/main.c    ****   */
 582:Src/main.c    ****   //Brake position
 583:Src/main.c    ****   sConfig.Channel = ADC_CHANNEL_0;
 584:Src/main.c    ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 585:Src/main.c    ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 586:Src/main.c    ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 587:Src/main.c    ****   {
 588:Src/main.c    ****     Error_Handler();
 589:Src/main.c    ****   }
 590:Src/main.c    ****   /* USER CODE BEGIN ADC1_Init 2 */
 591:Src/main.c    **** 
 592:Src/main.c    ****   //Steering Position 
 593:Src/main.c    ****   sConfig.Channel = ADC_CHANNEL_1;
 594:Src/main.c    ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 595:Src/main.c    ****   HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 596:Src/main.c    ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK){
 597:Src/main.c    ****     Error_Handler();
 598:Src/main.c    ****   }
 599:Src/main.c    ****   
 600:Src/main.c    ****   //Brake Pressure 1
 601:Src/main.c    ****   sConfig.Channel = ADC_CHANNEL_3;
 602:Src/main.c    ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 603:Src/main.c    ****   HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 604:Src/main.c    ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK){
ARM GAS  /tmp/ccLtQOJY.s 			page 12


 605:Src/main.c    ****     Error_Handler();
 606:Src/main.c    ****   }
 607:Src/main.c    ****   
 608:Src/main.c    ****   //Brake Pressure 2
 609:Src/main.c    ****   sConfig.Channel = ADC_CHANNEL_2;
 610:Src/main.c    ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 611:Src/main.c    ****   HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 612:Src/main.c    ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK){
 613:Src/main.c    ****     Error_Handler();
 614:Src/main.c    ****   }
 615:Src/main.c    ****   
 616:Src/main.c    ****   //ADC for throttle_A
 617:Src/main.c    ****   sConfig.Channel = ADC_CHANNEL_8;
 618:Src/main.c    ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 619:Src/main.c    ****   HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 620:Src/main.c    ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK){
 621:Src/main.c    ****     Error_Handler();
 622:Src/main.c    ****   }
 623:Src/main.c    ****   
 624:Src/main.c    ****   //ADC for throttle_B
 625:Src/main.c    ****   sConfig.Channel = ADC_CHANNEL_9;
 626:Src/main.c    ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 627:Src/main.c    ****   HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 628:Src/main.c    ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK){
 629:Src/main.c    ****     Error_Handler();
 630:Src/main.c    ****   }
 631:Src/main.c    ****   /* USER CODE END ADC1_Init 2 */
 632:Src/main.c    **** 
 633:Src/main.c    **** }
 634:Src/main.c    **** 
 635:Src/main.c    **** /**
 636:Src/main.c    ****   * @brief CAN Initialization Function
 637:Src/main.c    ****   * @param None
 638:Src/main.c    ****   * @retval None
 639:Src/main.c    ****   */
 640:Src/main.c    **** static void MX_CAN_Init(void)
 641:Src/main.c    **** {
 642:Src/main.c    **** 
 643:Src/main.c    ****  /* USER CODE BEGIN CAN_Init 0 */
 644:Src/main.c    **** 
 645:Src/main.c    ****   /* USER CODE END CAN_Init 0 */
 646:Src/main.c    **** 
 647:Src/main.c    **** 
 648:Src/main.c    ****   hcan.Instance = CAN1;
 649:Src/main.c    ****   hcan.Init.Prescaler = 2;
 650:Src/main.c    ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 651:Src/main.c    ****   hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 652:Src/main.c    ****   hcan.Init.TimeSeg1 = CAN_BS1_3TQ;
 653:Src/main.c    ****   hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 654:Src/main.c    ****   hcan.Init.TimeTriggeredMode = DISABLE;
 655:Src/main.c    ****   hcan.Init.AutoBusOff = DISABLE; //enable this if no other nodes on bus
 656:Src/main.c    ****   hcan.Init.AutoWakeUp = DISABLE;
 657:Src/main.c    ****   hcan.Init.AutoRetransmission = DISABLE;
 658:Src/main.c    ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 659:Src/main.c    ****   hcan.Init.TransmitFifoPriority = DISABLE;
 660:Src/main.c    **** 
 661:Src/main.c    ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
ARM GAS  /tmp/ccLtQOJY.s 			page 13


 662:Src/main.c    ****   {
 663:Src/main.c    ****     Error_Handler();
 664:Src/main.c    ****   }
 665:Src/main.c    ****   
 666:Src/main.c    ****     /* USER CODE BEGIN CAN_Init 1 */
 667:Src/main.c    ****  // HAL_CAN_Start(&hcan);
 668:Src/main.c    ****   TxFaults.StdId = FAULTS;         // CAN standard ID
 669:Src/main.c    ****   TxFaults.ExtId = 0x01;          // CAN extended ID
 670:Src/main.c    ****   TxFaults.RTR = CAN_RTR_DATA;      // CAN frame type
 671:Src/main.c    ****   TxFaults.IDE = CAN_ID_STD;        // CAN ID type
 672:Src/main.c    ****   TxFaults.DLC = 8;             // CAN frame length in bytes
 673:Src/main.c    ****   TxFaults.TransmitGlobalTime = DISABLE;  // CAN timestamp in TxData[6] and TxData[7]
 674:Src/main.c    **** 
 675:Src/main.c    ****   TxCar_state.StdId = CAR_STATE;         // CAN standard ID
 676:Src/main.c    ****   TxCar_state.ExtId = 0x01;          // CAN extended ID
 677:Src/main.c    ****   TxCar_state.RTR = CAN_RTR_DATA;      // CAN frame type
 678:Src/main.c    ****   TxCar_state.IDE = CAN_ID_STD;        // CAN ID type
 679:Src/main.c    ****   TxCar_state.DLC = 1;             // CAN frame length in bytes
 680:Src/main.c    ****   TxCar_state.TransmitGlobalTime = DISABLE;
 681:Src/main.c    **** 
 682:Src/main.c    ****   /* USER CODE END CAN_Init 1 */
 683:Src/main.c    **** 
 684:Src/main.c    ****     HAL_CAN_Start(&hcan);
 685:Src/main.c    ****   /* USER CODE END CAN_Init 2 */
 686:Src/main.c    **** 
 687:Src/main.c    **** }
 688:Src/main.c    **** 
 689:Src/main.c    **** /**
 690:Src/main.c    ****   * @brief SPI1 Initialization Function
 691:Src/main.c    ****   * @param None
 692:Src/main.c    ****   * @retval None
 693:Src/main.c    ****   */
 694:Src/main.c    **** static void MX_SPI1_Init(void)
 695:Src/main.c    **** {
 696:Src/main.c    **** 
 697:Src/main.c    ****   /* USER CODE BEGIN SPI1_Init 0 */
 698:Src/main.c    **** 
 699:Src/main.c    ****   /* USER CODE END SPI1_Init 0 */
 700:Src/main.c    **** 
 701:Src/main.c    ****   /* USER CODE BEGIN SPI1_Init 1 */
 702:Src/main.c    **** 
 703:Src/main.c    ****   /* USER CODE END SPI1_Init 1 */
 704:Src/main.c    ****   /* SPI1 parameter configuration*/
 705:Src/main.c    ****   hspi1.Instance = SPI1;
 706:Src/main.c    ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 707:Src/main.c    ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 708:Src/main.c    ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 709:Src/main.c    ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 710:Src/main.c    ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 711:Src/main.c    ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 712:Src/main.c    ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 713:Src/main.c    ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 714:Src/main.c    ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 715:Src/main.c    ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 716:Src/main.c    ****   hspi1.Init.CRCPolynomial = 10;
 717:Src/main.c    ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 718:Src/main.c    ****   {
ARM GAS  /tmp/ccLtQOJY.s 			page 14


 719:Src/main.c    ****     Error_Handler();
 720:Src/main.c    ****   }
 721:Src/main.c    ****   /* USER CODE BEGIN SPI1_Init 2 */
 722:Src/main.c    **** 
 723:Src/main.c    ****   /* USER CODE END SPI1_Init 2 */
 724:Src/main.c    **** 
 725:Src/main.c    **** }
 726:Src/main.c    **** 
 727:Src/main.c    **** /**
 728:Src/main.c    ****   * @brief GPIO Initialization Function
 729:Src/main.c    ****   * @param None
 730:Src/main.c    ****   * @retval None
 731:Src/main.c    ****   */
 732:Src/main.c    **** static void MX_GPIO_Init(void)
 733:Src/main.c    **** {
  25              		.loc 1 733 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 32
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  30              	.LCFI0:
  31              		.cfi_def_cfa_offset 24
  32              		.cfi_offset 4, -24
  33              		.cfi_offset 5, -20
  34              		.cfi_offset 6, -16
  35              		.cfi_offset 7, -12
  36              		.cfi_offset 8, -8
  37              		.cfi_offset 14, -4
  38 0004 88B0     		sub	sp, sp, #32
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
 734:Src/main.c    ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 734 0
  42 0006 0024     		movs	r4, #0
  43 0008 0494     		str	r4, [sp, #16]
  44 000a 0594     		str	r4, [sp, #20]
  45 000c 0694     		str	r4, [sp, #24]
  46 000e 0794     		str	r4, [sp, #28]
  47              	.LBB8:
 735:Src/main.c    **** 
 736:Src/main.c    ****   /* GPIO Ports Clock Enable */
 737:Src/main.c    ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 737 0
  49 0010 374B     		ldr	r3, .L3
  50 0012 9A69     		ldr	r2, [r3, #24]
  51 0014 42F01002 		orr	r2, r2, #16
  52 0018 9A61     		str	r2, [r3, #24]
  53 001a 9A69     		ldr	r2, [r3, #24]
  54 001c 02F01002 		and	r2, r2, #16
  55 0020 0092     		str	r2, [sp]
  56 0022 009A     		ldr	r2, [sp]
  57              	.LBE8:
  58              	.LBB9:
 738:Src/main.c    ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  59              		.loc 1 738 0
  60 0024 9A69     		ldr	r2, [r3, #24]
  61 0026 42F02002 		orr	r2, r2, #32
ARM GAS  /tmp/ccLtQOJY.s 			page 15


  62 002a 9A61     		str	r2, [r3, #24]
  63 002c 9A69     		ldr	r2, [r3, #24]
  64 002e 02F02002 		and	r2, r2, #32
  65 0032 0192     		str	r2, [sp, #4]
  66 0034 019A     		ldr	r2, [sp, #4]
  67              	.LBE9:
  68              	.LBB10:
 739:Src/main.c    ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  69              		.loc 1 739 0
  70 0036 9A69     		ldr	r2, [r3, #24]
  71 0038 42F00402 		orr	r2, r2, #4
  72 003c 9A61     		str	r2, [r3, #24]
  73 003e 9A69     		ldr	r2, [r3, #24]
  74 0040 02F00402 		and	r2, r2, #4
  75 0044 0292     		str	r2, [sp, #8]
  76 0046 029A     		ldr	r2, [sp, #8]
  77              	.LBE10:
  78              	.LBB11:
 740:Src/main.c    ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  79              		.loc 1 740 0
  80 0048 9A69     		ldr	r2, [r3, #24]
  81 004a 42F00802 		orr	r2, r2, #8
  82 004e 9A61     		str	r2, [r3, #24]
  83 0050 9B69     		ldr	r3, [r3, #24]
  84 0052 03F00803 		and	r3, r3, #8
  85 0056 0393     		str	r3, [sp, #12]
  86 0058 039B     		ldr	r3, [sp, #12]
  87              	.LBE11:
 741:Src/main.c    **** 
 742:Src/main.c    ****   /*Configure GPIO pin Output Level */
 743:Src/main.c    ****   HAL_GPIO_WritePin(GPIOB, BRAKE_LIGHT_EN_Pin|RTDS_EN_Pin|APPS_EN_Pin|RTD_EN_Pin 
  88              		.loc 1 743 0
  89 005a 264E     		ldr	r6, .L3+4
  90 005c 2246     		mov	r2, r4
  91 005e 42F23811 		movw	r1, #8504
  92 0062 3046     		mov	r0, r6
  93 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
  94              	.LVL0:
 744:Src/main.c    ****                           |BTSF_EN_Pin, GPIO_PIN_RESET);
 745:Src/main.c    **** 
 746:Src/main.c    ****   /*Configure GPIO pin Output Level */
 747:Src/main.c    ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
  95              		.loc 1 747 0
  96 0068 234F     		ldr	r7, .L3+8
  97 006a 2246     		mov	r2, r4
  98 006c 4FF48061 		mov	r1, #1024
  99 0070 3846     		mov	r0, r7
 100 0072 FFF7FEFF 		bl	HAL_GPIO_WritePin
 101              	.LVL1:
 748:Src/main.c    **** 
 749:Src/main.c    ****   /*Configure GPIO pins : FAULT_IMD_STATUS_Pin FAULT_BMS_STATUS_Pin */
 750:Src/main.c    ****   GPIO_InitStruct.Pin = FAULT_IMD_STATUS_Pin|FAULT_BMS_STATUS_Pin;
 102              		.loc 1 750 0
 103 0076 4FF44043 		mov	r3, #49152
 104 007a 0493     		str	r3, [sp, #16]
 751:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 105              		.loc 1 751 0
ARM GAS  /tmp/ccLtQOJY.s 			page 16


 106 007c 0594     		str	r4, [sp, #20]
 752:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 107              		.loc 1 752 0
 108 007e 0694     		str	r4, [sp, #24]
 753:Src/main.c    ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 109              		.loc 1 753 0
 110 0080 04A9     		add	r1, sp, #16
 111 0082 1E48     		ldr	r0, .L3+12
 112 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 113              	.LVL2:
 754:Src/main.c    **** 
 755:Src/main.c    ****   /*Configure GPIO pin : FAULT_BSPD_STATUS_Pin */
 756:Src/main.c    ****   GPIO_InitStruct.Pin = FAULT_BSPD_STATUS_Pin;
 114              		.loc 1 756 0
 115 0088 0125     		movs	r5, #1
 116 008a 0495     		str	r5, [sp, #16]
 757:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 117              		.loc 1 757 0
 118 008c 0594     		str	r4, [sp, #20]
 758:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 119              		.loc 1 758 0
 120 008e 0694     		str	r4, [sp, #24]
 759:Src/main.c    ****   HAL_GPIO_Init(FAULT_BSPD_STATUS_GPIO_Port, &GPIO_InitStruct);
 121              		.loc 1 759 0
 122 0090 04A9     		add	r1, sp, #16
 123 0092 1B48     		ldr	r0, .L3+16
 124 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 125              	.LVL3:
 760:Src/main.c    **** 
 761:Src/main.c    ****   /*Configure GPIO pins : HV_CONNECTED_Pin ENABLE_IN_Pin PRECHARGE_COMPLETE_Pin */
 762:Src/main.c    ****   GPIO_InitStruct.Pin = HV_CONNECTED_Pin|ENABLE_IN_Pin|PRECHARGE_COMPLETE_Pin;
 126              		.loc 1 762 0
 127 0098 48F24043 		movw	r3, #33856
 128 009c 0493     		str	r3, [sp, #16]
 763:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 129              		.loc 1 763 0
 130 009e 0594     		str	r4, [sp, #20]
 764:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 131              		.loc 1 764 0
 132 00a0 0694     		str	r4, [sp, #24]
 765:Src/main.c    ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 133              		.loc 1 765 0
 134 00a2 04A9     		add	r1, sp, #16
 135 00a4 3046     		mov	r0, r6
 136 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 137              	.LVL4:
 766:Src/main.c    **** 
 767:Src/main.c    ****   /*Configure GPIO pins : BRAKE_LIGHT_EN_Pin RTDS_EN_Pin APPS_EN_Pin RTD_EN_Pin 
 768:Src/main.c    ****                            BTSF_EN_Pin */
 769:Src/main.c    ****   GPIO_InitStruct.Pin = BRAKE_LIGHT_EN_Pin|RTDS_EN_Pin|APPS_EN_Pin|RTD_EN_Pin 
 138              		.loc 1 769 0
 139 00aa 42F23813 		movw	r3, #8504
 140 00ae 0493     		str	r3, [sp, #16]
 770:Src/main.c    ****                           |BTSF_EN_Pin;
 771:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 141              		.loc 1 771 0
 142 00b0 0595     		str	r5, [sp, #20]
ARM GAS  /tmp/ccLtQOJY.s 			page 17


 772:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 143              		.loc 1 772 0
 144 00b2 0694     		str	r4, [sp, #24]
 773:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 145              		.loc 1 773 0
 146 00b4 4FF00208 		mov	r8, #2
 147 00b8 CDF81C80 		str	r8, [sp, #28]
 774:Src/main.c    ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 148              		.loc 1 774 0
 149 00bc 04A9     		add	r1, sp, #16
 150 00be 3046     		mov	r0, r6
 151 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 152              	.LVL5:
 775:Src/main.c    **** 
 776:Src/main.c    ****   /*Configure GPIO pin : PA10 */
 777:Src/main.c    ****   GPIO_InitStruct.Pin = GPIO_PIN_10;
 153              		.loc 1 777 0
 154 00c4 4FF48063 		mov	r3, #1024
 155 00c8 0493     		str	r3, [sp, #16]
 778:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 156              		.loc 1 778 0
 157 00ca 0595     		str	r5, [sp, #20]
 779:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 158              		.loc 1 779 0
 159 00cc 0694     		str	r4, [sp, #24]
 780:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 160              		.loc 1 780 0
 161 00ce CDF81C80 		str	r8, [sp, #28]
 781:Src/main.c    ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 162              		.loc 1 781 0
 163 00d2 04A9     		add	r1, sp, #16
 164 00d4 3846     		mov	r0, r7
 165 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 166              	.LVL6:
 167              	.LBB12:
 782:Src/main.c    **** 
 783:Src/main.c    ****   /*Configure peripheral I/O remapping */
 784:Src/main.c    ****   __HAL_AFIO_REMAP_PD01_ENABLE();
 168              		.loc 1 784 0
 169 00da 0A4A     		ldr	r2, .L3+20
 170 00dc 5368     		ldr	r3, [r2, #4]
 171              	.LVL7:
 172 00de 43F0E063 		orr	r3, r3, #117440512
 173              	.LVL8:
 174 00e2 43F40043 		orr	r3, r3, #32768
 175              	.LVL9:
 176 00e6 5360     		str	r3, [r2, #4]
 177              	.LBE12:
 785:Src/main.c    **** 
 786:Src/main.c    **** }
 178              		.loc 1 786 0
 179 00e8 08B0     		add	sp, sp, #32
 180              	.LCFI2:
 181              		.cfi_def_cfa_offset 24
 182              		@ sp needed
 183 00ea BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 184              	.L4:
ARM GAS  /tmp/ccLtQOJY.s 			page 18


 185 00ee 00BF     		.align	2
 186              	.L3:
 187 00f0 00100240 		.word	1073876992
 188 00f4 000C0140 		.word	1073810432
 189 00f8 00080140 		.word	1073809408
 190 00fc 00100140 		.word	1073811456
 191 0100 00140140 		.word	1073812480
 192 0104 00000140 		.word	1073807360
 193              		.cfi_endproc
 194              	.LFE77:
 196              		.section	.text.MX_SPI1_Init,"ax",%progbits
 197              		.align	1
 198              		.syntax unified
 199              		.thumb
 200              		.thumb_func
 201              		.fpu softvfp
 203              	MX_SPI1_Init:
 204              	.LFB76:
 695:Src/main.c    **** 
 205              		.loc 1 695 0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209 0000 08B5     		push	{r3, lr}
 210              	.LCFI3:
 211              		.cfi_def_cfa_offset 8
 212              		.cfi_offset 3, -8
 213              		.cfi_offset 14, -4
 705:Src/main.c    ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 214              		.loc 1 705 0
 215 0002 0B48     		ldr	r0, .L7
 216 0004 0B4B     		ldr	r3, .L7+4
 217 0006 0360     		str	r3, [r0]
 706:Src/main.c    ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 218              		.loc 1 706 0
 219 0008 4FF48273 		mov	r3, #260
 220 000c 4360     		str	r3, [r0, #4]
 707:Src/main.c    ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 221              		.loc 1 707 0
 222 000e 0023     		movs	r3, #0
 223 0010 8360     		str	r3, [r0, #8]
 708:Src/main.c    ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 224              		.loc 1 708 0
 225 0012 C360     		str	r3, [r0, #12]
 709:Src/main.c    ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 226              		.loc 1 709 0
 227 0014 0361     		str	r3, [r0, #16]
 710:Src/main.c    ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 228              		.loc 1 710 0
 229 0016 4361     		str	r3, [r0, #20]
 711:Src/main.c    ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 230              		.loc 1 711 0
 231 0018 4FF48022 		mov	r2, #262144
 232 001c 8261     		str	r2, [r0, #24]
 712:Src/main.c    ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 233              		.loc 1 712 0
 234 001e C361     		str	r3, [r0, #28]
ARM GAS  /tmp/ccLtQOJY.s 			page 19


 713:Src/main.c    ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 235              		.loc 1 713 0
 236 0020 0362     		str	r3, [r0, #32]
 714:Src/main.c    ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 237              		.loc 1 714 0
 238 0022 4362     		str	r3, [r0, #36]
 715:Src/main.c    ****   hspi1.Init.CRCPolynomial = 10;
 239              		.loc 1 715 0
 240 0024 8362     		str	r3, [r0, #40]
 716:Src/main.c    ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 241              		.loc 1 716 0
 242 0026 0A23     		movs	r3, #10
 243 0028 C362     		str	r3, [r0, #44]
 717:Src/main.c    ****   {
 244              		.loc 1 717 0
 245 002a FFF7FEFF 		bl	HAL_SPI_Init
 246              	.LVL10:
 247 002e 08BD     		pop	{r3, pc}
 248              	.L8:
 249              		.align	2
 250              	.L7:
 251 0030 00000000 		.word	hspi1
 252 0034 00300140 		.word	1073819648
 253              		.cfi_endproc
 254              	.LFE76:
 256              		.section	.text.MX_ADC1_Init,"ax",%progbits
 257              		.align	1
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 261              		.fpu softvfp
 263              	MX_ADC1_Init:
 264              	.LFB74:
 558:Src/main.c    **** 
 265              		.loc 1 558 0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 0
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 270              	.LCFI4:
 271              		.cfi_def_cfa_offset 24
 272              		.cfi_offset 4, -24
 273              		.cfi_offset 5, -20
 274              		.cfi_offset 6, -16
 275              		.cfi_offset 7, -12
 276              		.cfi_offset 8, -8
 277              		.cfi_offset 14, -4
 569:Src/main.c    ****   hadc1.Init.ScanConvMode = DISABLE; //enable 
 278              		.loc 1 569 0
 279 0004 2A4D     		ldr	r5, .L11
 280 0006 2B4B     		ldr	r3, .L11+4
 281 0008 2B60     		str	r3, [r5]
 570:Src/main.c    ****   hadc1.Init.ContinuousConvMode = DISABLE; //enable 
 282              		.loc 1 570 0
 283 000a 0026     		movs	r6, #0
 284 000c AE60     		str	r6, [r5, #8]
 571:Src/main.c    ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
ARM GAS  /tmp/ccLtQOJY.s 			page 20


 285              		.loc 1 571 0
 286 000e EE60     		str	r6, [r5, #12]
 572:Src/main.c    ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 287              		.loc 1 572 0
 288 0010 6E61     		str	r6, [r5, #20]
 573:Src/main.c    ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 289              		.loc 1 573 0
 290 0012 4FF46023 		mov	r3, #917504
 291 0016 EB61     		str	r3, [r5, #28]
 574:Src/main.c    ****   hadc1.Init.NbrOfConversion = 6;
 292              		.loc 1 574 0
 293 0018 6E60     		str	r6, [r5, #4]
 575:Src/main.c    ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 294              		.loc 1 575 0
 295 001a 0627     		movs	r7, #6
 296 001c 2F61     		str	r7, [r5, #16]
 576:Src/main.c    ****   {
 297              		.loc 1 576 0
 298 001e 2846     		mov	r0, r5
 299 0020 FFF7FEFF 		bl	HAL_ADC_Init
 300              	.LVL11:
 583:Src/main.c    ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 301              		.loc 1 583 0
 302 0024 244C     		ldr	r4, .L11+8
 303 0026 2660     		str	r6, [r4]
 584:Src/main.c    ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 304              		.loc 1 584 0
 305 0028 4FF00108 		mov	r8, #1
 306 002c C4F80480 		str	r8, [r4, #4]
 585:Src/main.c    ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 307              		.loc 1 585 0
 308 0030 A660     		str	r6, [r4, #8]
 586:Src/main.c    ****   {
 309              		.loc 1 586 0
 310 0032 2146     		mov	r1, r4
 311 0034 2846     		mov	r0, r5
 312 0036 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 313              	.LVL12:
 593:Src/main.c    ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 314              		.loc 1 593 0
 315 003a C4F80080 		str	r8, [r4]
 594:Src/main.c    ****   HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 316              		.loc 1 594 0
 317 003e 0226     		movs	r6, #2
 318 0040 6660     		str	r6, [r4, #4]
 595:Src/main.c    ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK){
 319              		.loc 1 595 0
 320 0042 2146     		mov	r1, r4
 321 0044 2846     		mov	r0, r5
 322 0046 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 323              	.LVL13:
 596:Src/main.c    ****     Error_Handler();
 324              		.loc 1 596 0
 325 004a 2146     		mov	r1, r4
 326 004c 2846     		mov	r0, r5
 327 004e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 328              	.LVL14:
ARM GAS  /tmp/ccLtQOJY.s 			page 21


 601:Src/main.c    ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 329              		.loc 1 601 0
 330 0052 0323     		movs	r3, #3
 331 0054 2360     		str	r3, [r4]
 602:Src/main.c    ****   HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 332              		.loc 1 602 0
 333 0056 6360     		str	r3, [r4, #4]
 603:Src/main.c    ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK){
 334              		.loc 1 603 0
 335 0058 2146     		mov	r1, r4
 336 005a 2846     		mov	r0, r5
 337 005c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 338              	.LVL15:
 604:Src/main.c    ****     Error_Handler();
 339              		.loc 1 604 0
 340 0060 2146     		mov	r1, r4
 341 0062 2846     		mov	r0, r5
 342 0064 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 343              	.LVL16:
 609:Src/main.c    ****   sConfig.Rank = ADC_REGULAR_RANK_4;
 344              		.loc 1 609 0
 345 0068 2660     		str	r6, [r4]
 610:Src/main.c    ****   HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 346              		.loc 1 610 0
 347 006a 0423     		movs	r3, #4
 348 006c 6360     		str	r3, [r4, #4]
 611:Src/main.c    ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK){
 349              		.loc 1 611 0
 350 006e 2146     		mov	r1, r4
 351 0070 2846     		mov	r0, r5
 352 0072 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 353              	.LVL17:
 612:Src/main.c    ****     Error_Handler();
 354              		.loc 1 612 0
 355 0076 2146     		mov	r1, r4
 356 0078 2846     		mov	r0, r5
 357 007a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 358              	.LVL18:
 617:Src/main.c    ****   sConfig.Rank = ADC_REGULAR_RANK_5;
 359              		.loc 1 617 0
 360 007e 0823     		movs	r3, #8
 361 0080 2360     		str	r3, [r4]
 618:Src/main.c    ****   HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 362              		.loc 1 618 0
 363 0082 0523     		movs	r3, #5
 364 0084 6360     		str	r3, [r4, #4]
 619:Src/main.c    ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK){
 365              		.loc 1 619 0
 366 0086 2146     		mov	r1, r4
 367 0088 2846     		mov	r0, r5
 368 008a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 369              	.LVL19:
 620:Src/main.c    ****     Error_Handler();
 370              		.loc 1 620 0
 371 008e 2146     		mov	r1, r4
 372 0090 2846     		mov	r0, r5
 373 0092 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
ARM GAS  /tmp/ccLtQOJY.s 			page 22


 374              	.LVL20:
 625:Src/main.c    ****   sConfig.Rank = ADC_REGULAR_RANK_6;
 375              		.loc 1 625 0
 376 0096 0923     		movs	r3, #9
 377 0098 2360     		str	r3, [r4]
 626:Src/main.c    ****   HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 378              		.loc 1 626 0
 379 009a 6760     		str	r7, [r4, #4]
 627:Src/main.c    ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK){
 380              		.loc 1 627 0
 381 009c 2146     		mov	r1, r4
 382 009e 2846     		mov	r0, r5
 383 00a0 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 384              	.LVL21:
 628:Src/main.c    ****     Error_Handler();
 385              		.loc 1 628 0
 386 00a4 2146     		mov	r1, r4
 387 00a6 2846     		mov	r0, r5
 388 00a8 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 389              	.LVL22:
 390 00ac BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 391              	.L12:
 392              		.align	2
 393              	.L11:
 394 00b0 00000000 		.word	hadc1
 395 00b4 00240140 		.word	1073816576
 396 00b8 00000000 		.word	.LANCHOR0
 397              		.cfi_endproc
 398              	.LFE74:
 400              		.section	.text.MX_CAN_Init,"ax",%progbits
 401              		.align	1
 402              		.syntax unified
 403              		.thumb
 404              		.thumb_func
 405              		.fpu softvfp
 407              	MX_CAN_Init:
 408              	.LFB75:
 641:Src/main.c    **** 
 409              		.loc 1 641 0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 413 0000 38B5     		push	{r3, r4, r5, lr}
 414              	.LCFI5:
 415              		.cfi_def_cfa_offset 16
 416              		.cfi_offset 3, -16
 417              		.cfi_offset 4, -12
 418              		.cfi_offset 5, -8
 419              		.cfi_offset 14, -4
 648:Src/main.c    ****   hcan.Init.Prescaler = 2;
 420              		.loc 1 648 0
 421 0002 164C     		ldr	r4, .L15
 422 0004 164B     		ldr	r3, .L15+4
 423 0006 2360     		str	r3, [r4]
 649:Src/main.c    ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 424              		.loc 1 649 0
 425 0008 0223     		movs	r3, #2
ARM GAS  /tmp/ccLtQOJY.s 			page 23


 426 000a 6360     		str	r3, [r4, #4]
 650:Src/main.c    ****   hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 427              		.loc 1 650 0
 428 000c 0025     		movs	r5, #0
 429 000e A560     		str	r5, [r4, #8]
 651:Src/main.c    ****   hcan.Init.TimeSeg1 = CAN_BS1_3TQ;
 430              		.loc 1 651 0
 431 0010 E560     		str	r5, [r4, #12]
 652:Src/main.c    ****   hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 432              		.loc 1 652 0
 433 0012 4FF40033 		mov	r3, #131072
 434 0016 2361     		str	r3, [r4, #16]
 653:Src/main.c    ****   hcan.Init.TimeTriggeredMode = DISABLE;
 435              		.loc 1 653 0
 436 0018 4FF44013 		mov	r3, #3145728
 437 001c 6361     		str	r3, [r4, #20]
 654:Src/main.c    ****   hcan.Init.AutoBusOff = DISABLE; //enable this if no other nodes on bus
 438              		.loc 1 654 0
 439 001e 2576     		strb	r5, [r4, #24]
 655:Src/main.c    ****   hcan.Init.AutoWakeUp = DISABLE;
 440              		.loc 1 655 0
 441 0020 6576     		strb	r5, [r4, #25]
 656:Src/main.c    ****   hcan.Init.AutoRetransmission = DISABLE;
 442              		.loc 1 656 0
 443 0022 A576     		strb	r5, [r4, #26]
 657:Src/main.c    ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 444              		.loc 1 657 0
 445 0024 E576     		strb	r5, [r4, #27]
 658:Src/main.c    ****   hcan.Init.TransmitFifoPriority = DISABLE;
 446              		.loc 1 658 0
 447 0026 2577     		strb	r5, [r4, #28]
 659:Src/main.c    **** 
 448              		.loc 1 659 0
 449 0028 6577     		strb	r5, [r4, #29]
 661:Src/main.c    ****   {
 450              		.loc 1 661 0
 451 002a 2046     		mov	r0, r4
 452 002c FFF7FEFF 		bl	HAL_CAN_Init
 453              	.LVL23:
 668:Src/main.c    ****   TxFaults.ExtId = 0x01;          // CAN extended ID
 454              		.loc 1 668 0
 455 0030 0C4B     		ldr	r3, .L15+8
 456 0032 D022     		movs	r2, #208
 457 0034 1A60     		str	r2, [r3]
 669:Src/main.c    ****   TxFaults.RTR = CAN_RTR_DATA;      // CAN frame type
 458              		.loc 1 669 0
 459 0036 0122     		movs	r2, #1
 460 0038 5A60     		str	r2, [r3, #4]
 670:Src/main.c    ****   TxFaults.IDE = CAN_ID_STD;        // CAN ID type
 461              		.loc 1 670 0
 462 003a DD60     		str	r5, [r3, #12]
 671:Src/main.c    ****   TxFaults.DLC = 8;             // CAN frame length in bytes
 463              		.loc 1 671 0
 464 003c 9D60     		str	r5, [r3, #8]
 672:Src/main.c    ****   TxFaults.TransmitGlobalTime = DISABLE;  // CAN timestamp in TxData[6] and TxData[7]
 465              		.loc 1 672 0
 466 003e 0821     		movs	r1, #8
ARM GAS  /tmp/ccLtQOJY.s 			page 24


 467 0040 1961     		str	r1, [r3, #16]
 673:Src/main.c    **** 
 468              		.loc 1 673 0
 469 0042 1D75     		strb	r5, [r3, #20]
 675:Src/main.c    ****   TxCar_state.ExtId = 0x01;          // CAN extended ID
 470              		.loc 1 675 0
 471 0044 084B     		ldr	r3, .L15+12
 472 0046 D121     		movs	r1, #209
 473 0048 1960     		str	r1, [r3]
 676:Src/main.c    ****   TxCar_state.RTR = CAN_RTR_DATA;      // CAN frame type
 474              		.loc 1 676 0
 475 004a 5A60     		str	r2, [r3, #4]
 677:Src/main.c    ****   TxCar_state.IDE = CAN_ID_STD;        // CAN ID type
 476              		.loc 1 677 0
 477 004c DD60     		str	r5, [r3, #12]
 678:Src/main.c    ****   TxCar_state.DLC = 1;             // CAN frame length in bytes
 478              		.loc 1 678 0
 479 004e 9D60     		str	r5, [r3, #8]
 679:Src/main.c    ****   TxCar_state.TransmitGlobalTime = DISABLE;
 480              		.loc 1 679 0
 481 0050 1A61     		str	r2, [r3, #16]
 680:Src/main.c    **** 
 482              		.loc 1 680 0
 483 0052 1D75     		strb	r5, [r3, #20]
 684:Src/main.c    ****   /* USER CODE END CAN_Init 2 */
 484              		.loc 1 684 0
 485 0054 2046     		mov	r0, r4
 486 0056 FFF7FEFF 		bl	HAL_CAN_Start
 487              	.LVL24:
 488 005a 38BD     		pop	{r3, r4, r5, pc}
 489              	.L16:
 490              		.align	2
 491              	.L15:
 492 005c 00000000 		.word	hcan
 493 0060 00640040 		.word	1073767424
 494 0064 00000000 		.word	TxFaults
 495 0068 00000000 		.word	TxCar_state
 496              		.cfi_endproc
 497              	.LFE75:
 499              		.section	.text.updateADC,"ax",%progbits
 500              		.align	1
 501              		.global	updateADC
 502              		.syntax unified
 503              		.thumb
 504              		.thumb_func
 505              		.fpu softvfp
 507              	updateADC:
 508              	.LFB67:
 389:Src/main.c    **** 	//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 509              		.loc 1 389 0
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 0
 512              		@ frame_needed = 0, uses_anonymous_args = 0
 513              	.LVL25:
 514 0000 10B5     		push	{r4, lr}
 515              	.LCFI6:
 516              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccLtQOJY.s 			page 25


 517              		.cfi_offset 4, -8
 518              		.cfi_offset 14, -4
 391:Src/main.c    ****     sConfig.Channel = ADC_CHANNEL_0;
 519              		.loc 1 391 0
 520 0002 0346     		mov	r3, r0
 521 0004 10B9     		cbnz	r0, .L18
 392:Src/main.c    ****   if (channel == STEERING_POS_ADC_CHANNEL) //steering position 
 522              		.loc 1 392 0
 523 0006 0021     		movs	r1, #0
 524 0008 1A4A     		ldr	r2, .L30
 525 000a 1160     		str	r1, [r2]
 526              	.L18:
 393:Src/main.c    ****     sConfig.Channel = ADC_CHANNEL_1;
 527              		.loc 1 393 0
 528 000c 012B     		cmp	r3, #1
 529 000e 1CD0     		beq	.L25
 530              	.L19:
 395:Src/main.c    ****     sConfig.Channel = ADC_CHANNEL_2;
 531              		.loc 1 395 0
 532 0010 022B     		cmp	r3, #2
 533 0012 1ED0     		beq	.L26
 534              	.L20:
 397:Src/main.c    ****     sConfig.Channel = ADC_CHANNEL_3;
 535              		.loc 1 397 0
 536 0014 032B     		cmp	r3, #3
 537 0016 20D0     		beq	.L27
 538              	.L21:
 399:Src/main.c    ****     sConfig.Channel = ADC_CHANNEL_8;
 539              		.loc 1 399 0
 540 0018 082B     		cmp	r3, #8
 541 001a 22D0     		beq	.L28
 542              	.L22:
 401:Src/main.c    ****     sConfig.Channel = ADC_CHANNEL_9;
 543              		.loc 1 401 0
 544 001c 092B     		cmp	r3, #9
 545 001e 24D0     		beq	.L29
 546              	.L23:
 404:Src/main.c    ****   sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 547              		.loc 1 404 0
 548 0020 1449     		ldr	r1, .L30
 549 0022 0123     		movs	r3, #1
 550 0024 4B60     		str	r3, [r1, #4]
 405:Src/main.c    ****   HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 551              		.loc 1 405 0
 552 0026 8B60     		str	r3, [r1, #8]
 406:Src/main.c    **** 
 553              		.loc 1 406 0
 554 0028 134C     		ldr	r4, .L30+4
 555 002a 2046     		mov	r0, r4
 556              	.LVL26:
 557 002c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 558              	.LVL27:
 408:Src/main.c    ****   HAL_ADC_PollForConversion(&hadc1, 1000);
 559              		.loc 1 408 0
 560 0030 2046     		mov	r0, r4
 561 0032 FFF7FEFF 		bl	HAL_ADC_Start
 562              	.LVL28:
ARM GAS  /tmp/ccLtQOJY.s 			page 26


 409:Src/main.c    ****   return HAL_ADC_GetValue(&hadc1);
 563              		.loc 1 409 0
 564 0036 4FF47A71 		mov	r1, #1000
 565 003a 2046     		mov	r0, r4
 566 003c FFF7FEFF 		bl	HAL_ADC_PollForConversion
 567              	.LVL29:
 410:Src/main.c    ****   //HAL_ADC_Stop(&hadc1);
 568              		.loc 1 410 0
 569 0040 2046     		mov	r0, r4
 570 0042 FFF7FEFF 		bl	HAL_ADC_GetValue
 571              	.LVL30:
 431:Src/main.c    **** 
 572              		.loc 1 431 0
 573 0046 80B2     		uxth	r0, r0
 574 0048 10BD     		pop	{r4, pc}
 575              	.LVL31:
 576              	.L25:
 394:Src/main.c    ****   if (channel == BRAKE_PRESSURE_1_ADC_CHANNEL) //brake pressure 1
 577              		.loc 1 394 0
 578 004a 0121     		movs	r1, #1
 579 004c 094A     		ldr	r2, .L30
 580 004e 1160     		str	r1, [r2]
 581 0050 DEE7     		b	.L19
 582              	.L26:
 396:Src/main.c    ****   if (channel == BRAKE_PRESSURE_2_ADC_CHANNEL) //brake pressure 2
 583              		.loc 1 396 0
 584 0052 0221     		movs	r1, #2
 585 0054 074A     		ldr	r2, .L30
 586 0056 1160     		str	r1, [r2]
 587 0058 DCE7     		b	.L20
 588              	.L27:
 398:Src/main.c    ****   if (channel == THROTTLE_A_ADC_CHANNEL) //throttle A
 589              		.loc 1 398 0
 590 005a 0321     		movs	r1, #3
 591 005c 054A     		ldr	r2, .L30
 592 005e 1160     		str	r1, [r2]
 593 0060 DAE7     		b	.L21
 594              	.L28:
 400:Src/main.c    ****   if (channel == THROTTLE_B_ADC_CHANNEL) //throttle B 
 595              		.loc 1 400 0
 596 0062 0821     		movs	r1, #8
 597 0064 034A     		ldr	r2, .L30
 598 0066 1160     		str	r1, [r2]
 599 0068 D8E7     		b	.L22
 600              	.L29:
 402:Src/main.c    **** 
 601              		.loc 1 402 0
 602 006a 0922     		movs	r2, #9
 603 006c 014B     		ldr	r3, .L30
 604 006e 1A60     		str	r2, [r3]
 605 0070 D6E7     		b	.L23
 606              	.L31:
 607 0072 00BF     		.align	2
 608              	.L30:
 609 0074 00000000 		.word	.LANCHOR0
 610 0078 00000000 		.word	hadc1
 611              		.cfi_endproc
ARM GAS  /tmp/ccLtQOJY.s 			page 27


 612              	.LFE67:
 614              		.section	.text.checkBTSF,"ax",%progbits
 615              		.align	1
 616              		.global	checkBTSF
 617              		.syntax unified
 618              		.thumb
 619              		.thumb_func
 620              		.fpu softvfp
 622              	checkBTSF:
 623              	.LFB66:
 359:Src/main.c    ****   brakePressure_2 = updateADC(BRAKE_PRESSURE_2_ADC_CHANNEL);
 624              		.loc 1 359 0
 625              		.cfi_startproc
 626              		@ args = 0, pretend = 0, frame = 0
 627              		@ frame_needed = 0, uses_anonymous_args = 0
 628 0000 08B5     		push	{r3, lr}
 629              	.LCFI7:
 630              		.cfi_def_cfa_offset 8
 631              		.cfi_offset 3, -8
 632              		.cfi_offset 14, -4
 360:Src/main.c    ****   throttle_A = updateADC(THROTTLE_A_ADC_CHANNEL); 
 633              		.loc 1 360 0
 634 0002 0320     		movs	r0, #3
 635 0004 FFF7FEFF 		bl	updateADC
 636              	.LVL32:
 637 0008 104B     		ldr	r3, .L37
 638 000a 1880     		strh	r0, [r3]	@ movhi
 361:Src/main.c    ****   
 639              		.loc 1 361 0
 640 000c 0820     		movs	r0, #8
 641 000e FFF7FEFF 		bl	updateADC
 642              	.LVL33:
 643 0012 0346     		mov	r3, r0
 644 0014 0E4A     		ldr	r2, .L37+4
 645 0016 1080     		strh	r0, [r2]	@ movhi
 363:Src/main.c    ****   {
 646              		.loc 1 363 0
 647 0018 0E4A     		ldr	r2, .L37+8
 648 001a 1078     		ldrb	r0, [r2]	@ zero_extendqisi2
 649 001c 28B1     		cbz	r0, .L33
 365:Src/main.c    ****     {
 650              		.loc 1 365 0
 651 001e B3F5127F 		cmp	r3, #584
 652 0022 10D8     		bhi	.L35
 367:Src/main.c    ****       //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 653              		.loc 1 367 0
 654 0024 0020     		movs	r0, #0
 655 0026 1070     		strb	r0, [r2]
 369:Src/main.c    ****     }
 656              		.loc 1 369 0
 657 0028 08BD     		pop	{r3, pc}
 658              	.L33:
 374:Src/main.c    ****        //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 659              		.loc 1 374 0
 660 002a 084A     		ldr	r2, .L37
 661 002c 1188     		ldrh	r1, [r2]
 662 002e 40F62E22 		movw	r2, #2606
ARM GAS  /tmp/ccLtQOJY.s 			page 28


 663 0032 9142     		cmp	r1, r2
 664 0034 08D9     		bls	.L34
 374:Src/main.c    ****        //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 665              		.loc 1 374 0 is_stmt 0 discriminator 1
 666 0036 B3F56D7F 		cmp	r3, #948
 667 003a 05D3     		bcc	.L34
 376:Src/main.c    ****        return 1;
 668              		.loc 1 376 0 is_stmt 1
 669 003c FF22     		movs	r2, #255
 670 003e 054B     		ldr	r3, .L37+8
 671 0040 1A70     		strb	r2, [r3]
 377:Src/main.c    ****   }
 672              		.loc 1 377 0
 673 0042 0120     		movs	r0, #1
 674 0044 08BD     		pop	{r3, pc}
 675              	.L35:
 371:Src/main.c    ****   }
 676              		.loc 1 371 0
 677 0046 0120     		movs	r0, #1
 678              	.L34:
 382:Src/main.c    **** 
 679              		.loc 1 382 0
 680 0048 08BD     		pop	{r3, pc}
 681              	.L38:
 682 004a 00BF     		.align	2
 683              	.L37:
 684 004c 00000000 		.word	brakePressure_2
 685 0050 00000000 		.word	throttle_A
 686 0054 00000000 		.word	.LANCHOR1
 687              		.cfi_endproc
 688              	.LFE66:
 690              		.section	.text.APPS_Diff,"ax",%progbits
 691              		.align	1
 692              		.global	APPS_Diff
 693              		.syntax unified
 694              		.thumb
 695              		.thumb_func
 696              		.fpu softvfp
 698              	APPS_Diff:
 699              	.LFB68:
 441:Src/main.c    **** 
 700              		.loc 1 441 0
 701              		.cfi_startproc
 702              		@ args = 0, pretend = 0, frame = 0
 703              		@ frame_needed = 0, uses_anonymous_args = 0
 704              		@ link register save eliminated.
 448:Src/main.c    ****     return 1;
 705              		.loc 1 448 0
 706 0000 074B     		ldr	r3, .L43
 707 0002 1B88     		ldrh	r3, [r3]
 708 0004 074A     		ldr	r2, .L43+4
 709 0006 1288     		ldrh	r2, [r2]
 710 0008 9B1A     		subs	r3, r3, r2
 711 000a 002B     		cmp	r3, #0
 712 000c B8BF     		it	lt
 713 000e 5B42     		rsblt	r3, r3, #0
 714 0010 B3F5167F 		cmp	r3, #600
ARM GAS  /tmp/ccLtQOJY.s 			page 29


 715 0014 01DC     		bgt	.L42
 451:Src/main.c    **** 
 716              		.loc 1 451 0
 717 0016 0020     		movs	r0, #0
 466:Src/main.c    **** void sendFaultMsg(){
 718              		.loc 1 466 0
 719 0018 7047     		bx	lr
 720              	.L42:
 449:Src/main.c    ****   }
 721              		.loc 1 449 0
 722 001a 0120     		movs	r0, #1
 723 001c 7047     		bx	lr
 724              	.L44:
 725 001e 00BF     		.align	2
 726              	.L43:
 727 0020 00000000 		.word	throttle_A
 728 0024 00000000 		.word	throttle_B
 729              		.cfi_endproc
 730              	.LFE68:
 732              		.section	.text.checkAPPS,"ax",%progbits
 733              		.align	1
 734              		.global	checkAPPS
 735              		.syntax unified
 736              		.thumb
 737              		.thumb_func
 738              		.fpu softvfp
 740              	checkAPPS:
 741              	.LFB65:
 325:Src/main.c    **** 
 742              		.loc 1 325 0
 743              		.cfi_startproc
 744              		@ args = 0, pretend = 0, frame = 0
 745              		@ frame_needed = 0, uses_anonymous_args = 0
 746 0000 08B5     		push	{r3, lr}
 747              	.LCFI8:
 748              		.cfi_def_cfa_offset 8
 749              		.cfi_offset 3, -8
 750              		.cfi_offset 14, -4
 327:Src/main.c    ****   throttle_B = updateADC(THROTTLE_B_ADC_CHANNEL); 
 751              		.loc 1 327 0
 752 0002 0820     		movs	r0, #8
 753 0004 FFF7FEFF 		bl	updateADC
 754              	.LVL34:
 755 0008 094B     		ldr	r3, .L51
 756 000a 1880     		strh	r0, [r3]	@ movhi
 328:Src/main.c    **** 
 757              		.loc 1 328 0
 758 000c 0920     		movs	r0, #9
 759 000e FFF7FEFF 		bl	updateADC
 760              	.LVL35:
 761 0012 084B     		ldr	r3, .L51+4
 762 0014 1880     		strh	r0, [r3]	@ movhi
 340:Src/main.c    **** 	 millisTimer = 100;
 763              		.loc 1 340 0
 764 0016 FFF7FEFF 		bl	APPS_Diff
 765              	.LVL36:
 766 001a 10B9     		cbnz	r0, .L46
ARM GAS  /tmp/ccLtQOJY.s 			page 30


 341:Src/main.c    ****    //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 767              		.loc 1 341 0
 768 001c 6422     		movs	r2, #100
 769 001e 064B     		ldr	r3, .L51+8
 770 0020 1A60     		str	r2, [r3]
 771              	.L46:
 346:Src/main.c    ****     //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 772              		.loc 1 346 0
 773 0022 054B     		ldr	r3, .L51+8
 774 0024 1B68     		ldr	r3, [r3]
 775 0026 0BB1     		cbz	r3, .L50
 350:Src/main.c    **** 
 776              		.loc 1 350 0
 777 0028 0020     		movs	r0, #0
 352:Src/main.c    **** 
 778              		.loc 1 352 0
 779 002a 08BD     		pop	{r3, pc}
 780              	.L50:
 348:Src/main.c    ****   }
 781              		.loc 1 348 0
 782 002c 0120     		movs	r0, #1
 783 002e 08BD     		pop	{r3, pc}
 784              	.L52:
 785              		.align	2
 786              	.L51:
 787 0030 00000000 		.word	throttle_A
 788 0034 00000000 		.word	throttle_B
 789 0038 00000000 		.word	millisTimer
 790              		.cfi_endproc
 791              	.LFE65:
 793              		.section	.text.sendFaultMsg,"ax",%progbits
 794              		.align	1
 795              		.global	sendFaultMsg
 796              		.syntax unified
 797              		.thumb
 798              		.thumb_func
 799              		.fpu softvfp
 801              	sendFaultMsg:
 802              	.LFB69:
 467:Src/main.c    ****   TxFault_data[0] = bms;  //Set all the data (faults) to their current values
 803              		.loc 1 467 0
 804              		.cfi_startproc
 805              		@ args = 0, pretend = 0, frame = 0
 806              		@ frame_needed = 0, uses_anonymous_args = 0
 807 0000 08B5     		push	{r3, lr}
 808              	.LCFI9:
 809              		.cfi_def_cfa_offset 8
 810              		.cfi_offset 3, -8
 811              		.cfi_offset 14, -4
 468:Src/main.c    ****   TxFault_data[1] = imd;
 812              		.loc 1 468 0
 813 0002 094A     		ldr	r2, .L55
 814 0004 094B     		ldr	r3, .L55+4
 815 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 816 0008 1370     		strb	r3, [r2]
 469:Src/main.c    ****   TxFault_data[2] = bspd;
 817              		.loc 1 469 0
ARM GAS  /tmp/ccLtQOJY.s 			page 31


 818 000a 094B     		ldr	r3, .L55+8
 819 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 820 000e 5370     		strb	r3, [r2, #1]
 470:Src/main.c    ****   TxFault_data[3] = apps;
 821              		.loc 1 470 0
 822 0010 084B     		ldr	r3, .L55+12
 823 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 824 0014 9370     		strb	r3, [r2, #2]
 471:Src/main.c    ****   HAL_CAN_AddTxMessage(&hcan, &TxFaults, TxFault_data, &TxFaultsMailbox);
 825              		.loc 1 471 0
 826 0016 084B     		ldr	r3, .L55+16
 827 0018 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 828 001a D370     		strb	r3, [r2, #3]
 472:Src/main.c    **** }
 829              		.loc 1 472 0
 830 001c 074B     		ldr	r3, .L55+20
 831 001e 0849     		ldr	r1, .L55+24
 832 0020 0848     		ldr	r0, .L55+28
 833 0022 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 834              	.LVL37:
 835 0026 08BD     		pop	{r3, pc}
 836              	.L56:
 837              		.align	2
 838              	.L55:
 839 0028 00000000 		.word	.LANCHOR2
 840 002c 00000000 		.word	bms
 841 0030 00000000 		.word	imd
 842 0034 00000000 		.word	bspd
 843 0038 00000000 		.word	apps
 844 003c 00000000 		.word	TxFaultsMailbox
 845 0040 00000000 		.word	TxFaults
 846 0044 00000000 		.word	hcan
 847              		.cfi_endproc
 848              	.LFE69:
 850              		.section	.text.sendCar_state,"ax",%progbits
 851              		.align	1
 852              		.global	sendCar_state
 853              		.syntax unified
 854              		.thumb
 855              		.thumb_func
 856              		.fpu softvfp
 858              	sendCar_state:
 859              	.LFB70:
 475:Src/main.c    ****   HAL_CAN_AddTxMessage(&hcan, &TxCar_state,TxCar_state_data, &TxCar_stateMailbox);
 860              		.loc 1 475 0
 861              		.cfi_startproc
 862              		@ args = 0, pretend = 0, frame = 0
 863              		@ frame_needed = 0, uses_anonymous_args = 0
 864 0000 08B5     		push	{r3, lr}
 865              	.LCFI10:
 866              		.cfi_def_cfa_offset 8
 867              		.cfi_offset 3, -8
 868              		.cfi_offset 14, -4
 476:Src/main.c    **** }
 869              		.loc 1 476 0
 870 0002 034B     		ldr	r3, .L59
 871 0004 034A     		ldr	r2, .L59+4
ARM GAS  /tmp/ccLtQOJY.s 			page 32


 872 0006 0449     		ldr	r1, .L59+8
 873 0008 0448     		ldr	r0, .L59+12
 874 000a FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 875              	.LVL38:
 876 000e 08BD     		pop	{r3, pc}
 877              	.L60:
 878              		.align	2
 879              	.L59:
 880 0010 00000000 		.word	TxCar_stateMailbox
 881 0014 00000000 		.word	.LANCHOR3
 882 0018 00000000 		.word	TxCar_state
 883 001c 00000000 		.word	hcan
 884              		.cfi_endproc
 885              	.LFE70:
 887              		.section	.text.car_state_machine,"ax",%progbits
 888              		.align	1
 889              		.global	car_state_machine
 890              		.syntax unified
 891              		.thumb
 892              		.thumb_func
 893              		.fpu softvfp
 895              	car_state_machine:
 896              	.LFB71:
 480:Src/main.c    ****   if(STATE > TxCar_state_data[0])
 897              		.loc 1 480 0
 898              		.cfi_startproc
 899              		@ args = 0, pretend = 0, frame = 0
 900              		@ frame_needed = 0, uses_anonymous_args = 0
 901              		@ link register save eliminated.
 902              	.LVL39:
 481:Src/main.c    ****   {
 903              		.loc 1 481 0
 904 0000 034B     		ldr	r3, .L63
 905 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 906 0004 8342     		cmp	r3, r0
 907 0006 01D2     		bcs	.L61
 483:Src/main.c    ****   }
 908              		.loc 1 483 0
 909 0008 014B     		ldr	r3, .L63
 910 000a 1870     		strb	r0, [r3]
 911              	.L61:
 912 000c 7047     		bx	lr
 913              	.L64:
 914 000e 00BF     		.align	2
 915              	.L63:
 916 0010 00000000 		.word	.LANCHOR3
 917              		.cfi_endproc
 918              	.LFE71:
 920              		.section	.text.readFaults,"ax",%progbits
 921              		.align	1
 922              		.global	readFaults
 923              		.syntax unified
 924              		.thumb
 925              		.thumb_func
 926              		.fpu softvfp
 928              	readFaults:
 929              	.LFB72:
ARM GAS  /tmp/ccLtQOJY.s 			page 33


 487:Src/main.c    ****   if (HAL_GPIO_ReadPin(GPIOD, FAULT_BSPD_STATUS_Pin) == GPIO_PIN_RESET)
 930              		.loc 1 487 0
 931              		.cfi_startproc
 932              		@ args = 0, pretend = 0, frame = 0
 933              		@ frame_needed = 0, uses_anonymous_args = 0
 934 0000 08B5     		push	{r3, lr}
 935              	.LCFI11:
 936              		.cfi_def_cfa_offset 8
 937              		.cfi_offset 3, -8
 938              		.cfi_offset 14, -4
 488:Src/main.c    ****     bspd = FAULT_ACTIVE;
 939              		.loc 1 488 0
 940 0002 0121     		movs	r1, #1
 941 0004 1B48     		ldr	r0, .L75
 942 0006 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 943              	.LVL40:
 944 000a 30BB     		cbnz	r0, .L66
 489:Src/main.c    ****   else bspd = FAULT_INACTIVE;
 945              		.loc 1 489 0
 946 000c FF22     		movs	r2, #255
 947 000e 1A4B     		ldr	r3, .L75+4
 948 0010 1A70     		strb	r2, [r3]
 949              	.L67:
 492:Src/main.c    ****     imd = FAULT_ACTIVE;
 950              		.loc 1 492 0
 951 0012 4FF48041 		mov	r1, #16384
 952 0016 1948     		ldr	r0, .L75+8
 953 0018 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 954              	.LVL41:
 955 001c 08BB     		cbnz	r0, .L68
 493:Src/main.c    ****   else imd = FAULT_INACTIVE;
 956              		.loc 1 493 0
 957 001e FF22     		movs	r2, #255
 958 0020 174B     		ldr	r3, .L75+12
 959 0022 1A70     		strb	r2, [r3]
 960              	.L69:
 496:Src/main.c    ****     bms = FAULT_ACTIVE;
 961              		.loc 1 496 0
 962 0024 4FF40041 		mov	r1, #32768
 963 0028 1448     		ldr	r0, .L75+8
 964 002a FFF7FEFF 		bl	HAL_GPIO_ReadPin
 965              	.LVL42:
 966 002e E0B9     		cbnz	r0, .L70
 497:Src/main.c    ****   else bms = FAULT_INACTIVE;
 967              		.loc 1 497 0
 968 0030 FF22     		movs	r2, #255
 969 0032 144B     		ldr	r3, .L75+16
 970 0034 1A70     		strb	r2, [r3]
 971              	.L71:
 500:Src/main.c    ****     TxCar_state_data[0] = LV_ON;
 972              		.loc 1 500 0
 973 0036 134B     		ldr	r3, .L75+16
 974 0038 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 975 003a 2BB9     		cbnz	r3, .L72
 500:Src/main.c    ****     TxCar_state_data[0] = LV_ON;
 976              		.loc 1 500 0 is_stmt 0 discriminator 1
 977 003c 104B     		ldr	r3, .L75+12
ARM GAS  /tmp/ccLtQOJY.s 			page 34


 978 003e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 979 0040 13B9     		cbnz	r3, .L72
 500:Src/main.c    ****     TxCar_state_data[0] = LV_ON;
 980              		.loc 1 500 0 discriminator 2
 981 0042 0D4B     		ldr	r3, .L75+4
 982 0044 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 983 0046 3BB1     		cbz	r3, .L65
 984              	.L72:
 501:Src/main.c    ****     HAL_GPIO_WritePin(GPIOB, RTD_EN_Pin | RTDS_EN_Pin, GPIO_PIN_RESET);
 985              		.loc 1 501 0 is_stmt 1
 986 0048 0122     		movs	r2, #1
 987 004a 0F4B     		ldr	r3, .L75+20
 988 004c 1A70     		strb	r2, [r3]
 502:Src/main.c    ****   }
 989              		.loc 1 502 0
 990 004e 0022     		movs	r2, #0
 991 0050 2821     		movs	r1, #40
 992 0052 0E48     		ldr	r0, .L75+24
 993 0054 FFF7FEFF 		bl	HAL_GPIO_WritePin
 994              	.LVL43:
 995              	.L65:
 996 0058 08BD     		pop	{r3, pc}
 997              	.L66:
 490:Src/main.c    ****   
 998              		.loc 1 490 0
 999 005a 0022     		movs	r2, #0
 1000 005c 064B     		ldr	r3, .L75+4
 1001 005e 1A70     		strb	r2, [r3]
 1002 0060 D7E7     		b	.L67
 1003              	.L68:
 494:Src/main.c    ****   
 1004              		.loc 1 494 0
 1005 0062 0022     		movs	r2, #0
 1006 0064 064B     		ldr	r3, .L75+12
 1007 0066 1A70     		strb	r2, [r3]
 1008 0068 DCE7     		b	.L69
 1009              	.L70:
 498:Src/main.c    **** 
 1010              		.loc 1 498 0
 1011 006a 0022     		movs	r2, #0
 1012 006c 054B     		ldr	r3, .L75+16
 1013 006e 1A70     		strb	r2, [r3]
 1014 0070 E1E7     		b	.L71
 1015              	.L76:
 1016 0072 00BF     		.align	2
 1017              	.L75:
 1018 0074 00140140 		.word	1073812480
 1019 0078 00000000 		.word	bspd
 1020 007c 00100140 		.word	1073811456
 1021 0080 00000000 		.word	imd
 1022 0084 00000000 		.word	bms
 1023 0088 00000000 		.word	.LANCHOR3
 1024 008c 000C0140 		.word	1073810432
 1025              		.cfi_endproc
 1026              	.LFE72:
 1028              		.section	.text.SystemClock_Config,"ax",%progbits
 1029              		.align	1
ARM GAS  /tmp/ccLtQOJY.s 			page 35


 1030              		.global	SystemClock_Config
 1031              		.syntax unified
 1032              		.thumb
 1033              		.thumb_func
 1034              		.fpu softvfp
 1036              	SystemClock_Config:
 1037              	.LFB73:
 516:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1038              		.loc 1 516 0
 1039              		.cfi_startproc
 1040              		@ args = 0, pretend = 0, frame = 80
 1041              		@ frame_needed = 0, uses_anonymous_args = 0
 1042 0000 30B5     		push	{r4, r5, lr}
 1043              	.LCFI12:
 1044              		.cfi_def_cfa_offset 12
 1045              		.cfi_offset 4, -12
 1046              		.cfi_offset 5, -8
 1047              		.cfi_offset 14, -4
 1048 0002 95B0     		sub	sp, sp, #84
 1049              	.LCFI13:
 1050              		.cfi_def_cfa_offset 96
 517:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1051              		.loc 1 517 0
 1052 0004 2822     		movs	r2, #40
 1053 0006 0021     		movs	r1, #0
 1054 0008 0DEB0200 		add	r0, sp, r2
 1055 000c FFF7FEFF 		bl	memset
 1056              	.LVL44:
 518:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1057              		.loc 1 518 0
 1058 0010 0024     		movs	r4, #0
 1059 0012 0594     		str	r4, [sp, #20]
 1060 0014 0694     		str	r4, [sp, #24]
 1061 0016 0794     		str	r4, [sp, #28]
 1062 0018 0894     		str	r4, [sp, #32]
 1063 001a 0994     		str	r4, [sp, #36]
 519:Src/main.c    **** 
 1064              		.loc 1 519 0
 1065 001c 0194     		str	r4, [sp, #4]
 1066 001e 0294     		str	r4, [sp, #8]
 1067 0020 0394     		str	r4, [sp, #12]
 1068 0022 0494     		str	r4, [sp, #16]
 523:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1069              		.loc 1 523 0
 1070 0024 0225     		movs	r5, #2
 1071 0026 0A95     		str	r5, [sp, #40]
 524:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1072              		.loc 1 524 0
 1073 0028 0123     		movs	r3, #1
 1074 002a 0E93     		str	r3, [sp, #56]
 525:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 1075              		.loc 1 525 0
 1076 002c 1023     		movs	r3, #16
 1077 002e 0F93     		str	r3, [sp, #60]
 527:Src/main.c    ****   {
 1078              		.loc 1 527 0
 1079 0030 0AA8     		add	r0, sp, #40
ARM GAS  /tmp/ccLtQOJY.s 			page 36


 1080 0032 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1081              	.LVL45:
 533:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1082              		.loc 1 533 0
 1083 0036 0F23     		movs	r3, #15
 1084 0038 0593     		str	r3, [sp, #20]
 535:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1085              		.loc 1 535 0
 1086 003a 0694     		str	r4, [sp, #24]
 536:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1087              		.loc 1 536 0
 1088 003c 0794     		str	r4, [sp, #28]
 537:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1089              		.loc 1 537 0
 1090 003e 0894     		str	r4, [sp, #32]
 538:Src/main.c    **** 
 1091              		.loc 1 538 0
 1092 0040 0994     		str	r4, [sp, #36]
 540:Src/main.c    ****   {
 1093              		.loc 1 540 0
 1094 0042 2146     		mov	r1, r4
 1095 0044 05A8     		add	r0, sp, #20
 1096 0046 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1097              	.LVL46:
 544:Src/main.c    ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 1098              		.loc 1 544 0
 1099 004a 0195     		str	r5, [sp, #4]
 545:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1100              		.loc 1 545 0
 1101 004c 0394     		str	r4, [sp, #12]
 546:Src/main.c    ****   {
 1102              		.loc 1 546 0
 1103 004e 01A8     		add	r0, sp, #4
 1104 0050 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1105              	.LVL47:
 550:Src/main.c    **** 
 1106              		.loc 1 550 0
 1107 0054 15B0     		add	sp, sp, #84
 1108              	.LCFI14:
 1109              		.cfi_def_cfa_offset 12
 1110              		@ sp needed
 1111 0056 30BD     		pop	{r4, r5, pc}
 1112              		.cfi_endproc
 1113              	.LFE73:
 1115              		.section	.text.main,"ax",%progbits
 1116              		.align	1
 1117              		.global	main
 1118              		.syntax unified
 1119              		.thumb
 1120              		.thumb_func
 1121              		.fpu softvfp
 1123              	main:
 1124              	.LFB64:
 189:Src/main.c    ****   /* USER CODE BEGIN 1 */
 1125              		.loc 1 189 0
 1126              		.cfi_startproc
 1127              		@ Volatile: function does not return.
ARM GAS  /tmp/ccLtQOJY.s 			page 37


 1128              		@ args = 0, pretend = 0, frame = 0
 1129              		@ frame_needed = 0, uses_anonymous_args = 0
 1130 0000 08B5     		push	{r3, lr}
 1131              	.LCFI15:
 1132              		.cfi_def_cfa_offset 8
 1133              		.cfi_offset 3, -8
 1134              		.cfi_offset 14, -4
 196:Src/main.c    ****   secTimer = 3000; //3 seconds
 1135              		.loc 1 196 0
 1136 0002 6422     		movs	r2, #100
 1137 0004 234B     		ldr	r3, .L84
 1138 0006 1A60     		str	r2, [r3]
 197:Src/main.c    ****   sysTimer = 1000; //timer to send message every second
 1139              		.loc 1 197 0
 1140 0008 40F6B832 		movw	r2, #3000
 1141 000c 224B     		ldr	r3, .L84+4
 1142 000e 1A60     		str	r2, [r3]
 198:Src/main.c    **** 
 1143              		.loc 1 198 0
 1144 0010 4FF47A72 		mov	r2, #1000
 1145 0014 214B     		ldr	r3, .L84+8
 1146 0016 1A60     		str	r2, [r3]
 205:Src/main.c    **** 
 1147              		.loc 1 205 0
 1148 0018 FFF7FEFF 		bl	HAL_Init
 1149              	.LVL48:
 210:Src/main.c    ****   // Configure the SysTick timer to overflow every 1 ms
 1150              		.loc 1 210 0
 1151 001c FFF7FEFF 		bl	SystemCoreClockUpdate
 1152              	.LVL49:
 212:Src/main.c    **** 
 1153              		.loc 1 212 0
 1154 0020 1F4B     		ldr	r3, .L84+12
 1155 0022 1B68     		ldr	r3, [r3]
 1156 0024 1F4A     		ldr	r2, .L84+16
 1157 0026 A2FB0323 		umull	r2, r3, r2, r3
 1158 002a 9B09     		lsrs	r3, r3, #6
 1159              	.LVL50:
 1160              	.LBB13:
 1161              	.LBB14:
 1162              		.file 2 "Drivers/CMSIS/Include/core_cm3.h"
   1:Drivers/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm3.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/core_cm3.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm3.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/core_cm3.h **** 
   9:Drivers/CMSIS/Include/core_cm3.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/core_cm3.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/core_cm3.h ****      documentation and/or other materials provided with the distribution.
ARM GAS  /tmp/ccLtQOJY.s 			page 38


  17:Drivers/CMSIS/Include/core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/core_cm3.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/core_cm3.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/core_cm3.h ****    *
  21:Drivers/CMSIS/Include/core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/core_cm3.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/core_cm3.h **** 
  34:Drivers/CMSIS/Include/core_cm3.h **** 
  35:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  36:Drivers/CMSIS/Include/core_cm3.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:Drivers/CMSIS/Include/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:Drivers/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  39:Drivers/CMSIS/Include/core_cm3.h **** #endif
  40:Drivers/CMSIS/Include/core_cm3.h **** 
  41:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  42:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  43:Drivers/CMSIS/Include/core_cm3.h **** 
  44:Drivers/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  45:Drivers/CMSIS/Include/core_cm3.h **** 
  46:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  47:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
  48:Drivers/CMSIS/Include/core_cm3.h **** #endif
  49:Drivers/CMSIS/Include/core_cm3.h **** 
  50:Drivers/CMSIS/Include/core_cm3.h **** /**
  51:Drivers/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:Drivers/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:Drivers/CMSIS/Include/core_cm3.h **** 
  54:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:Drivers/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  56:Drivers/CMSIS/Include/core_cm3.h **** 
  57:Drivers/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:Drivers/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  59:Drivers/CMSIS/Include/core_cm3.h **** 
  60:Drivers/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:Drivers/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  62:Drivers/CMSIS/Include/core_cm3.h ****  */
  63:Drivers/CMSIS/Include/core_cm3.h **** 
  64:Drivers/CMSIS/Include/core_cm3.h **** 
  65:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  66:Drivers/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  67:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  68:Drivers/CMSIS/Include/core_cm3.h **** /**
  69:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  70:Drivers/CMSIS/Include/core_cm3.h ****   @{
  71:Drivers/CMSIS/Include/core_cm3.h ****  */
  72:Drivers/CMSIS/Include/core_cm3.h **** 
  73:Drivers/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
ARM GAS  /tmp/ccLtQOJY.s 			page 39


  74:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:Drivers/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  77:Drivers/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:Drivers/CMSIS/Include/core_cm3.h **** 
  79:Drivers/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (0x03U)                                      /*!< Cortex-M Core *
  80:Drivers/CMSIS/Include/core_cm3.h **** 
  81:Drivers/CMSIS/Include/core_cm3.h **** 
  82:Drivers/CMSIS/Include/core_cm3.h **** #if   defined ( __CC_ARM )
  83:Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:Drivers/CMSIS/Include/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  86:Drivers/CMSIS/Include/core_cm3.h **** 
  87:Drivers/CMSIS/Include/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:Drivers/CMSIS/Include/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  91:Drivers/CMSIS/Include/core_cm3.h **** 
  92:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  93:Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:Drivers/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
  96:Drivers/CMSIS/Include/core_cm3.h **** 
  97:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  98:Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:Drivers/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
 101:Drivers/CMSIS/Include/core_cm3.h **** 
 102:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TMS470__ )
 103:Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
 105:Drivers/CMSIS/Include/core_cm3.h **** 
 106:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 107:Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:Drivers/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
 110:Drivers/CMSIS/Include/core_cm3.h **** 
 111:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 112:Drivers/CMSIS/Include/core_cm3.h ****   #define __packed
 113:Drivers/CMSIS/Include/core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:Drivers/CMSIS/Include/core_cm3.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:Drivers/CMSIS/Include/core_cm3.h ****   #define __STATIC_INLINE  static inline
 116:Drivers/CMSIS/Include/core_cm3.h **** 
 117:Drivers/CMSIS/Include/core_cm3.h **** #else
 118:Drivers/CMSIS/Include/core_cm3.h ****   #error Unknown compiler
 119:Drivers/CMSIS/Include/core_cm3.h **** #endif
 120:Drivers/CMSIS/Include/core_cm3.h **** 
 121:Drivers/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:Drivers/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
 123:Drivers/CMSIS/Include/core_cm3.h **** */
 124:Drivers/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
 125:Drivers/CMSIS/Include/core_cm3.h **** 
 126:Drivers/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
 127:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
 128:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 129:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 130:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccLtQOJY.s 			page 40


 131:Drivers/CMSIS/Include/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 132:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
 133:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 134:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm3.h **** 
 136:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
 137:Drivers/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 138:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 140:Drivers/CMSIS/Include/core_cm3.h **** 
 141:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
 142:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
 143:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 145:Drivers/CMSIS/Include/core_cm3.h **** 
 146:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TMS470__ )
 147:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 148:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 149:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 150:Drivers/CMSIS/Include/core_cm3.h **** 
 151:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 152:Drivers/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 153:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 154:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 155:Drivers/CMSIS/Include/core_cm3.h **** 
 156:Drivers/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 157:Drivers/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 158:Drivers/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 159:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 160:Drivers/CMSIS/Include/core_cm3.h **** 
 161:Drivers/CMSIS/Include/core_cm3.h **** #endif
 162:Drivers/CMSIS/Include/core_cm3.h **** 
 163:Drivers/CMSIS/Include/core_cm3.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 164:Drivers/CMSIS/Include/core_cm3.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 165:Drivers/CMSIS/Include/core_cm3.h **** 
 166:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 167:Drivers/CMSIS/Include/core_cm3.h **** }
 168:Drivers/CMSIS/Include/core_cm3.h **** #endif
 169:Drivers/CMSIS/Include/core_cm3.h **** 
 170:Drivers/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 171:Drivers/CMSIS/Include/core_cm3.h **** 
 172:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 173:Drivers/CMSIS/Include/core_cm3.h **** 
 174:Drivers/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 176:Drivers/CMSIS/Include/core_cm3.h **** 
 177:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 178:Drivers/CMSIS/Include/core_cm3.h ****  extern "C" {
 179:Drivers/CMSIS/Include/core_cm3.h **** #endif
 180:Drivers/CMSIS/Include/core_cm3.h **** 
 181:Drivers/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 182:Drivers/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 183:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 184:Drivers/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 185:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 186:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 187:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccLtQOJY.s 			page 41


 188:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 189:Drivers/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 190:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 191:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 192:Drivers/CMSIS/Include/core_cm3.h **** 
 193:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 194:Drivers/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          4U
 195:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 196:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 197:Drivers/CMSIS/Include/core_cm3.h **** 
 198:Drivers/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 199:Drivers/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 200:Drivers/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 201:Drivers/CMSIS/Include/core_cm3.h ****   #endif
 202:Drivers/CMSIS/Include/core_cm3.h **** #endif
 203:Drivers/CMSIS/Include/core_cm3.h **** 
 204:Drivers/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 205:Drivers/CMSIS/Include/core_cm3.h **** /**
 206:Drivers/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 207:Drivers/CMSIS/Include/core_cm3.h **** 
 208:Drivers/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 209:Drivers/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 210:Drivers/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 211:Drivers/CMSIS/Include/core_cm3.h **** */
 212:Drivers/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 213:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 214:Drivers/CMSIS/Include/core_cm3.h **** #else
 215:Drivers/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 216:Drivers/CMSIS/Include/core_cm3.h **** #endif
 217:Drivers/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 218:Drivers/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 219:Drivers/CMSIS/Include/core_cm3.h **** 
 220:Drivers/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
 221:Drivers/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 222:Drivers/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 223:Drivers/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 224:Drivers/CMSIS/Include/core_cm3.h **** 
 225:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 226:Drivers/CMSIS/Include/core_cm3.h **** 
 227:Drivers/CMSIS/Include/core_cm3.h **** 
 228:Drivers/CMSIS/Include/core_cm3.h **** 
 229:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 230:Drivers/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 231:Drivers/CMSIS/Include/core_cm3.h ****   Core Register contain:
 232:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register
 233:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 234:Drivers/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 235:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 236:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 237:Drivers/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 238:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 239:Drivers/CMSIS/Include/core_cm3.h **** /**
 240:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 241:Drivers/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 242:Drivers/CMSIS/Include/core_cm3.h **** */
 243:Drivers/CMSIS/Include/core_cm3.h **** 
 244:Drivers/CMSIS/Include/core_cm3.h **** /**
ARM GAS  /tmp/ccLtQOJY.s 			page 42


 245:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 246:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 247:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 248:Drivers/CMSIS/Include/core_cm3.h ****   @{
 249:Drivers/CMSIS/Include/core_cm3.h ****  */
 250:Drivers/CMSIS/Include/core_cm3.h **** 
 251:Drivers/CMSIS/Include/core_cm3.h **** /**
 252:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 253:Drivers/CMSIS/Include/core_cm3.h ****  */
 254:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 255:Drivers/CMSIS/Include/core_cm3.h **** {
 256:Drivers/CMSIS/Include/core_cm3.h ****   struct
 257:Drivers/CMSIS/Include/core_cm3.h ****   {
 258:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 259:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 260:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 261:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 262:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 263:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 264:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 265:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 266:Drivers/CMSIS/Include/core_cm3.h **** } APSR_Type;
 267:Drivers/CMSIS/Include/core_cm3.h **** 
 268:Drivers/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 269:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 270:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 271:Drivers/CMSIS/Include/core_cm3.h **** 
 272:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 273:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 274:Drivers/CMSIS/Include/core_cm3.h **** 
 275:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 276:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm3.h **** 
 278:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 279:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm3.h **** 
 281:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 282:Drivers/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm3.h **** 
 284:Drivers/CMSIS/Include/core_cm3.h **** 
 285:Drivers/CMSIS/Include/core_cm3.h **** /**
 286:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 287:Drivers/CMSIS/Include/core_cm3.h ****  */
 288:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 289:Drivers/CMSIS/Include/core_cm3.h **** {
 290:Drivers/CMSIS/Include/core_cm3.h ****   struct
 291:Drivers/CMSIS/Include/core_cm3.h ****   {
 292:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 293:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 294:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 295:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 296:Drivers/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 297:Drivers/CMSIS/Include/core_cm3.h **** 
 298:Drivers/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 299:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 300:Drivers/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 301:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccLtQOJY.s 			page 43


 302:Drivers/CMSIS/Include/core_cm3.h **** 
 303:Drivers/CMSIS/Include/core_cm3.h **** /**
 304:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 305:Drivers/CMSIS/Include/core_cm3.h ****  */
 306:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 307:Drivers/CMSIS/Include/core_cm3.h **** {
 308:Drivers/CMSIS/Include/core_cm3.h ****   struct
 309:Drivers/CMSIS/Include/core_cm3.h ****   {
 310:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 311:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 312:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 313:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 314:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 315:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 316:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 317:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 318:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 319:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 320:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:Drivers/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 322:Drivers/CMSIS/Include/core_cm3.h **** 
 323:Drivers/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 324:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 325:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 326:Drivers/CMSIS/Include/core_cm3.h **** 
 327:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 328:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 329:Drivers/CMSIS/Include/core_cm3.h **** 
 330:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 331:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 332:Drivers/CMSIS/Include/core_cm3.h **** 
 333:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 334:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 335:Drivers/CMSIS/Include/core_cm3.h **** 
 336:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 337:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm3.h **** 
 339:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 340:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm3.h **** 
 342:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 343:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm3.h **** 
 345:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 346:Drivers/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm3.h **** 
 348:Drivers/CMSIS/Include/core_cm3.h **** 
 349:Drivers/CMSIS/Include/core_cm3.h **** /**
 350:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 351:Drivers/CMSIS/Include/core_cm3.h ****  */
 352:Drivers/CMSIS/Include/core_cm3.h **** typedef union
 353:Drivers/CMSIS/Include/core_cm3.h **** {
 354:Drivers/CMSIS/Include/core_cm3.h ****   struct
 355:Drivers/CMSIS/Include/core_cm3.h ****   {
 356:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 357:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 358:Drivers/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
ARM GAS  /tmp/ccLtQOJY.s 			page 44


 359:Drivers/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 360:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 361:Drivers/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 362:Drivers/CMSIS/Include/core_cm3.h **** 
 363:Drivers/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 364:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 365:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 366:Drivers/CMSIS/Include/core_cm3.h **** 
 367:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 368:Drivers/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 369:Drivers/CMSIS/Include/core_cm3.h **** 
 370:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 371:Drivers/CMSIS/Include/core_cm3.h **** 
 372:Drivers/CMSIS/Include/core_cm3.h **** 
 373:Drivers/CMSIS/Include/core_cm3.h **** /**
 374:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 375:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 376:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 377:Drivers/CMSIS/Include/core_cm3.h ****   @{
 378:Drivers/CMSIS/Include/core_cm3.h ****  */
 379:Drivers/CMSIS/Include/core_cm3.h **** 
 380:Drivers/CMSIS/Include/core_cm3.h **** /**
 381:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 382:Drivers/CMSIS/Include/core_cm3.h ****  */
 383:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 384:Drivers/CMSIS/Include/core_cm3.h **** {
 385:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 386:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
 387:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 388:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 389:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 390:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 391:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 392:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 393:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 394:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 395:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 396:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 397:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 398:Drivers/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 399:Drivers/CMSIS/Include/core_cm3.h **** 
 400:Drivers/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 401:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 402:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 403:Drivers/CMSIS/Include/core_cm3.h **** 
 404:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 405:Drivers/CMSIS/Include/core_cm3.h **** 
 406:Drivers/CMSIS/Include/core_cm3.h **** 
 407:Drivers/CMSIS/Include/core_cm3.h **** /**
 408:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 409:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 410:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 411:Drivers/CMSIS/Include/core_cm3.h ****   @{
 412:Drivers/CMSIS/Include/core_cm3.h ****  */
 413:Drivers/CMSIS/Include/core_cm3.h **** 
 414:Drivers/CMSIS/Include/core_cm3.h **** /**
 415:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
ARM GAS  /tmp/ccLtQOJY.s 			page 45


 416:Drivers/CMSIS/Include/core_cm3.h ****  */
 417:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 418:Drivers/CMSIS/Include/core_cm3.h **** {
 419:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 420:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 421:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 422:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 423:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 424:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 425:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 426:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 427:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 428:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 429:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 430:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 431:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 432:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 433:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 434:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 435:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 436:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 437:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 438:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 439:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 440:Drivers/CMSIS/Include/core_cm3.h **** } SCB_Type;
 441:Drivers/CMSIS/Include/core_cm3.h **** 
 442:Drivers/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 443:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 444:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 445:Drivers/CMSIS/Include/core_cm3.h **** 
 446:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 447:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 448:Drivers/CMSIS/Include/core_cm3.h **** 
 449:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 450:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 451:Drivers/CMSIS/Include/core_cm3.h **** 
 452:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 453:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 454:Drivers/CMSIS/Include/core_cm3.h **** 
 455:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 456:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 457:Drivers/CMSIS/Include/core_cm3.h **** 
 458:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 459:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 460:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 461:Drivers/CMSIS/Include/core_cm3.h **** 
 462:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 463:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 464:Drivers/CMSIS/Include/core_cm3.h **** 
 465:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 466:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm3.h **** 
 468:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 469:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm3.h **** 
 471:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
ARM GAS  /tmp/ccLtQOJY.s 			page 46


 473:Drivers/CMSIS/Include/core_cm3.h **** 
 474:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm3.h **** 
 477:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm3.h **** 
 480:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 481:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm3.h **** 
 483:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm3.h **** 
 486:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm3.h **** 
 489:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 490:Drivers/CMSIS/Include/core_cm3.h **** #if (__CM3_REV < 0x0201U)                   /* core r2p1 */
 491:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm3.h **** 
 494:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm3.h **** #else
 497:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm3.h **** #endif
 500:Drivers/CMSIS/Include/core_cm3.h **** 
 501:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 502:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 503:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm3.h **** 
 505:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 506:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm3.h **** 
 508:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 509:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm3.h **** 
 511:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 513:Drivers/CMSIS/Include/core_cm3.h **** 
 514:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 516:Drivers/CMSIS/Include/core_cm3.h **** 
 517:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm3.h **** 
 520:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm3.h **** 
 523:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 524:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm3.h **** 
 527:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccLtQOJY.s 			page 47


 530:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm3.h **** 
 533:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 534:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm3.h **** 
 537:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm3.h **** 
 540:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm3.h **** 
 543:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm3.h **** 
 546:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm3.h **** 
 549:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm3.h **** 
 552:Drivers/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 553:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm3.h **** 
 556:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm3.h **** 
 559:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm3.h **** 
 562:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm3.h **** 
 565:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm3.h **** 
 568:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm3.h **** 
 571:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm3.h **** 
 574:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm3.h **** 
 577:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm3.h **** 
 580:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm3.h **** 
 583:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm3.h **** 
 586:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
ARM GAS  /tmp/ccLtQOJY.s 			page 48


 587:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm3.h **** 
 589:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm3.h **** 
 592:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm3.h **** 
 595:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 596:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 598:Drivers/CMSIS/Include/core_cm3.h **** 
 599:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 601:Drivers/CMSIS/Include/core_cm3.h **** 
 602:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 604:Drivers/CMSIS/Include/core_cm3.h **** 
 605:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 606:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 607:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm3.h **** 
 609:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 610:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm3.h **** 
 612:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm3.h **** 
 615:Drivers/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 616:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 617:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm3.h **** 
 619:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 620:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm3.h **** 
 622:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm3.h **** 
 625:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 627:Drivers/CMSIS/Include/core_cm3.h **** 
 628:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 630:Drivers/CMSIS/Include/core_cm3.h **** 
 631:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 632:Drivers/CMSIS/Include/core_cm3.h **** 
 633:Drivers/CMSIS/Include/core_cm3.h **** 
 634:Drivers/CMSIS/Include/core_cm3.h **** /**
 635:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 636:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 637:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 638:Drivers/CMSIS/Include/core_cm3.h ****   @{
 639:Drivers/CMSIS/Include/core_cm3.h ****  */
 640:Drivers/CMSIS/Include/core_cm3.h **** 
 641:Drivers/CMSIS/Include/core_cm3.h **** /**
 642:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 643:Drivers/CMSIS/Include/core_cm3.h ****  */
ARM GAS  /tmp/ccLtQOJY.s 			page 49


 644:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 645:Drivers/CMSIS/Include/core_cm3.h **** {
 646:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 647:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 648:Drivers/CMSIS/Include/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200U))
 649:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 650:Drivers/CMSIS/Include/core_cm3.h **** #else
 651:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 652:Drivers/CMSIS/Include/core_cm3.h **** #endif
 653:Drivers/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 654:Drivers/CMSIS/Include/core_cm3.h **** 
 655:Drivers/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 656:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 657:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 658:Drivers/CMSIS/Include/core_cm3.h **** 
 659:Drivers/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 660:Drivers/CMSIS/Include/core_cm3.h **** 
 661:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 662:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 663:Drivers/CMSIS/Include/core_cm3.h **** 
 664:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 665:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 666:Drivers/CMSIS/Include/core_cm3.h **** 
 667:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 668:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 669:Drivers/CMSIS/Include/core_cm3.h **** 
 670:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 671:Drivers/CMSIS/Include/core_cm3.h **** 
 672:Drivers/CMSIS/Include/core_cm3.h **** 
 673:Drivers/CMSIS/Include/core_cm3.h **** /**
 674:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 675:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 676:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 677:Drivers/CMSIS/Include/core_cm3.h ****   @{
 678:Drivers/CMSIS/Include/core_cm3.h ****  */
 679:Drivers/CMSIS/Include/core_cm3.h **** 
 680:Drivers/CMSIS/Include/core_cm3.h **** /**
 681:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 682:Drivers/CMSIS/Include/core_cm3.h ****  */
 683:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 684:Drivers/CMSIS/Include/core_cm3.h **** {
 685:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 686:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 687:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 688:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 689:Drivers/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 690:Drivers/CMSIS/Include/core_cm3.h **** 
 691:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 692:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 693:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 694:Drivers/CMSIS/Include/core_cm3.h **** 
 695:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 696:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 697:Drivers/CMSIS/Include/core_cm3.h **** 
 698:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 699:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 700:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccLtQOJY.s 			page 50


 701:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 702:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 703:Drivers/CMSIS/Include/core_cm3.h **** 
 704:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 705:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 706:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 707:Drivers/CMSIS/Include/core_cm3.h **** 
 708:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 709:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 710:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 711:Drivers/CMSIS/Include/core_cm3.h **** 
 712:Drivers/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 713:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 714:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 715:Drivers/CMSIS/Include/core_cm3.h **** 
 716:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 717:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 718:Drivers/CMSIS/Include/core_cm3.h **** 
 719:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 720:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 721:Drivers/CMSIS/Include/core_cm3.h **** 
 722:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 723:Drivers/CMSIS/Include/core_cm3.h **** 
 724:Drivers/CMSIS/Include/core_cm3.h **** 
 725:Drivers/CMSIS/Include/core_cm3.h **** /**
 726:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 727:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 728:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 729:Drivers/CMSIS/Include/core_cm3.h ****   @{
 730:Drivers/CMSIS/Include/core_cm3.h ****  */
 731:Drivers/CMSIS/Include/core_cm3.h **** 
 732:Drivers/CMSIS/Include/core_cm3.h **** /**
 733:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 734:Drivers/CMSIS/Include/core_cm3.h ****  */
 735:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 736:Drivers/CMSIS/Include/core_cm3.h **** {
 737:Drivers/CMSIS/Include/core_cm3.h ****   __OM  union
 738:Drivers/CMSIS/Include/core_cm3.h ****   {
 739:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 740:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 741:Drivers/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 742:Drivers/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 743:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 744:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 745:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 746:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 747:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 748:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 749:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 750:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 751:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 752:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 753:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 754:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 755:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 756:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 757:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
ARM GAS  /tmp/ccLtQOJY.s 			page 51


 758:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 759:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 760:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 761:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 762:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 763:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 764:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 765:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 766:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 767:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 768:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 769:Drivers/CMSIS/Include/core_cm3.h **** } ITM_Type;
 770:Drivers/CMSIS/Include/core_cm3.h **** 
 771:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 772:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 773:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 774:Drivers/CMSIS/Include/core_cm3.h **** 
 775:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 776:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 777:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 778:Drivers/CMSIS/Include/core_cm3.h **** 
 779:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 780:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 781:Drivers/CMSIS/Include/core_cm3.h **** 
 782:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 783:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 784:Drivers/CMSIS/Include/core_cm3.h **** 
 785:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 786:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 787:Drivers/CMSIS/Include/core_cm3.h **** 
 788:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 789:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 790:Drivers/CMSIS/Include/core_cm3.h **** 
 791:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 792:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 793:Drivers/CMSIS/Include/core_cm3.h **** 
 794:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 795:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 796:Drivers/CMSIS/Include/core_cm3.h **** 
 797:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 798:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 799:Drivers/CMSIS/Include/core_cm3.h **** 
 800:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 801:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 802:Drivers/CMSIS/Include/core_cm3.h **** 
 803:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 804:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 805:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 806:Drivers/CMSIS/Include/core_cm3.h **** 
 807:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 808:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 809:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 810:Drivers/CMSIS/Include/core_cm3.h **** 
 811:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 812:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 813:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 814:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccLtQOJY.s 			page 52


 815:Drivers/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 816:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 817:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 818:Drivers/CMSIS/Include/core_cm3.h **** 
 819:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 820:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 821:Drivers/CMSIS/Include/core_cm3.h **** 
 822:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 823:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 824:Drivers/CMSIS/Include/core_cm3.h **** 
 825:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 826:Drivers/CMSIS/Include/core_cm3.h **** 
 827:Drivers/CMSIS/Include/core_cm3.h **** 
 828:Drivers/CMSIS/Include/core_cm3.h **** /**
 829:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 830:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 831:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 832:Drivers/CMSIS/Include/core_cm3.h ****   @{
 833:Drivers/CMSIS/Include/core_cm3.h ****  */
 834:Drivers/CMSIS/Include/core_cm3.h **** 
 835:Drivers/CMSIS/Include/core_cm3.h **** /**
 836:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 837:Drivers/CMSIS/Include/core_cm3.h ****  */
 838:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
 839:Drivers/CMSIS/Include/core_cm3.h **** {
 840:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 841:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 842:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 843:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 844:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 845:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 846:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 847:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 848:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 849:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 850:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 851:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 852:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 853:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 854:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 855:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 856:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 857:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 858:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 859:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 860:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 861:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 862:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 863:Drivers/CMSIS/Include/core_cm3.h **** } DWT_Type;
 864:Drivers/CMSIS/Include/core_cm3.h **** 
 865:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 866:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 867:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 868:Drivers/CMSIS/Include/core_cm3.h **** 
 869:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 870:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 871:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccLtQOJY.s 			page 53


 872:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 873:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 874:Drivers/CMSIS/Include/core_cm3.h **** 
 875:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 876:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 877:Drivers/CMSIS/Include/core_cm3.h **** 
 878:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 879:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 880:Drivers/CMSIS/Include/core_cm3.h **** 
 881:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 882:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 883:Drivers/CMSIS/Include/core_cm3.h **** 
 884:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 885:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 886:Drivers/CMSIS/Include/core_cm3.h **** 
 887:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 888:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 889:Drivers/CMSIS/Include/core_cm3.h **** 
 890:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 891:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 892:Drivers/CMSIS/Include/core_cm3.h **** 
 893:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 894:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 895:Drivers/CMSIS/Include/core_cm3.h **** 
 896:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 897:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 898:Drivers/CMSIS/Include/core_cm3.h **** 
 899:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 900:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 901:Drivers/CMSIS/Include/core_cm3.h **** 
 902:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 903:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 904:Drivers/CMSIS/Include/core_cm3.h **** 
 905:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 906:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 907:Drivers/CMSIS/Include/core_cm3.h **** 
 908:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 909:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 910:Drivers/CMSIS/Include/core_cm3.h **** 
 911:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 912:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 913:Drivers/CMSIS/Include/core_cm3.h **** 
 914:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 915:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 916:Drivers/CMSIS/Include/core_cm3.h **** 
 917:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 918:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 919:Drivers/CMSIS/Include/core_cm3.h **** 
 920:Drivers/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 921:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 922:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 923:Drivers/CMSIS/Include/core_cm3.h **** 
 924:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 925:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 926:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 927:Drivers/CMSIS/Include/core_cm3.h **** 
 928:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
ARM GAS  /tmp/ccLtQOJY.s 			page 54


 929:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 930:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 931:Drivers/CMSIS/Include/core_cm3.h **** 
 932:Drivers/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 933:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 934:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 935:Drivers/CMSIS/Include/core_cm3.h **** 
 936:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 937:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 938:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 939:Drivers/CMSIS/Include/core_cm3.h **** 
 940:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 941:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 942:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 943:Drivers/CMSIS/Include/core_cm3.h **** 
 944:Drivers/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 945:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 946:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 947:Drivers/CMSIS/Include/core_cm3.h **** 
 948:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 949:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 950:Drivers/CMSIS/Include/core_cm3.h **** 
 951:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 952:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 953:Drivers/CMSIS/Include/core_cm3.h **** 
 954:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 955:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 956:Drivers/CMSIS/Include/core_cm3.h **** 
 957:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 958:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 959:Drivers/CMSIS/Include/core_cm3.h **** 
 960:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 961:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 962:Drivers/CMSIS/Include/core_cm3.h **** 
 963:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 964:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 965:Drivers/CMSIS/Include/core_cm3.h **** 
 966:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 967:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 968:Drivers/CMSIS/Include/core_cm3.h **** 
 969:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 970:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 971:Drivers/CMSIS/Include/core_cm3.h **** 
 972:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 973:Drivers/CMSIS/Include/core_cm3.h **** 
 974:Drivers/CMSIS/Include/core_cm3.h **** 
 975:Drivers/CMSIS/Include/core_cm3.h **** /**
 976:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 977:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 978:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 979:Drivers/CMSIS/Include/core_cm3.h ****   @{
 980:Drivers/CMSIS/Include/core_cm3.h ****  */
 981:Drivers/CMSIS/Include/core_cm3.h **** 
 982:Drivers/CMSIS/Include/core_cm3.h **** /**
 983:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 984:Drivers/CMSIS/Include/core_cm3.h ****  */
 985:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
ARM GAS  /tmp/ccLtQOJY.s 			page 55


 986:Drivers/CMSIS/Include/core_cm3.h **** {
 987:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 988:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 989:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
 990:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 991:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
 992:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 993:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
 994:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 995:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 996:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 997:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
 998:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 999:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1000:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1001:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1002:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1003:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1004:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1005:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1006:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1007:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1008:Drivers/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1009:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1010:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1011:Drivers/CMSIS/Include/core_cm3.h **** } TPI_Type;
1012:Drivers/CMSIS/Include/core_cm3.h **** 
1013:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1014:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1015:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1016:Drivers/CMSIS/Include/core_cm3.h **** 
1017:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1018:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1019:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1020:Drivers/CMSIS/Include/core_cm3.h **** 
1021:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1022:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1023:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1024:Drivers/CMSIS/Include/core_cm3.h **** 
1025:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1026:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1027:Drivers/CMSIS/Include/core_cm3.h **** 
1028:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1029:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1030:Drivers/CMSIS/Include/core_cm3.h **** 
1031:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1032:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1033:Drivers/CMSIS/Include/core_cm3.h **** 
1034:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1035:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1036:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1037:Drivers/CMSIS/Include/core_cm3.h **** 
1038:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1039:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1040:Drivers/CMSIS/Include/core_cm3.h **** 
1041:Drivers/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1042:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
ARM GAS  /tmp/ccLtQOJY.s 			page 56


1043:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1044:Drivers/CMSIS/Include/core_cm3.h **** 
1045:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1046:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1047:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1048:Drivers/CMSIS/Include/core_cm3.h **** 
1049:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1050:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1051:Drivers/CMSIS/Include/core_cm3.h **** 
1052:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1053:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1054:Drivers/CMSIS/Include/core_cm3.h **** 
1055:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1056:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1057:Drivers/CMSIS/Include/core_cm3.h **** 
1058:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1059:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1060:Drivers/CMSIS/Include/core_cm3.h **** 
1061:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1062:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1063:Drivers/CMSIS/Include/core_cm3.h **** 
1064:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1065:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1066:Drivers/CMSIS/Include/core_cm3.h **** 
1067:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1068:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1069:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1070:Drivers/CMSIS/Include/core_cm3.h **** 
1071:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1072:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1073:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1074:Drivers/CMSIS/Include/core_cm3.h **** 
1075:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1076:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1077:Drivers/CMSIS/Include/core_cm3.h **** 
1078:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1079:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1080:Drivers/CMSIS/Include/core_cm3.h **** 
1081:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1082:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1083:Drivers/CMSIS/Include/core_cm3.h **** 
1084:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1085:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1086:Drivers/CMSIS/Include/core_cm3.h **** 
1087:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1088:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1089:Drivers/CMSIS/Include/core_cm3.h **** 
1090:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1091:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1092:Drivers/CMSIS/Include/core_cm3.h **** 
1093:Drivers/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1094:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1095:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1096:Drivers/CMSIS/Include/core_cm3.h **** 
1097:Drivers/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1098:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1099:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
ARM GAS  /tmp/ccLtQOJY.s 			page 57


1100:Drivers/CMSIS/Include/core_cm3.h **** 
1101:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1102:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1103:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1104:Drivers/CMSIS/Include/core_cm3.h **** 
1105:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1106:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1107:Drivers/CMSIS/Include/core_cm3.h **** 
1108:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1109:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1110:Drivers/CMSIS/Include/core_cm3.h **** 
1111:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1112:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1113:Drivers/CMSIS/Include/core_cm3.h **** 
1114:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1115:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1116:Drivers/CMSIS/Include/core_cm3.h **** 
1117:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1118:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1119:Drivers/CMSIS/Include/core_cm3.h **** 
1120:Drivers/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1121:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1122:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1123:Drivers/CMSIS/Include/core_cm3.h **** 
1124:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1125:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1126:Drivers/CMSIS/Include/core_cm3.h **** 
1127:Drivers/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1128:Drivers/CMSIS/Include/core_cm3.h **** 
1129:Drivers/CMSIS/Include/core_cm3.h **** 
1130:Drivers/CMSIS/Include/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1131:Drivers/CMSIS/Include/core_cm3.h **** /**
1132:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1133:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1134:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1135:Drivers/CMSIS/Include/core_cm3.h ****   @{
1136:Drivers/CMSIS/Include/core_cm3.h ****  */
1137:Drivers/CMSIS/Include/core_cm3.h **** 
1138:Drivers/CMSIS/Include/core_cm3.h **** /**
1139:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1140:Drivers/CMSIS/Include/core_cm3.h ****  */
1141:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1142:Drivers/CMSIS/Include/core_cm3.h **** {
1143:Drivers/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1144:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1145:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1146:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1147:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1148:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1149:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1150:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1151:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1152:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1153:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1154:Drivers/CMSIS/Include/core_cm3.h **** } MPU_Type;
1155:Drivers/CMSIS/Include/core_cm3.h **** 
1156:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
ARM GAS  /tmp/ccLtQOJY.s 			page 58


1157:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1158:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1159:Drivers/CMSIS/Include/core_cm3.h **** 
1160:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1161:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1162:Drivers/CMSIS/Include/core_cm3.h **** 
1163:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1164:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1165:Drivers/CMSIS/Include/core_cm3.h **** 
1166:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1167:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1168:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1169:Drivers/CMSIS/Include/core_cm3.h **** 
1170:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1171:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1172:Drivers/CMSIS/Include/core_cm3.h **** 
1173:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1174:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1175:Drivers/CMSIS/Include/core_cm3.h **** 
1176:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1177:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1178:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1179:Drivers/CMSIS/Include/core_cm3.h **** 
1180:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1181:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1182:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1183:Drivers/CMSIS/Include/core_cm3.h **** 
1184:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1185:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1186:Drivers/CMSIS/Include/core_cm3.h **** 
1187:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1188:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1189:Drivers/CMSIS/Include/core_cm3.h **** 
1190:Drivers/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1191:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1192:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1193:Drivers/CMSIS/Include/core_cm3.h **** 
1194:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1195:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1196:Drivers/CMSIS/Include/core_cm3.h **** 
1197:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1198:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1199:Drivers/CMSIS/Include/core_cm3.h **** 
1200:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1201:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1202:Drivers/CMSIS/Include/core_cm3.h **** 
1203:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1204:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1205:Drivers/CMSIS/Include/core_cm3.h **** 
1206:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1207:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1208:Drivers/CMSIS/Include/core_cm3.h **** 
1209:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1210:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1211:Drivers/CMSIS/Include/core_cm3.h **** 
1212:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1213:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
ARM GAS  /tmp/ccLtQOJY.s 			page 59


1214:Drivers/CMSIS/Include/core_cm3.h **** 
1215:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1216:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1217:Drivers/CMSIS/Include/core_cm3.h **** 
1218:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1219:Drivers/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm3.h **** 
1221:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1222:Drivers/CMSIS/Include/core_cm3.h **** #endif
1223:Drivers/CMSIS/Include/core_cm3.h **** 
1224:Drivers/CMSIS/Include/core_cm3.h **** 
1225:Drivers/CMSIS/Include/core_cm3.h **** /**
1226:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1227:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1228:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1229:Drivers/CMSIS/Include/core_cm3.h ****   @{
1230:Drivers/CMSIS/Include/core_cm3.h ****  */
1231:Drivers/CMSIS/Include/core_cm3.h **** 
1232:Drivers/CMSIS/Include/core_cm3.h **** /**
1233:Drivers/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1234:Drivers/CMSIS/Include/core_cm3.h ****  */
1235:Drivers/CMSIS/Include/core_cm3.h **** typedef struct
1236:Drivers/CMSIS/Include/core_cm3.h **** {
1237:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1238:Drivers/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1239:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1240:Drivers/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1241:Drivers/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1242:Drivers/CMSIS/Include/core_cm3.h **** 
1243:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1244:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1245:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1246:Drivers/CMSIS/Include/core_cm3.h **** 
1247:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1248:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1249:Drivers/CMSIS/Include/core_cm3.h **** 
1250:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1251:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1252:Drivers/CMSIS/Include/core_cm3.h **** 
1253:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1254:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1255:Drivers/CMSIS/Include/core_cm3.h **** 
1256:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1257:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1258:Drivers/CMSIS/Include/core_cm3.h **** 
1259:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1260:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1261:Drivers/CMSIS/Include/core_cm3.h **** 
1262:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1263:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1264:Drivers/CMSIS/Include/core_cm3.h **** 
1265:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1266:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1267:Drivers/CMSIS/Include/core_cm3.h **** 
1268:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1269:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1270:Drivers/CMSIS/Include/core_cm3.h **** 
ARM GAS  /tmp/ccLtQOJY.s 			page 60


1271:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1272:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1273:Drivers/CMSIS/Include/core_cm3.h **** 
1274:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1275:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1276:Drivers/CMSIS/Include/core_cm3.h **** 
1277:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1278:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1279:Drivers/CMSIS/Include/core_cm3.h **** 
1280:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1281:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1282:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1283:Drivers/CMSIS/Include/core_cm3.h **** 
1284:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1285:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1286:Drivers/CMSIS/Include/core_cm3.h **** 
1287:Drivers/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1288:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1289:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1290:Drivers/CMSIS/Include/core_cm3.h **** 
1291:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1292:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1293:Drivers/CMSIS/Include/core_cm3.h **** 
1294:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1295:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1296:Drivers/CMSIS/Include/core_cm3.h **** 
1297:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1298:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1299:Drivers/CMSIS/Include/core_cm3.h **** 
1300:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1302:Drivers/CMSIS/Include/core_cm3.h **** 
1303:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1304:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1305:Drivers/CMSIS/Include/core_cm3.h **** 
1306:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1307:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1308:Drivers/CMSIS/Include/core_cm3.h **** 
1309:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1310:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1311:Drivers/CMSIS/Include/core_cm3.h **** 
1312:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1313:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1314:Drivers/CMSIS/Include/core_cm3.h **** 
1315:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1316:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1317:Drivers/CMSIS/Include/core_cm3.h **** 
1318:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1319:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1320:Drivers/CMSIS/Include/core_cm3.h **** 
1321:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1322:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1323:Drivers/CMSIS/Include/core_cm3.h **** 
1324:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1325:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1326:Drivers/CMSIS/Include/core_cm3.h **** 
1327:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
ARM GAS  /tmp/ccLtQOJY.s 			page 61


1328:Drivers/CMSIS/Include/core_cm3.h **** 
1329:Drivers/CMSIS/Include/core_cm3.h **** 
1330:Drivers/CMSIS/Include/core_cm3.h **** /**
1331:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1332:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1333:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1334:Drivers/CMSIS/Include/core_cm3.h ****   @{
1335:Drivers/CMSIS/Include/core_cm3.h ****  */
1336:Drivers/CMSIS/Include/core_cm3.h **** 
1337:Drivers/CMSIS/Include/core_cm3.h **** /**
1338:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1339:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1340:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field.
1341:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1342:Drivers/CMSIS/Include/core_cm3.h **** */
1343:Drivers/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1344:Drivers/CMSIS/Include/core_cm3.h **** 
1345:Drivers/CMSIS/Include/core_cm3.h **** /**
1346:Drivers/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1347:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1348:Drivers/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register.
1349:Drivers/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1350:Drivers/CMSIS/Include/core_cm3.h **** */
1351:Drivers/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1352:Drivers/CMSIS/Include/core_cm3.h **** 
1353:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1354:Drivers/CMSIS/Include/core_cm3.h **** 
1355:Drivers/CMSIS/Include/core_cm3.h **** 
1356:Drivers/CMSIS/Include/core_cm3.h **** /**
1357:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1358:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1359:Drivers/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1360:Drivers/CMSIS/Include/core_cm3.h ****   @{
1361:Drivers/CMSIS/Include/core_cm3.h ****  */
1362:Drivers/CMSIS/Include/core_cm3.h **** 
1363:Drivers/CMSIS/Include/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1364:Drivers/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1365:Drivers/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1366:Drivers/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1367:Drivers/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1368:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1369:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1370:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1371:Drivers/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1372:Drivers/CMSIS/Include/core_cm3.h **** 
1373:Drivers/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1374:Drivers/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1375:Drivers/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1376:Drivers/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1377:Drivers/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1378:Drivers/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1379:Drivers/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1380:Drivers/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1381:Drivers/CMSIS/Include/core_cm3.h **** 
1382:Drivers/CMSIS/Include/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1383:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1384:Drivers/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
ARM GAS  /tmp/ccLtQOJY.s 			page 62


1385:Drivers/CMSIS/Include/core_cm3.h **** #endif
1386:Drivers/CMSIS/Include/core_cm3.h **** 
1387:Drivers/CMSIS/Include/core_cm3.h **** /*@} */
1388:Drivers/CMSIS/Include/core_cm3.h **** 
1389:Drivers/CMSIS/Include/core_cm3.h **** 
1390:Drivers/CMSIS/Include/core_cm3.h **** 
1391:Drivers/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1392:Drivers/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1393:Drivers/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1394:Drivers/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1395:Drivers/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1396:Drivers/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1397:Drivers/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1398:Drivers/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1399:Drivers/CMSIS/Include/core_cm3.h **** /**
1400:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1401:Drivers/CMSIS/Include/core_cm3.h **** */
1402:Drivers/CMSIS/Include/core_cm3.h **** 
1403:Drivers/CMSIS/Include/core_cm3.h **** 
1404:Drivers/CMSIS/Include/core_cm3.h **** 
1405:Drivers/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1406:Drivers/CMSIS/Include/core_cm3.h **** /**
1407:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1408:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1409:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1410:Drivers/CMSIS/Include/core_cm3.h ****   @{
1411:Drivers/CMSIS/Include/core_cm3.h ****  */
1412:Drivers/CMSIS/Include/core_cm3.h **** 
1413:Drivers/CMSIS/Include/core_cm3.h **** /**
1414:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1415:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1416:Drivers/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1417:Drivers/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1418:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1419:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1420:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1421:Drivers/CMSIS/Include/core_cm3.h ****  */
1422:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1423:Drivers/CMSIS/Include/core_cm3.h **** {
1424:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1425:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1426:Drivers/CMSIS/Include/core_cm3.h **** 
1427:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1428:Drivers/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1429:Drivers/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1430:Drivers/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1431:Drivers/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1432:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1433:Drivers/CMSIS/Include/core_cm3.h **** }
1434:Drivers/CMSIS/Include/core_cm3.h **** 
1435:Drivers/CMSIS/Include/core_cm3.h **** 
1436:Drivers/CMSIS/Include/core_cm3.h **** /**
1437:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1438:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1439:Drivers/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1440:Drivers/CMSIS/Include/core_cm3.h ****  */
1441:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
ARM GAS  /tmp/ccLtQOJY.s 			page 63


1442:Drivers/CMSIS/Include/core_cm3.h **** {
1443:Drivers/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1444:Drivers/CMSIS/Include/core_cm3.h **** }
1445:Drivers/CMSIS/Include/core_cm3.h **** 
1446:Drivers/CMSIS/Include/core_cm3.h **** 
1447:Drivers/CMSIS/Include/core_cm3.h **** /**
1448:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Enable External Interrupt
1449:Drivers/CMSIS/Include/core_cm3.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1450:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1451:Drivers/CMSIS/Include/core_cm3.h ****  */
1452:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1453:Drivers/CMSIS/Include/core_cm3.h **** {
1454:Drivers/CMSIS/Include/core_cm3.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1455:Drivers/CMSIS/Include/core_cm3.h **** }
1456:Drivers/CMSIS/Include/core_cm3.h **** 
1457:Drivers/CMSIS/Include/core_cm3.h **** 
1458:Drivers/CMSIS/Include/core_cm3.h **** /**
1459:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Disable External Interrupt
1460:Drivers/CMSIS/Include/core_cm3.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1461:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1462:Drivers/CMSIS/Include/core_cm3.h ****  */
1463:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1464:Drivers/CMSIS/Include/core_cm3.h **** {
1465:Drivers/CMSIS/Include/core_cm3.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1466:Drivers/CMSIS/Include/core_cm3.h **** }
1467:Drivers/CMSIS/Include/core_cm3.h **** 
1468:Drivers/CMSIS/Include/core_cm3.h **** 
1469:Drivers/CMSIS/Include/core_cm3.h **** /**
1470:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1471:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1472:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1473:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1474:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1475:Drivers/CMSIS/Include/core_cm3.h ****  */
1476:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1477:Drivers/CMSIS/Include/core_cm3.h **** {
1478:Drivers/CMSIS/Include/core_cm3.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1479:Drivers/CMSIS/Include/core_cm3.h **** }
1480:Drivers/CMSIS/Include/core_cm3.h **** 
1481:Drivers/CMSIS/Include/core_cm3.h **** 
1482:Drivers/CMSIS/Include/core_cm3.h **** /**
1483:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1484:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of an external interrupt.
1485:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1486:Drivers/CMSIS/Include/core_cm3.h ****  */
1487:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1488:Drivers/CMSIS/Include/core_cm3.h **** {
1489:Drivers/CMSIS/Include/core_cm3.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1490:Drivers/CMSIS/Include/core_cm3.h **** }
1491:Drivers/CMSIS/Include/core_cm3.h **** 
1492:Drivers/CMSIS/Include/core_cm3.h **** 
1493:Drivers/CMSIS/Include/core_cm3.h **** /**
1494:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1495:Drivers/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of an external interrupt.
1496:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1497:Drivers/CMSIS/Include/core_cm3.h ****  */
1498:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
ARM GAS  /tmp/ccLtQOJY.s 			page 64


1499:Drivers/CMSIS/Include/core_cm3.h **** {
1500:Drivers/CMSIS/Include/core_cm3.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1501:Drivers/CMSIS/Include/core_cm3.h **** }
1502:Drivers/CMSIS/Include/core_cm3.h **** 
1503:Drivers/CMSIS/Include/core_cm3.h **** 
1504:Drivers/CMSIS/Include/core_cm3.h **** /**
1505:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1506:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the active register in NVIC and returns the active bit.
1507:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1508:Drivers/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1509:Drivers/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1510:Drivers/CMSIS/Include/core_cm3.h ****  */
1511:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1512:Drivers/CMSIS/Include/core_cm3.h **** {
1513:Drivers/CMSIS/Include/core_cm3.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1514:Drivers/CMSIS/Include/core_cm3.h **** }
1515:Drivers/CMSIS/Include/core_cm3.h **** 
1516:Drivers/CMSIS/Include/core_cm3.h **** 
1517:Drivers/CMSIS/Include/core_cm3.h **** /**
1518:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1519:Drivers/CMSIS/Include/core_cm3.h ****   \details Sets the priority of an interrupt.
1520:Drivers/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every core interrupt.
1521:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1522:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1523:Drivers/CMSIS/Include/core_cm3.h ****  */
1524:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1525:Drivers/CMSIS/Include/core_cm3.h **** {
1526:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) < 0)
1527:Drivers/CMSIS/Include/core_cm3.h ****   {
1528:Drivers/CMSIS/Include/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1529:Drivers/CMSIS/Include/core_cm3.h ****   }
1530:Drivers/CMSIS/Include/core_cm3.h ****   else
1531:Drivers/CMSIS/Include/core_cm3.h ****   {
1532:Drivers/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1533:Drivers/CMSIS/Include/core_cm3.h ****   }
1534:Drivers/CMSIS/Include/core_cm3.h **** }
1535:Drivers/CMSIS/Include/core_cm3.h **** 
1536:Drivers/CMSIS/Include/core_cm3.h **** 
1537:Drivers/CMSIS/Include/core_cm3.h **** /**
1538:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Priority
1539:Drivers/CMSIS/Include/core_cm3.h ****   \details Reads the priority of an interrupt.
1540:Drivers/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1541:Drivers/CMSIS/Include/core_cm3.h ****            or negative to specify an internal (core) interrupt.
1542:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1543:Drivers/CMSIS/Include/core_cm3.h ****   \return             Interrupt Priority.
1544:Drivers/CMSIS/Include/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1545:Drivers/CMSIS/Include/core_cm3.h ****  */
1546:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1547:Drivers/CMSIS/Include/core_cm3.h **** {
1548:Drivers/CMSIS/Include/core_cm3.h **** 
1549:Drivers/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) < 0)
1550:Drivers/CMSIS/Include/core_cm3.h ****   {
1551:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1552:Drivers/CMSIS/Include/core_cm3.h ****   }
1553:Drivers/CMSIS/Include/core_cm3.h ****   else
1554:Drivers/CMSIS/Include/core_cm3.h ****   {
1555:Drivers/CMSIS/Include/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
ARM GAS  /tmp/ccLtQOJY.s 			page 65


1556:Drivers/CMSIS/Include/core_cm3.h ****   }
1557:Drivers/CMSIS/Include/core_cm3.h **** }
1558:Drivers/CMSIS/Include/core_cm3.h **** 
1559:Drivers/CMSIS/Include/core_cm3.h **** 
1560:Drivers/CMSIS/Include/core_cm3.h **** /**
1561:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Encode Priority
1562:Drivers/CMSIS/Include/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1563:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value, and subpriority value.
1564:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1565:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1566:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1567:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1568:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1569:Drivers/CMSIS/Include/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1570:Drivers/CMSIS/Include/core_cm3.h ****  */
1571:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1572:Drivers/CMSIS/Include/core_cm3.h **** {
1573:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1574:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1575:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1576:Drivers/CMSIS/Include/core_cm3.h **** 
1577:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1578:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1579:Drivers/CMSIS/Include/core_cm3.h **** 
1580:Drivers/CMSIS/Include/core_cm3.h ****   return (
1581:Drivers/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1582:Drivers/CMSIS/Include/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1583:Drivers/CMSIS/Include/core_cm3.h ****          );
1584:Drivers/CMSIS/Include/core_cm3.h **** }
1585:Drivers/CMSIS/Include/core_cm3.h **** 
1586:Drivers/CMSIS/Include/core_cm3.h **** 
1587:Drivers/CMSIS/Include/core_cm3.h **** /**
1588:Drivers/CMSIS/Include/core_cm3.h ****   \brief   Decode Priority
1589:Drivers/CMSIS/Include/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1590:Drivers/CMSIS/Include/core_cm3.h ****            preemptive priority value and subpriority value.
1591:Drivers/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1592:Drivers/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1593:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1594:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1595:Drivers/CMSIS/Include/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1596:Drivers/CMSIS/Include/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1597:Drivers/CMSIS/Include/core_cm3.h ****  */
1598:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1599:Drivers/CMSIS/Include/core_cm3.h **** {
1600:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1601:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1602:Drivers/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1603:Drivers/CMSIS/Include/core_cm3.h **** 
1604:Drivers/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1605:Drivers/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1606:Drivers/CMSIS/Include/core_cm3.h **** 
1607:Drivers/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1608:Drivers/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1609:Drivers/CMSIS/Include/core_cm3.h **** }
1610:Drivers/CMSIS/Include/core_cm3.h **** 
1611:Drivers/CMSIS/Include/core_cm3.h **** 
1612:Drivers/CMSIS/Include/core_cm3.h **** /**
ARM GAS  /tmp/ccLtQOJY.s 			page 66


1613:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Reset
1614:Drivers/CMSIS/Include/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1615:Drivers/CMSIS/Include/core_cm3.h ****  */
1616:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1617:Drivers/CMSIS/Include/core_cm3.h **** {
1618:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1619:Drivers/CMSIS/Include/core_cm3.h ****                                                                        buffered write are completed
1620:Drivers/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1621:Drivers/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1622:Drivers/CMSIS/Include/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1623:Drivers/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1624:Drivers/CMSIS/Include/core_cm3.h **** 
1625:Drivers/CMSIS/Include/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1626:Drivers/CMSIS/Include/core_cm3.h ****   {
1627:Drivers/CMSIS/Include/core_cm3.h ****     __NOP();
1628:Drivers/CMSIS/Include/core_cm3.h ****   }
1629:Drivers/CMSIS/Include/core_cm3.h **** }
1630:Drivers/CMSIS/Include/core_cm3.h **** 
1631:Drivers/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1632:Drivers/CMSIS/Include/core_cm3.h **** 
1633:Drivers/CMSIS/Include/core_cm3.h **** 
1634:Drivers/CMSIS/Include/core_cm3.h **** 
1635:Drivers/CMSIS/Include/core_cm3.h **** /* ##################################    SysTick function  ########################################
1636:Drivers/CMSIS/Include/core_cm3.h **** /**
1637:Drivers/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1638:Drivers/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1639:Drivers/CMSIS/Include/core_cm3.h ****   \brief    Functions that configure the System.
1640:Drivers/CMSIS/Include/core_cm3.h ****   @{
1641:Drivers/CMSIS/Include/core_cm3.h ****  */
1642:Drivers/CMSIS/Include/core_cm3.h **** 
1643:Drivers/CMSIS/Include/core_cm3.h **** #if (__Vendor_SysTickConfig == 0U)
1644:Drivers/CMSIS/Include/core_cm3.h **** 
1645:Drivers/CMSIS/Include/core_cm3.h **** /**
1646:Drivers/CMSIS/Include/core_cm3.h ****   \brief   System Tick Configuration
1647:Drivers/CMSIS/Include/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1648:Drivers/CMSIS/Include/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1649:Drivers/CMSIS/Include/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1650:Drivers/CMSIS/Include/core_cm3.h ****   \return          0  Function succeeded.
1651:Drivers/CMSIS/Include/core_cm3.h ****   \return          1  Function failed.
1652:Drivers/CMSIS/Include/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1653:Drivers/CMSIS/Include/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1654:Drivers/CMSIS/Include/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1655:Drivers/CMSIS/Include/core_cm3.h ****  */
1656:Drivers/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1657:Drivers/CMSIS/Include/core_cm3.h **** {
1658:Drivers/CMSIS/Include/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 1163              		.loc 2 1658 0
 1164 002c 013B     		subs	r3, r3, #1
 1165              	.LVL51:
 1166 002e B3F1807F 		cmp	r3, #16777216
 1167 0032 09D2     		bcs	.L80
1659:Drivers/CMSIS/Include/core_cm3.h ****   {
1660:Drivers/CMSIS/Include/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1661:Drivers/CMSIS/Include/core_cm3.h ****   }
1662:Drivers/CMSIS/Include/core_cm3.h **** 
1663:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 1168              		.loc 2 1663 0
ARM GAS  /tmp/ccLtQOJY.s 			page 67


 1169 0034 1C4A     		ldr	r2, .L84+20
 1170 0036 5360     		str	r3, [r2, #4]
 1171              	.LVL52:
 1172              	.LBB15:
 1173              	.LBB16:
1528:Drivers/CMSIS/Include/core_cm3.h ****   }
 1174              		.loc 2 1528 0
 1175 0038 F021     		movs	r1, #240
 1176 003a 1C4B     		ldr	r3, .L84+24
 1177              	.LVL53:
 1178 003c 83F82310 		strb	r1, [r3, #35]
 1179              	.LVL54:
 1180              	.LBE16:
 1181              	.LBE15:
1664:Drivers/CMSIS/Include/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1665:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 1182              		.loc 2 1665 0
 1183 0040 0023     		movs	r3, #0
 1184 0042 9360     		str	r3, [r2, #8]
1666:Drivers/CMSIS/Include/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 1185              		.loc 2 1666 0
 1186 0044 0723     		movs	r3, #7
 1187 0046 1360     		str	r3, [r2]
 1188              	.L80:
 1189              	.LBE14:
 1190              	.LBE13:
 217:Src/main.c    **** 
 1191              		.loc 1 217 0
 1192 0048 FFF7FEFF 		bl	SystemClock_Config
 1193              	.LVL55:
 224:Src/main.c    ****   MX_SPI1_Init();
 1194              		.loc 1 224 0
 1195 004c FFF7FEFF 		bl	MX_GPIO_Init
 1196              	.LVL56:
 225:Src/main.c    ****   MX_ADC1_Init();
 1197              		.loc 1 225 0
 1198 0050 FFF7FEFF 		bl	MX_SPI1_Init
 1199              	.LVL57:
 226:Src/main.c    ****   MX_CAN_Init();
 1200              		.loc 1 226 0
 1201 0054 FFF7FEFF 		bl	MX_ADC1_Init
 1202              	.LVL58:
 227:Src/main.c    ****   /* USER CODE BEGIN 2 */
 1203              		.loc 1 227 0
 1204 0058 FFF7FEFF 		bl	MX_CAN_Init
 1205              	.LVL59:
 1206              	.L81:
 242:Src/main.c    ****     HAL_GPIO_WritePin(BRAKE_LIGHT_EN_GPIO_Port, BRAKE_LIGHT_EN_Pin, GPIO_PIN_SET);
 1207              		.loc 1 242 0
 1208 005c 0220     		movs	r0, #2
 1209 005e FFF7FEFF 		bl	car_state_machine
 1210              	.LVL60:
 243:Src/main.c    **** 
 1211              		.loc 1 243 0
 1212 0062 0122     		movs	r2, #1
 1213 0064 4FF40051 		mov	r1, #8192
 1214 0068 1148     		ldr	r0, .L84+28
ARM GAS  /tmp/ccLtQOJY.s 			page 68


 1215 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1216              	.LVL61:
 283:Src/main.c    ****     sendCar_state();
 1217              		.loc 1 283 0
 1218 006e FFF7FEFF 		bl	readFaults
 1219              	.LVL62:
 284:Src/main.c    **** 	 HAL_Delay(500);
 1220              		.loc 1 284 0
 1221 0072 FFF7FEFF 		bl	sendCar_state
 1222              	.LVL63:
 285:Src/main.c    **** 	if (sysTimer == 0){ //sending routine message every 1 second
 1223              		.loc 1 285 0
 1224 0076 4FF4FA70 		mov	r0, #500
 1225 007a FFF7FEFF 		bl	HAL_Delay
 1226              	.LVL64:
 286:Src/main.c    **** 		sendFaultMsg();
 1227              		.loc 1 286 0
 1228 007e 074B     		ldr	r3, .L84+8
 1229 0080 1B68     		ldr	r3, [r3]
 1230 0082 002B     		cmp	r3, #0
 1231 0084 EAD1     		bne	.L81
 287:Src/main.c    **** 		
 1232              		.loc 1 287 0
 1233 0086 FFF7FEFF 		bl	sendFaultMsg
 1234              	.LVL65:
 289:Src/main.c    ****     //HAL_GPIO_WritePin(BRAKE_LIGHT_EN_GPIO_Port, BRAKE_LIGHT_EN_Pin, GPIO_PIN_SET);
 1235              		.loc 1 289 0
 1236 008a 4FF47A72 		mov	r2, #1000
 1237 008e 034B     		ldr	r3, .L84+8
 1238 0090 1A60     		str	r2, [r3]
 1239 0092 E3E7     		b	.L81
 1240              	.L85:
 1241              		.align	2
 1242              	.L84:
 1243 0094 00000000 		.word	millisTimer
 1244 0098 00000000 		.word	secTimer
 1245 009c 00000000 		.word	sysTimer
 1246 00a0 00000000 		.word	SystemCoreClock
 1247 00a4 D34D6210 		.word	274877907
 1248 00a8 10E000E0 		.word	-536813552
 1249 00ac 00ED00E0 		.word	-536810240
 1250 00b0 000C0140 		.word	1073810432
 1251              		.cfi_endproc
 1252              	.LFE64:
 1254              		.section	.text.Error_Handler,"ax",%progbits
 1255              		.align	1
 1256              		.global	Error_Handler
 1257              		.syntax unified
 1258              		.thumb
 1259              		.thumb_func
 1260              		.fpu softvfp
 1262              	Error_Handler:
 1263              	.LFB78:
 787:Src/main.c    **** 
 788:Src/main.c    **** /* USER CODE BEGIN 4 */
 789:Src/main.c    **** 
 790:Src/main.c    **** 
ARM GAS  /tmp/ccLtQOJY.s 			page 69


 791:Src/main.c    **** /* USER CODE END 4 */
 792:Src/main.c    **** 
 793:Src/main.c    **** /**
 794:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
 795:Src/main.c    ****   * @retval None
 796:Src/main.c    ****   */
 797:Src/main.c    **** void Error_Handler(void)
 798:Src/main.c    **** {
 1264              		.loc 1 798 0
 1265              		.cfi_startproc
 1266              		@ args = 0, pretend = 0, frame = 0
 1267              		@ frame_needed = 0, uses_anonymous_args = 0
 1268              		@ link register save eliminated.
 1269 0000 7047     		bx	lr
 1270              		.cfi_endproc
 1271              	.LFE78:
 1273              		.global	sConfig
 1274              		.comm	TxFaultsMailbox,4,4
 1275              		.comm	apps,1,1
 1276              		.comm	bspd,1,1
 1277              		.comm	imd,1,1
 1278              		.comm	bms,1,1
 1279              		.global	TxFault_data
 1280              		.comm	TxFaults,24,4
 1281              		.comm	TxCar_stateMailbox,4,4
 1282              		.global	TxCar_state_data
 1283              		.comm	TxCar_state,24,4
 1284              		.global	BTSF_ACTIVE
 1285              		.global	hardFaultFlag
 1286              		.global	Prev_State
 1287              		.global	max_throttle
 1288              		.comm	throttle_B,2,2
 1289              		.comm	throttle_A,2,2
 1290              		.comm	brakePressure_2,2,2
 1291              		.comm	brakePressure_1,2,2
 1292              		.comm	steeringPos,2,2
 1293              		.comm	brakePos,2,2
 1294              		.comm	hspi1,88,4
 1295              		.comm	hcan,40,4
 1296              		.comm	hadc1,48,4
 1297              		.global	throttle_B_max
 1298              		.global	throttle_B_min
 1299              		.global	throttle_A_max
 1300              		.global	throttle_A_min
 1301              		.global	APPS_difference
 1302              		.global	RTD_Threshold
 1303              		.global	brakeThreshold
 1304              		.global	ThrottleA_25
 1305              		.global	ThrottleA_5
 1306              		.comm	sysTimer,4,4
 1307              		.comm	secTimer,4,4
 1308              		.comm	millisTimer,4,4
 1309              		.section	.bss.BTSF_ACTIVE,"aw",%nobits
 1310              		.set	.LANCHOR1,. + 0
 1313              	BTSF_ACTIVE:
 1314 0000 00       		.space	1
 1315              		.section	.bss.Prev_State,"aw",%nobits
ARM GAS  /tmp/ccLtQOJY.s 			page 70


 1318              	Prev_State:
 1319 0000 00       		.space	1
 1320              		.section	.bss.TxCar_state_data,"aw",%nobits
 1321              		.align	2
 1322              		.set	.LANCHOR3,. + 0
 1325              	TxCar_state_data:
 1326 0000 00       		.space	1
 1327              		.section	.bss.hardFaultFlag,"aw",%nobits
 1328              		.align	2
 1331              	hardFaultFlag:
 1332 0000 00000000 		.space	4
 1333              		.section	.bss.sConfig,"aw",%nobits
 1334              		.align	2
 1335              		.set	.LANCHOR0,. + 0
 1338              	sConfig:
 1339 0000 00000000 		.space	12
 1339      00000000 
 1339      00000000 
 1340              		.section	.data.TxFault_data,"aw",%progbits
 1341              		.align	2
 1342              		.set	.LANCHOR2,. + 0
 1345              	TxFault_data:
 1346 0000 55       		.byte	85
 1347 0001 55       		.byte	85
 1348 0002 55       		.byte	85
 1349 0003 55       		.byte	85
 1350              		.section	.data.max_throttle,"aw",%progbits
 1351              		.align	1
 1354              	max_throttle:
 1355 0000 0A00     		.short	10
 1356              		.section	.rodata.APPS_difference,"a",%progbits
 1357              		.align	2
 1360              	APPS_difference:
 1361 0000 58020000 		.word	600
 1362              		.section	.rodata.RTD_Threshold,"a",%progbits
 1363              		.align	1
 1366              	RTD_Threshold:
 1367 0000 D007     		.short	2000
 1368              		.section	.rodata.ThrottleA_25,"a",%progbits
 1369              		.align	1
 1372              	ThrottleA_25:
 1373 0000 B303     		.short	947
 1374              		.section	.rodata.ThrottleA_5,"a",%progbits
 1375              		.align	1
 1378              	ThrottleA_5:
 1379 0000 4802     		.short	584
 1380              		.section	.rodata.brakeThreshold,"a",%progbits
 1381              		.align	1
 1384              	brakeThreshold:
 1385 0000 2E0A     		.short	2606
 1386              		.section	.rodata.throttle_A_max,"a",%progbits
 1387              		.align	2
 1390              	throttle_A_max:
 1391 0000 0C090000 		.word	2316
 1392              		.section	.rodata.throttle_A_min,"a",%progbits
 1393              		.align	2
 1396              	throttle_A_min:
ARM GAS  /tmp/ccLtQOJY.s 			page 71


 1397 0000 EB010000 		.word	491
 1398              		.section	.rodata.throttle_B_max,"a",%progbits
 1399              		.align	2
 1402              	throttle_B_max:
 1403 0000 DA070000 		.word	2010
 1404              		.section	.rodata.throttle_B_min,"a",%progbits
 1405              		.align	2
 1408              	throttle_B_min:
 1409 0000 F6000000 		.word	246
 1410              		.text
 1411              	.Letext0:
 1412              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1413              		.file 4 "/usr/include/newlib/machine/_default_types.h"
 1414              		.file 5 "/usr/include/newlib/sys/_stdint.h"
 1415              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 1416              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 1417              		.file 8 "/usr/include/newlib/sys/lock.h"
 1418              		.file 9 "/usr/include/newlib/sys/_types.h"
 1419              		.file 10 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 1420              		.file 11 "/usr/include/newlib/sys/reent.h"
 1421              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1422              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 1423              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 1424              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1425              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1426              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 1427              		.file 18 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 1428              		.file 19 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 1429              		.file 20 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 1430              		.file 21 "Inc/main.h"
 1431              		.file 22 "/usr/include/newlib/stdlib.h"
ARM GAS  /tmp/ccLtQOJY.s 			page 72


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccLtQOJY.s:16     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccLtQOJY.s:22     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccLtQOJY.s:187    .text.MX_GPIO_Init:00000000000000f0 $d
     /tmp/ccLtQOJY.s:197    .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccLtQOJY.s:203    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccLtQOJY.s:251    .text.MX_SPI1_Init:0000000000000030 $d
                            *COM*:0000000000000058 hspi1
     /tmp/ccLtQOJY.s:257    .text.MX_ADC1_Init:0000000000000000 $t
     /tmp/ccLtQOJY.s:263    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
     /tmp/ccLtQOJY.s:394    .text.MX_ADC1_Init:00000000000000b0 $d
                            *COM*:0000000000000030 hadc1
     /tmp/ccLtQOJY.s:401    .text.MX_CAN_Init:0000000000000000 $t
     /tmp/ccLtQOJY.s:407    .text.MX_CAN_Init:0000000000000000 MX_CAN_Init
     /tmp/ccLtQOJY.s:492    .text.MX_CAN_Init:000000000000005c $d
                            *COM*:0000000000000028 hcan
                            *COM*:0000000000000018 TxFaults
                            *COM*:0000000000000018 TxCar_state
     /tmp/ccLtQOJY.s:500    .text.updateADC:0000000000000000 $t
     /tmp/ccLtQOJY.s:507    .text.updateADC:0000000000000000 updateADC
     /tmp/ccLtQOJY.s:609    .text.updateADC:0000000000000074 $d
     /tmp/ccLtQOJY.s:615    .text.checkBTSF:0000000000000000 $t
     /tmp/ccLtQOJY.s:622    .text.checkBTSF:0000000000000000 checkBTSF
     /tmp/ccLtQOJY.s:684    .text.checkBTSF:000000000000004c $d
                            *COM*:0000000000000002 brakePressure_2
                            *COM*:0000000000000002 throttle_A
     /tmp/ccLtQOJY.s:691    .text.APPS_Diff:0000000000000000 $t
     /tmp/ccLtQOJY.s:698    .text.APPS_Diff:0000000000000000 APPS_Diff
     /tmp/ccLtQOJY.s:727    .text.APPS_Diff:0000000000000020 $d
                            *COM*:0000000000000002 throttle_B
     /tmp/ccLtQOJY.s:733    .text.checkAPPS:0000000000000000 $t
     /tmp/ccLtQOJY.s:740    .text.checkAPPS:0000000000000000 checkAPPS
     /tmp/ccLtQOJY.s:787    .text.checkAPPS:0000000000000030 $d
                            *COM*:0000000000000004 millisTimer
     /tmp/ccLtQOJY.s:794    .text.sendFaultMsg:0000000000000000 $t
     /tmp/ccLtQOJY.s:801    .text.sendFaultMsg:0000000000000000 sendFaultMsg
     /tmp/ccLtQOJY.s:839    .text.sendFaultMsg:0000000000000028 $d
                            *COM*:0000000000000001 bms
                            *COM*:0000000000000001 imd
                            *COM*:0000000000000001 bspd
                            *COM*:0000000000000001 apps
                            *COM*:0000000000000004 TxFaultsMailbox
     /tmp/ccLtQOJY.s:851    .text.sendCar_state:0000000000000000 $t
     /tmp/ccLtQOJY.s:858    .text.sendCar_state:0000000000000000 sendCar_state
     /tmp/ccLtQOJY.s:880    .text.sendCar_state:0000000000000010 $d
                            *COM*:0000000000000004 TxCar_stateMailbox
     /tmp/ccLtQOJY.s:888    .text.car_state_machine:0000000000000000 $t
     /tmp/ccLtQOJY.s:895    .text.car_state_machine:0000000000000000 car_state_machine
     /tmp/ccLtQOJY.s:916    .text.car_state_machine:0000000000000010 $d
     /tmp/ccLtQOJY.s:921    .text.readFaults:0000000000000000 $t
     /tmp/ccLtQOJY.s:928    .text.readFaults:0000000000000000 readFaults
     /tmp/ccLtQOJY.s:1018   .text.readFaults:0000000000000074 $d
     /tmp/ccLtQOJY.s:1029   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccLtQOJY.s:1036   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccLtQOJY.s:1116   .text.main:0000000000000000 $t
     /tmp/ccLtQOJY.s:1123   .text.main:0000000000000000 main
ARM GAS  /tmp/ccLtQOJY.s 			page 73


     /tmp/ccLtQOJY.s:1243   .text.main:0000000000000094 $d
                            *COM*:0000000000000004 secTimer
                            *COM*:0000000000000004 sysTimer
     /tmp/ccLtQOJY.s:1255   .text.Error_Handler:0000000000000000 $t
     /tmp/ccLtQOJY.s:1262   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccLtQOJY.s:1338   .bss.sConfig:0000000000000000 sConfig
     /tmp/ccLtQOJY.s:1345   .data.TxFault_data:0000000000000000 TxFault_data
     /tmp/ccLtQOJY.s:1325   .bss.TxCar_state_data:0000000000000000 TxCar_state_data
     /tmp/ccLtQOJY.s:1313   .bss.BTSF_ACTIVE:0000000000000000 BTSF_ACTIVE
     /tmp/ccLtQOJY.s:1331   .bss.hardFaultFlag:0000000000000000 hardFaultFlag
     /tmp/ccLtQOJY.s:1318   .bss.Prev_State:0000000000000000 Prev_State
     /tmp/ccLtQOJY.s:1354   .data.max_throttle:0000000000000000 max_throttle
                            *COM*:0000000000000002 brakePressure_1
                            *COM*:0000000000000002 steeringPos
                            *COM*:0000000000000002 brakePos
     /tmp/ccLtQOJY.s:1402   .rodata.throttle_B_max:0000000000000000 throttle_B_max
     /tmp/ccLtQOJY.s:1408   .rodata.throttle_B_min:0000000000000000 throttle_B_min
     /tmp/ccLtQOJY.s:1390   .rodata.throttle_A_max:0000000000000000 throttle_A_max
     /tmp/ccLtQOJY.s:1396   .rodata.throttle_A_min:0000000000000000 throttle_A_min
     /tmp/ccLtQOJY.s:1360   .rodata.APPS_difference:0000000000000000 APPS_difference
     /tmp/ccLtQOJY.s:1366   .rodata.RTD_Threshold:0000000000000000 RTD_Threshold
     /tmp/ccLtQOJY.s:1384   .rodata.brakeThreshold:0000000000000000 brakeThreshold
     /tmp/ccLtQOJY.s:1372   .rodata.ThrottleA_25:0000000000000000 ThrottleA_25
     /tmp/ccLtQOJY.s:1378   .rodata.ThrottleA_5:0000000000000000 ThrottleA_5
     /tmp/ccLtQOJY.s:1314   .bss.BTSF_ACTIVE:0000000000000000 $d
     /tmp/ccLtQOJY.s:1319   .bss.Prev_State:0000000000000000 $d
     /tmp/ccLtQOJY.s:1321   .bss.TxCar_state_data:0000000000000000 $d
     /tmp/ccLtQOJY.s:1328   .bss.hardFaultFlag:0000000000000000 $d
     /tmp/ccLtQOJY.s:1334   .bss.sConfig:0000000000000000 $d
     /tmp/ccLtQOJY.s:1341   .data.TxFault_data:0000000000000000 $d
     /tmp/ccLtQOJY.s:1351   .data.max_throttle:0000000000000000 $d
     /tmp/ccLtQOJY.s:1357   .rodata.APPS_difference:0000000000000000 $d
     /tmp/ccLtQOJY.s:1363   .rodata.RTD_Threshold:0000000000000000 $d
     /tmp/ccLtQOJY.s:1369   .rodata.ThrottleA_25:0000000000000000 $d
     /tmp/ccLtQOJY.s:1375   .rodata.ThrottleA_5:0000000000000000 $d
     /tmp/ccLtQOJY.s:1381   .rodata.brakeThreshold:0000000000000000 $d
     /tmp/ccLtQOJY.s:1387   .rodata.throttle_A_max:0000000000000000 $d
     /tmp/ccLtQOJY.s:1393   .rodata.throttle_A_min:0000000000000000 $d
     /tmp/ccLtQOJY.s:1399   .rodata.throttle_B_max:0000000000000000 $d
     /tmp/ccLtQOJY.s:1405   .rodata.throttle_B_min:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_SPI_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_CAN_Init
HAL_CAN_Start
HAL_ADC_Start
HAL_ADC_PollForConversion
HAL_ADC_GetValue
HAL_CAN_AddTxMessage
HAL_GPIO_ReadPin
memset
HAL_RCC_OscConfig
ARM GAS  /tmp/ccLtQOJY.s 			page 74


HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
SystemCoreClockUpdate
HAL_Delay
SystemCoreClock
