// Seed: 816978545
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  input id_6;
  output id_5;
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  reg id_7 = id_3;
  always @* begin
    if (1 && id_2 && id_7) id_7 <= id_7;
    id_2 = {1, {"" - "", 1, id_6 == 1}};
  end
  assign id_1 = id_2;
endmodule
