
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000661                       # Number of seconds simulated
sim_ticks                                   661003000                       # Number of ticks simulated
final_tick                                  661003000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147503                       # Simulator instruction rate (inst/s)
host_op_rate                                   288230                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47796859                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449952                       # Number of bytes of host memory used
host_seconds                                    13.83                       # Real time elapsed on the host
sim_insts                                     2039872                       # Number of instructions simulated
sim_ops                                       3986056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    661003000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         102784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         259136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             361920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       102784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        102784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        69824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           69824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1091                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1091                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         155497025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         392034529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             547531554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    155497025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        155497025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      105633409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105633409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      105633409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        155497025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        392034529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            653164963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000447635750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          129                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          129                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12930                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2008                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5656                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2185                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5656                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2185                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 356352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  136320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  361984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               139840                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     88                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    24                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     661001000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5656                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2185                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    333.224932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   203.355788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   331.042976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          456     30.89%     30.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          377     25.54%     56.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          172     11.65%     68.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          107      7.25%     75.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           61      4.13%     79.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           50      3.39%     82.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           38      2.57%     85.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           32      2.17%     87.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          183     12.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1476                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.038760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.977074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.127817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             80     62.02%     62.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            36     27.91%     89.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             4      3.10%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      2.33%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      2.33%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.78%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.78%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           129                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.511628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.481134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.046693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              100     77.52%     77.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      3.88%     81.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14     10.85%     92.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      6.20%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.78%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           129                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        98880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       257472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       136320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 149590849.058173716068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 389517142.887399911880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 206232044.332627862692                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1607                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2185                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     60334250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    150242500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16138134000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37544.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37106.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7385873.68                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    106176750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               210576750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27840000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19069.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37819.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       539.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       206.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    547.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    211.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4533                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1681                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      84300.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6975780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3703920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                24183180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                7151400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         39336960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             56075460                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1860480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       145711380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        20705280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         44408340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              350354310                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            530.034372                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            532499500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3377250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      16640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    159185250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     53918500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     108330750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    319551250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3619980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1897500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                15565200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3967200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             52662300                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2316000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       146800650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        45867360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         28515960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              344851590                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            521.709569                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            539478250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3871000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      18460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     98106250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    119443000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      99193750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    321929000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    661003000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  207744                       # Number of BP lookups
system.cpu.branchPred.condPredicted            207744                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10947                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                74544                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23053                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                342                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           74544                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              71178                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3366                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1462                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    661003000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      823375                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      138444                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1808                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           135                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    661003000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    661003000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      231769                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           424                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       661003000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1322007                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             276067                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2374125                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      207744                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              94231                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        950894                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22424                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  230                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2424                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          109                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          239                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    231455                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3383                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1241175                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.708616                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.710193                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   555968     44.79%     44.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14207      1.14%     45.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52813      4.26%     50.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    29176      2.35%     52.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    41968      3.38%     55.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    30411      2.45%     58.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15809      1.27%     59.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    25684      2.07%     61.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   475139     38.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1241175                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.157143                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.795849                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   270814                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                304608                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    636594                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 17947                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11212                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4499772                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11212                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   282107                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  166546                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5358                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    641251                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                134701                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4447239                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3107                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  13171                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  42945                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  74675                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5038365                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9819097                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4243539                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3351325                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4494668                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   543697                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                179                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            140                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     76784                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               823068                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              146503                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37092                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12952                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4359450                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 335                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4241067                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4196                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          373728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       548026                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            271                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1241175                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.416977                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.860052                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              350325     28.23%     28.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               70353      5.67%     33.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              120775      9.73%     43.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               95272      7.68%     51.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              126855     10.22%     61.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              115670      9.32%     70.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              108051      8.71%     79.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              121720      9.81%     89.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              132154     10.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1241175                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14769      7.28%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17084      8.42%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.01%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     24      0.01%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2768      1.36%     17.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     17.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             81716     40.27%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            49516     24.40%     81.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1439      0.71%     82.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   698      0.34%     82.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             34832     17.17%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               58      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10574      0.25%      0.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1720552     40.57%     40.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10078      0.24%     41.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1592      0.04%     41.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551897     13.01%     54.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     54.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  741      0.02%     54.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21924      0.52%     54.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2005      0.05%     54.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              381333      8.99%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                960      0.02%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317502      7.49%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7575      0.18%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      6.13%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               264264      6.23%     83.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              104232      2.46%     86.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          550016     12.97%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35758      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4241067                       # Type of FU issued
system.cpu.iq.rate                           3.208052                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      202924                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.047847                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4750960                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2219016                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1707435                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5179469                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2514566                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2489511                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1749597                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2683820                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108877                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        53756                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15233                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2513                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1360                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11212                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  109072                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5106                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4359785                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               565                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                823068                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               146503                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                199                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    802                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3777                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             72                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1933                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12740                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14673                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4217472                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                808200                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23595                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       946633                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   152707                       # Number of branches executed
system.cpu.iew.exec_stores                     138433                       # Number of stores executed
system.cpu.iew.exec_rate                     3.190204                       # Inst execution rate
system.cpu.iew.wb_sent                        4203917                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4196946                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2648454                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4184158                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.174678                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.632972                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          373772                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11157                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1182528                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.370792                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.178920                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       379469     32.09%     32.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       128945     10.90%     42.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        68802      5.82%     48.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        67788      5.73%     54.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        97978      8.29%     62.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        71979      6.09%     68.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        61786      5.22%     74.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        52628      4.45%     78.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       253153     21.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1182528                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2039872                       # Number of instructions committed
system.cpu.commit.committedOps                3986056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900582                       # Number of memory references committed
system.cpu.commit.loads                        769312                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     136379                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2482866                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2078346                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4544      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1530900     38.41%     38.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.25%     38.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     38.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.80%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20746      0.52%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.55%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.97%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.19%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.52%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225574      5.66%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.40%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.64%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3986056                       # Class of committed instruction
system.cpu.commit.bw_lim_events                253153                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5289203                       # The number of ROB reads
system.cpu.rob.rob_writes                     8779351                       # The number of ROB writes
system.cpu.timesIdled                             802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80832                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2039872                       # Number of Instructions Simulated
system.cpu.committedOps                       3986056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.648083                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.648083                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.543011                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.543011                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3850557                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1461664                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3329680                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2453478                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    655761                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   818838                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1266802                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    661003000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           944.365753                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              367325                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3025                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.429752                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   944.365753                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.922232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.922232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          950                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1684441                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1684441                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    661003000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       693191                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          693191                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130236                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130236                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       823427                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           823427                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       823427                       # number of overall hits
system.cpu.dcache.overall_hits::total          823427                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15732                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15732                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1037                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1037                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        16769                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16769                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16769                       # number of overall misses
system.cpu.dcache.overall_misses::total         16769                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    901481500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    901481500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     68084497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68084497                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    969565997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    969565997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    969565997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    969565997                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       708923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       708923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       840196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       840196                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       840196                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       840196                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022191                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022191                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007900                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007900                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019958                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019958                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019958                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019958                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57302.409102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57302.409102                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65655.252652                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65655.252652                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57818.951458                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57818.951458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57818.951458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57818.951458                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17357                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          502                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               271                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.047970                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1091                       # number of writebacks
system.cpu.dcache.writebacks::total              1091                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12712                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12712                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12720                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12720                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12720                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12720                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3020                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3020                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1029                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1029                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4049                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4049                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    211954000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    211954000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     66576997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66576997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    278530997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    278530997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    278530997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    278530997                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007839                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007839                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004819                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004819                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004819                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004819                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70183.443709                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70183.443709                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64700.677357                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64700.677357                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68790.070882                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68790.070882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68790.070882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68790.070882                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3025                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    661003000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.577430                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               68438                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1095                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             62.500457                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.577430                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.964018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.964018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            464515                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           464515                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    661003000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       229113                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          229113                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       229113                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           229113                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       229113                       # number of overall hits
system.cpu.icache.overall_hits::total          229113                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2341                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2341                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2341                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2341                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2341                       # number of overall misses
system.cpu.icache.overall_misses::total          2341                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    149373499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    149373499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    149373499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    149373499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    149373499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    149373499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       231454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       231454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       231454                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       231454                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       231454                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       231454                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010114                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010114                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010114                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010114                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010114                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010114                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63807.560444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63807.560444                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63807.560444                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63807.560444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63807.560444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63807.560444                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1651                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1095                       # number of writebacks
system.cpu.icache.writebacks::total              1095                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          733                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          733                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          733                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          733                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          733                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          733                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1608                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1608                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1608                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1608                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1608                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1608                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    111774499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    111774499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    111774499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    111774499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    111774499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    111774499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006947                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006947                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006947                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006947                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006947                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006947                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69511.504353                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69511.504353                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69511.504353                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69511.504353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69511.504353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69511.504353                       # average overall mshr miss latency
system.cpu.icache.replacements                   1095                       # number of replacements
system.membus.snoop_filter.tot_requests          9777                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         4121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    661003000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4627                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1091                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1095                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1934                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1029                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1029                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1608                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3020                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        11123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       172864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       172864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       328960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       328960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  501824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5657                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001591                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039858                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5648     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5657                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19643000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8518247                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           21393000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
