<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030002271A1-20030102-D00000.TIF SYSTEM "US20030002271A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030002271A1-20030102-D00001.TIF SYSTEM "US20030002271A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030002271A1-20030102-D00002.TIF SYSTEM "US20030002271A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030002271A1-20030102-D00003.TIF SYSTEM "US20030002271A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030002271A1-20030102-D00004.TIF SYSTEM "US20030002271A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030002271A1-20030102-D00005.TIF SYSTEM "US20030002271A1-20030102-D00005.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030002271</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09894350</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010627</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H05K009/00</ipc>
</classification-ipc-primary>
<classification-ipc-secondary>
<ipc>H05K003/30</ipc>
</classification-ipc-secondary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>361</class>
<subclass>818000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>029</class>
<subclass>832000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>029</class>
<subclass>841000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>361</class>
<subclass>807000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Integrated EMC shield for integrated circuits and multiple chip modules</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Janne</given-name>
<family-name>Nurminen</family-name>
</name>
<residence>
<residence-non-us>
<city>Oulu</city>
<country-code>FI</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<assignee>
<organization-name>Nokia Corporation</organization-name>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>COHEN, PONTANI, LIEBERMAN &amp; PAVANE</name-1>
<name-2>Suite 1210</name-2>
<address>
<address-1>551 Fifth Avenue</address-1>
<city>New York</city>
<state>NY</state>
<postalcode>10176</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A semiconductor package has a die connected to a substrate with a transfer molding applied over the die. The transfer molding includes an electrically conductive material for forming an electromagnetic compatibility shield as an integral part thereof. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a semiconductor package including a die arranged on a substrate and a transfer molding having an integrated electromagnetic compatibility (EMC) shield for integrated circuits and for multiple chip modules, and to a method for manufacturing the semiconductor package with the integrated EMC shield. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Related Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Known semiconductor packages which include a die or multiple dies, such as an integrated circuit (IC) or a multiple chip module (MCM), are encased in a transfer molding made of an insulating or dielectric material as disclosed in U.S. Pat. No. 6,087,202. The semiconductor package is a unit that is installed on a printed circuit board (PCB) with other components as part of a larger device. If a particular application of the known semiconductor package requires an EMC shield, a separate EMC shield is arranged around the semiconductor package on the PCB. This requires additional space on the PCB and adds a workstep during assembly of the PCB. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> The present invention includes a semiconductor package, an integrated circuit (IC) or a multiple chip module (MCM) connected to a substrate in any known manner. The semiconductor package includes one die on the substrate surrounded by a transfer molding. In contrast to the prior art, at least a part of a transfer molding of the semiconductor package includes a conductive material for forming an EMC shield as an integral part of the transfer molding. The conductive material is connectable to ground via a GND pin of the semiconductor package. Accordingly, the EMC shield is arranged as an integral part of the sermiconductor package itself during manufacture of the semiconductor package. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> If the die of the semiconductor package is wire bonded to the substrate, the transfer molding includes an insulating material and an over molding including the conductive material. The insulating material is first applied on the die for electrical and mechanical protection of the wires. The over molding, including the conductive material, is then applied over the insulating material. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> If the die of the semiconductor package is a flip chip, the insulating material is not necessary and the transfer molding contains only the conductive material applied directly on the die, without the insulating material. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> For both embodiments, an outer insulating layer may be optionally applied over the conductive material. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> Other objects and features of the present invention will become apparent from the following detailed description considered in conjunction with the accompanying drawings. It is to be understood, however, that the drawings are designed solely for purposes of illustration and not as a definition of the limits of the invention, for which reference should be made to the appended claims. It should be further understood that the drawings are not necessarily drawn to scale and that, unless otherwise indicated, they are merely intended to conceptually illustrate the structures and procedures described herein. </paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> In the drawings, wherein like reference characters denote similar elements throughout the several views: </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a sectional side view of a semiconductor package according to an embodiment of the present invention; </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a sectional side view of a semiconductor package according to another embodiment of the present invention; </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3</cross-reference><highlight><italic>a</italic></highlight>-<highlight><bold>3</bold></highlight><highlight><italic>g </italic></highlight>are sectional views showing various stages of the manufacturing process for the semiconductor package of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>; </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference><highlight><italic>a</italic></highlight>-<highlight><bold>4</bold></highlight><highlight><italic>e </italic></highlight>are sectional views showing various stages of the manufacturing process for the semiconductor package of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>; and </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a sectional side view of a semiconductor package including a plurality of dies. </paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PRESENTLY PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> discloses a semiconductor package according to a first embodiment of the present invention. The semiconductor package includes a printed circuit board (PCB) <highlight><bold>10</bold></highlight> on which a die <highlight><bold>20</bold></highlight>, i.e., a semiconductor chip, is arranged. The PCB <highlight><bold>10</bold></highlight> includes routing wires <highlight><bold>65</bold></highlight> which are arranged under a mask (not shown). The die <highlight><bold>20</bold></highlight> comprises a wire bonded die in that the die <highlight><bold>20</bold></highlight> is electrically connected to routing wires <highlight><bold>65</bold></highlight> of the PCB <highlight><bold>10</bold></highlight> via wires <highlight><bold>35</bold></highlight>. The die <highlight><bold>20</bold></highlight> is physically attached or held onto the PCB <highlight><bold>10</bold></highlight> by a connection <highlight><bold>30</bold></highlight> which may, for example, comprise glue or solder. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> A transfer molding <highlight><bold>40</bold></highlight> encapsulates the die <highlight><bold>20</bold></highlight> on the PCB <highlight><bold>10</bold></highlight>. The transfer molding <highlight><bold>40</bold></highlight> includes a non-conductive material <highlight><bold>45</bold></highlight> which encapsulates the wires <highlight><bold>35</bold></highlight> and the die <highlight><bold>20</bold></highlight> on the PCB <highlight><bold>10</bold></highlight>, and a conductive material <highlight><bold>50</bold></highlight> that covers the non-conductive material <highlight><bold>45</bold></highlight> and provides an electromagnetic compatibility (EMC) shield for the die <highlight><bold>20</bold></highlight>. The non-conductive material <highlight><bold>45</bold></highlight> may comprise a non-conductive material such, for example, as an insulating epoxy. The conductive material may comprise any conductive material and may, for example, comprise electrically conductive fillers added to an insulating epoxy. The thickness of the conductive material <highlight><bold>50</bold></highlight> will depend on the amount of shielding required; an increase in the thickness of the conductive material increases the protection and effectiveness of the EMC shield. In addition, the concentration of electrically conductive fillers that are added to the insulating epoxy may be varied to adjust the strength of the EMC shield. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> Connectors such as solder balls <highlight><bold>60</bold></highlight> are arranged on the PCB <highlight><bold>10</bold></highlight> for interconnection of the semiconductor package in a larger circuit. Of course any other known connectors such as pins or glue may also be used. One of the solder balls <highlight><bold>60</bold></highlight> is designated as a ground connection and the conductive material <highlight><bold>50</bold></highlight> of the transfer molding <highlight><bold>40</bold></highlight> is connected to that grounding solder ball <highlight><bold>60</bold></highlight> via one of the routing wires <highlight><bold>65</bold></highlight> through the PCB <highlight><bold>10</bold></highlight>. The mask covering the routing wires <highlight><bold>65</bold></highlight> has an opening in the area <highlight><bold>67</bold></highlight> where the conductive material <highlight><bold>50</bold></highlight> is connected to the grounding (GND) of the routing wire <highlight><bold>65</bold></highlight>. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> The transfer molding <highlight><bold>40</bold></highlight> may be applied using any known molding method, including injection molding, transfer molding, and glop top molding. The layers of conductive material <highlight><bold>50</bold></highlight> and non-conductive material <highlight><bold>45</bold></highlight> of the transfer molding <highlight><bold>40</bold></highlight> may be applied as a liquid, a gel, a two component epoxy, a paste, or a sheet. Furthermore, the hardening or setting of the transfer molding may be effected using any known method such, for example, as applied infrared light, heating/cooling, physical/chemical reaction, and the application of pressure. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> In a preferred embodiment, the non-conductive material <highlight><bold>45</bold></highlight> is a hot epoxy applied via injection molding and hardened or set via a cooling process. The conductive material <highlight><bold>50</bold></highlight> is also a hot epoxy with electrically conductive fillers added thereto to create a conductive material and is likewise applied via injection molding and hardened or set as the epoxy cools. The epoxy used to make the conductive material <highlight><bold>50</bold></highlight> may be the same epoxy used for the non-conductive material <highlight><bold>45</bold></highlight>, or a different material. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> The transfer molding <highlight><bold>40</bold></highlight> may also include an insulation layer <highlight><bold>70</bold></highlight> that is applied over the conductive material <highlight><bold>50</bold></highlight> for electrical protection. The insulation layer <highlight><bold>70</bold></highlight> may be formed of the same materials as the non-conductive material <highlight><bold>45</bold></highlight>, or of a different material. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> The process for making the semiconductor package shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is depicted in <cross-reference target="DRAWINGS">FIGS. 3</cross-reference><highlight><italic>a</italic></highlight>-<highlight><bold>3</bold></highlight><highlight><italic>g</italic></highlight>. A plurality of semiconductor packages are concurrently formed on a PCB matrix strip <highlight><bold>10</bold></highlight><highlight><italic>a</italic></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference><highlight><italic>a</italic></highlight>. The PCB matrix strip <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>is a continuous strip provided for receiving a plurality of dies <highlight><bold>20</bold></highlight> and is separable into plural sections to form the individual PCBs <highlight><bold>10</bold></highlight>. In <cross-reference target="DRAWINGS">FIG. 3</cross-reference><highlight><italic>b</italic></highlight>, the plurality of dies <highlight><bold>20</bold></highlight> are arranged face up on the PCB matrix strip <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>and are attached thereto via a connection <highlight><bold>30</bold></highlight> such, for example, as via glue or solder. In <cross-reference target="DRAWINGS">FIG. 3</cross-reference><highlight><italic>c</italic></highlight>, each die <highlight><bold>20</bold></highlight> is then electrically connected to the PCB matrix strip <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>via wire bonding; that is, wires <highlight><bold>35</bold></highlight> are connected between each die <highlight><bold>20</bold></highlight> and the underlying section of the PCB matrix strip <highlight><bold>10</bold></highlight><highlight><italic>a</italic></highlight>. After the wires <highlight><bold>35</bold></highlight> are attached, a non-conductive material <highlight><bold>45</bold></highlight> is applied over each die <highlight><bold>20</bold></highlight> and the wires <highlight><bold>35</bold></highlight> associated with that die <highlight><bold>20</bold></highlight> for electrical and mechanical protection of the die, as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference><highlight><italic>d</italic></highlight>. The non-conductive material <highlight><bold>45</bold></highlight> may comprise any non-conductive material and preferably comprises an insulating epoxy. As stated above, the non-conductive material is preferably applied as a hot epoxy by injection molding and hardened via a cooling period. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> A layer of conductive material <highlight><bold>50</bold></highlight> is then applied over the non-conductive material <highlight><bold>45</bold></highlight> on each of the dies <highlight><bold>20</bold></highlight> to provide the EMC shield (<cross-reference target="DRAWINGS">FIG. 3</cross-reference><highlight><italic>e</italic></highlight>). The conductive material <highlight><bold>50</bold></highlight> may comprise any type of conductive material and preferably comprises electrically conductive fillers added to an insulating epoxy to create a conductive material. The conductive material <highlight><bold>50</bold></highlight> is also preferably applied as a hot epoxy by injection molding and hardened through cooling. The conductive material <highlight><bold>50</bold></highlight> is connected to a ground pin of the semiconductor package via a wire <highlight><bold>65</bold></highlight> through the PCB matrix strip <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>(see <cross-reference target="DRAWINGS">FIG. 1</cross-reference>). The solder balls <highlight><bold>60</bold></highlight> are arranged on the PCB matrix strip <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>for eventual connection of the sermiconductor package to a circuit as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference><highlight><italic>f</italic></highlight>. The PCB matrix strip <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>with the plurality of dies <highlight><bold>20</bold></highlight> is placed on a support <highlight><bold>80</bold></highlight> and each semiconductor package is then separated from the rest, as via sawing, to form the individual semiconductor packages (<cross-reference target="DRAWINGS">FIG. 3</cross-reference><highlight><italic>g</italic></highlight>.). </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> depicts a further embodiment in which the die <highlight><bold>20</bold></highlight>&prime; is a flip chip which is connected face down to the PCB <highlight><bold>10</bold></highlight>. The electrical connection between the die <highlight><bold>20</bold></highlight>&prime; and the routing wires <highlight><bold>65</bold></highlight> is made via solder bumps during reflow (the solder bumps cannot be seen in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>). An underfill <highlight><bold>30</bold></highlight>&prime; comprising a protection material is applied so that it covers and protects the soldering between the die <highlight><bold>20</bold></highlight>&prime; and PCB <highlight><bold>10</bold></highlight>. The protection material may comprise any insulating material and may, for example, comprise the insulating epoxy described above for the non-conductive material <highlight><bold>45</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. In <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the transfer molding <highlight><bold>40</bold></highlight>&prime; comprises only a conductive material <highlight><bold>50</bold></highlight> as described above. The non-conductive material <highlight><bold>45</bold></highlight> of the embodiment of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is not required because the underfill <highlight><bold>30</bold></highlight>&prime; and the mask over the routing wires <highlight><bold>65</bold></highlight> protect the electrical connection between the die <highlight><bold>20</bold></highlight>&prime; and the PCB <highlight><bold>10</bold></highlight>. As in the previous embodiment, the mask has an opening at the area <highlight><bold>67</bold></highlight> for the connection between the conductive material <highlight><bold>50</bold></highlight> and the GND routing wire <highlight><bold>65</bold></highlight>. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> This <cross-reference target="DRAWINGS">FIG. 2</cross-reference> embodiment may also optionally include an insulation layer <highlight><bold>70</bold></highlight> applied over the conductive material <highlight><bold>50</bold></highlight> for electrical protection. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> The process for making the semiconductor package of <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is shown in <cross-reference target="DRAWINGS">FIGS. 4</cross-reference><highlight><italic>a</italic></highlight>-<highlight><bold>4</bold></highlight><highlight><italic>e. </italic></highlight></paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> As seen in <cross-reference target="DRAWINGS">FIG. 4</cross-reference><highlight><italic>a</italic></highlight>, PCB matrix strip <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>is provided for holding a plurality of dies <highlight><bold>20</bold></highlight>&prime;. The plural dies <highlight><bold>20</bold></highlight>&prime; are then arranged face down on the PCB matrix strip <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>and electrically and mechanically attached via solder bumps (not shown). After the dies are soldered to the PCB matrix, an underfill comprising a non-conductive protective material <highlight><bold>30</bold></highlight>&prime; is applied between the die <highlight><bold>20</bold></highlight>&prime; and the PCB matrix <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>to provide mechanical and electrical protection to the solder, as shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference><highlight><italic>b</italic></highlight>. A layer of conductive material <highlight><bold>50</bold></highlight> is next applied over each die and the underfill material to provide the EMC shield shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference><highlight><italic>c</italic></highlight>. As in the embodiment of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the conductive to provide the EMC shield shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference><highlight><italic>c</italic></highlight>. As in the embodiment of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the conductive material <highlight><bold>50</bold></highlight> may comprise any type of conductive material and preferably comprises electrically conductive fillers added to an insulating epoxy. The conductive material <highlight><bold>50</bold></highlight> is also preferably applied as a hot epoxy by injection molding and hardened by cooling. The conductive material <highlight><bold>50</bold></highlight> is connected to a ground pin of the semiconductor package via a wire through the PCB matrix <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>(see <cross-reference target="DRAWINGS">FIG. 2</cross-reference>). <cross-reference target="DRAWINGS">FIG. 4</cross-reference><highlight><italic>d </italic></highlight>shows the solder balls <highlight><bold>60</bold></highlight> arranged on the PCB matrix <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>for connection of the semiconductor package to a circuit. The entire PCB matrix <highlight><bold>10</bold></highlight><highlight><italic>a </italic></highlight>and all dies <highlight><bold>20</bold></highlight>&prime; thereon are then placed on a support <highlight><bold>80</bold></highlight> and each semiconductor package is separated from the rest, as by sawing, to form the individual semiconductor packages, as shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference><highlight><italic>e. </italic></highlight></paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> Each of the embodiments of the invention depicted in <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference> comprise a semiconductor package having a single die. However, the semiconductor package may instead comprise a Multiple Chip Module (MCM) having more than one die as shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. In the <cross-reference target="DRAWINGS">FIG. 5</cross-reference> embodiment, a transfer molding <highlight><bold>140</bold></highlight> is shown arranged over three dies <highlight><bold>120</bold></highlight> on a PCB <highlight><bold>110</bold></highlight>. The dies <highlight><bold>120</bold></highlight> may be flip chip devices or wire bound devices or a mixture of the two. The transfer molding may include only a conductive material&mdash;i.e., may exclude the non conductive material <highlight><bold>45</bold></highlight> of the <cross-reference target="DRAWINGS">FIG. 1</cross-reference> embodiment&mdash;if the dies are flip chip devices. Furthermore, the transfer molding <highlight><bold>140</bold></highlight> may include either one large insulating layer covering all of the dies <highlight><bold>120</bold></highlight> or individual insulating layers over only those dies <highlight><bold>120</bold></highlight> that are wire bonded devices. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> Thus, while there have shown and described and pointed out fundamental novel features of the invention as applied to preferred embodiments thereof, it will be understood that various omissions and substitutions and changes in the form and details of the methods and devices described and illustrated, and in their operation, may be made by those skilled in the art without departing from the spirit of the invention. For example, it is expressly intended that all combinations of those elements and/or method steps which perform substantially the same function in substantially the same way to achieve the same results are within the scope of the invention. Moreover, it should be recognized that structures and/or elements and/or method steps shown and/or described in connection with any disclosed form or embodiment of the invention may be incorporated in any other disclosed or described or suggested form or embodiment as a general matter of design choice. It is the intention, therefore, to be limited only as indicated by the scope of the claims appended hereto. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. An electronic device, comprising: 
<claim-text>a substrate; </claim-text>
<claim-text>a die arranged on said substrate; and </claim-text>
<claim-text>a transfer molding encapsulating said die on said substrate, wherein said transfer molding comprises a conductive material to form an electromagnetic compatibility shield. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said transfer molding comprises a first portion and a second portion, said first portion comprising an insulating material and said second portion comprising said conductive material. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein said die comprises a wire bond device arranged face up on said substrate and wires connecting said die to said substrate, said first portion of said transfer molding encapsulating at least said wires, and said second portion being arranged on said first portion. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein said first portion of said transfer molding is applied directly on said device and said second portion is arranged on said first portion. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein said first portion comprises an insulating epoxy applied by injection molding and said second portion comprises an insulating epoxy with electrically conducting filler material and applied by injection molding. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said die comprises a flip chip device arranged face down on said substrate and wherein said conductive material of said transfer molding is applied directly on said die. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said substrate comprises a GND pin for connection of said device to a ground of a printed circuit board, said conductive material of said transfer molding being electrically connected to said GND pin. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said conductive material includes an electrically conductive filler added to an insulating epoxy. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said die comprises an integrated circuit. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising a plurality of dies, wherein said transfer molding is applied over each of said plural dies. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising an insulating layer applied over said transfer molding. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. A method for manufacturing an electronic device, comprising the steps of: 
<claim-text>(a) connecting a die to a substrate; and </claim-text>
<claim-text>(b) applying over said die a transfer molding comprising a conductive material, the conductive material forming an electromagnetic compatibility shield as an integral part of the transfer molding. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein said step (b) comprises applying a transfer molding including a first portion and a second portion of the transfer molding, the first portion comprising an insulating material and the second portion comprising a conductive material. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, wherein the die is a wire bonded device having wires connecting the die to the substrate, and said wherein step (b) comprises applying the first portion on the die such that the first portion covers at least the wires and applying the second portion on the first portion. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, wherein said step (b) comprises applying the first portion of the transfer molding directly on the die and applying the second portion of the transfer molding on said first portion. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, wherein said step of applying said transfer molding includes the steps of applying the first portion as a hot insulating epoxy and hardening the applied first portion by cooling the hot insulating epoxy of the first portion, and applying the second portion as a hot insulating epoxy including electrically conductive filler so that the second portion is electrically conductive and hardening the applied second portion by cooling the hot insulating epoxy of the second portion. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the die is a flip chip device and said step (b) comprises applying the conductive material directly on the die. </claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, further comprising the step of connecting the conductive material to a GND pin of the substrate. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein said step (b) comprises applying said transfer molding as a hot epoxy and hardening the applied transfer molding by cooling of the hot epoxy. </claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference>, wherein the semiconductor package is one of an integrated circuit and a multiple chip module.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030002271A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030002271A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030002271A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030002271A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030002271A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030002271A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
