$date
	Mon Apr  8 14:35:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
0"
x!
$end
#2
0!
1"
#4
0"
#6
1"
#8
0"
#10
1!
1"
0$
#12
0"
#14
1"
#16
0"
#18
1"
#20
0"
0#
#22
0!
1"
#24
0"
#26
1"
#28
0"
#30
1"
#32
0"
#34
1"
#36
0"
#38
1"
#40
0"
#42
1"
#44
0"
#46
1"
#48
0"
#50
1"
#52
0"
#54
1"
#56
0"
#58
1"
#60
0"
#62
1"
#64
0"
#66
1"
#68
0"
#70
1"
#72
0"
#74
1"
#76
0"
#78
1"
#80
0"
#82
1"
#84
0"
#86
1"
#88
0"
#90
1"
#92
0"
#94
1"
#96
0"
#98
1"
#100
0"
#102
1"
#104
0"
#106
1"
#108
0"
#110
1"
#112
0"
#114
1"
#116
0"
#118
1"
#120
0"
