#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f9381c074c0 .scope module, "testbench_add2" "testbench_add2" 2 2;
 .timescale -9 -12;
v0x7f9381c2aba0_0 .var "a", 3 0;
v0x7f9381c2ac30_0 .var "b", 3 0;
v0x7f9381c2acc0_0 .var "c", 3 0;
v0x7f9381c2ad90_0 .var "clk", 0 0;
v0x7f9381c2ae20_0 .var "correct_ov", 0 0;
v0x7f9381c2aef0_0 .var "correct_sum", 4 0;
v0x7f9381c2af90_0 .var "d", 3 0;
L_0x7f9383163128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9381c2b030_0 .net "ov", 0 0, L_0x7f9383163128;  1 drivers
v0x7f9381c2b0e0_0 .var "rst", 0 0;
v0x7f9381c2b1f0_0 .net "sum", 4 0, L_0x7f9381c2baa0;  1 drivers
v0x7f9381c2b2a0_0 .var "test_num", 15 0;
E_0x7f9381c14dd0/0 .event negedge, v0x7f9381c2b0e0_0;
E_0x7f9381c14dd0/1 .event posedge, v0x7f9381c2ad90_0;
E_0x7f9381c14dd0 .event/or E_0x7f9381c14dd0/0, E_0x7f9381c14dd0/1;
S_0x7f9381c07630 .scope module, "DUT" "add2" 2 18, 3 1 0, S_0x7f9381c074c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 4 "c";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /OUTPUT 5 "sum";
    .port_info 5 /OUTPUT 1 "ov";
v0x7f9381c0edd0_0 .net *"_ivl_0", 4 0, L_0x7f9381c2b330;  1 drivers
v0x7f9381c2a040_0 .net *"_ivl_10", 4 0, L_0x7f9381c2b6f0;  1 drivers
L_0x7f9383163098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9381c2a0e0_0 .net *"_ivl_13", 0 0, L_0x7f9383163098;  1 drivers
v0x7f9381c2a190_0 .net *"_ivl_14", 4 0, L_0x7f9381c2b810;  1 drivers
v0x7f9381c2a240_0 .net *"_ivl_16", 4 0, L_0x7f9381c2b980;  1 drivers
L_0x7f93831630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9381c2a330_0 .net *"_ivl_19", 0 0, L_0x7f93831630e0;  1 drivers
L_0x7f9383163008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9381c2a3e0_0 .net *"_ivl_3", 0 0, L_0x7f9383163008;  1 drivers
v0x7f9381c2a490_0 .net *"_ivl_4", 4 0, L_0x7f9381c2b470;  1 drivers
L_0x7f9383163050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9381c2a540_0 .net *"_ivl_7", 0 0, L_0x7f9383163050;  1 drivers
v0x7f9381c2a650_0 .net *"_ivl_8", 4 0, L_0x7f9381c2b5b0;  1 drivers
v0x7f9381c2a700_0 .net "a", 3 0, v0x7f9381c2aba0_0;  1 drivers
v0x7f9381c2a7b0_0 .net "b", 3 0, v0x7f9381c2ac30_0;  1 drivers
v0x7f9381c2a860_0 .net "c", 3 0, v0x7f9381c2acc0_0;  1 drivers
v0x7f9381c2a910_0 .net "d", 3 0, v0x7f9381c2af90_0;  1 drivers
v0x7f9381c2a9c0_0 .net "ov", 0 0, L_0x7f9383163128;  alias, 1 drivers
v0x7f9381c2aa60_0 .net "sum", 4 0, L_0x7f9381c2baa0;  alias, 1 drivers
L_0x7f9381c2b330 .concat [ 4 1 0 0], v0x7f9381c2aba0_0, L_0x7f9383163008;
L_0x7f9381c2b470 .concat [ 4 1 0 0], v0x7f9381c2ac30_0, L_0x7f9383163050;
L_0x7f9381c2b5b0 .arith/sum 5, L_0x7f9381c2b330, L_0x7f9381c2b470;
L_0x7f9381c2b6f0 .concat [ 4 1 0 0], v0x7f9381c2acc0_0, L_0x7f9383163098;
L_0x7f9381c2b810 .arith/sum 5, L_0x7f9381c2b5b0, L_0x7f9381c2b6f0;
L_0x7f9381c2b980 .concat [ 4 1 0 0], v0x7f9381c2af90_0, L_0x7f93831630e0;
L_0x7f9381c2baa0 .arith/sum 5, L_0x7f9381c2b810, L_0x7f9381c2b980;
    .scope S_0x7f9381c074c0;
T_0 ;
    %delay 5000, 0;
    %load/vec4 v0x7f9381c2ad90_0;
    %inv;
    %store/vec4 v0x7f9381c2ad90_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f9381c074c0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x7f9381c2b0e0_0;
    %inv;
    %store/vec4 v0x7f9381c2b0e0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9381c074c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9381c2ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9381c2b0e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9381c2aba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9381c2ac30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9381c2acc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9381c2af90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9381c2b2a0_0, 0;
    %vpi_call 2 29 "$dumpfile", "add2.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f9381c074c0;
T_3 ;
    %wait E_0x7f9381c14dd0;
    %load/vec4 v0x7f9381c2b0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f9381c2aba0_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.2, 5;
    %load/vec4 v0x7f9381c2aba0_0;
    %addi 5, 0, 4;
    %assign/vec4 v0x7f9381c2aba0_0, 0;
    %load/vec4 v0x7f9381c2b2a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7f9381c2b2a0_0, 0;
T_3.2 ;
    %load/vec4 v0x7f9381c2aba0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7f9381c2ac30_0;
    %addi 5, 0, 4;
    %assign/vec4 v0x7f9381c2ac30_0, 0;
T_3.4 ;
    %load/vec4 v0x7f9381c2aba0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9381c2ac30_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x7f9381c2acc0_0;
    %addi 5, 0, 4;
    %assign/vec4 v0x7f9381c2acc0_0, 0;
T_3.6 ;
    %load/vec4 v0x7f9381c2aba0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9381c2ac30_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f9381c2acc0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x7f9381c2af90_0;
    %addi 5, 0, 4;
    %assign/vec4 v0x7f9381c2af90_0, 0;
T_3.8 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f9381c2aba0_0;
    %pad/u 6;
    %load/vec4 v0x7f9381c2ac30_0;
    %pad/u 6;
    %add;
    %load/vec4 v0x7f9381c2acc0_0;
    %pad/u 6;
    %add;
    %load/vec4 v0x7f9381c2af90_0;
    %pad/u 6;
    %add;
    %split/vec4 5;
    %store/vec4 v0x7f9381c2aef0_0, 0, 5;
    %store/vec4 v0x7f9381c2ae20_0, 0, 1;
    %load/vec4 v0x7f9381c2b030_0;
    %load/vec4 v0x7f9381c2b1f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9381c2ae20_0;
    %load/vec4 v0x7f9381c2aef0_0;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %jmp/0xz  T_3.10, 4;
    %vpi_call 2 53 "$display", "Test %d ", v0x7f9381c2b2a0_0 {0 0 0};
    %vpi_call 2 54 "$display", "CORRECT! No overflow." {0 0 0};
    %vpi_call 2 55 "$display", "%d + %d + %d + %d = ?", v0x7f9381c2aba0_0, v0x7f9381c2ac30_0, v0x7f9381c2acc0_0, v0x7f9381c2af90_0 {0 0 0};
    %vpi_call 2 56 "$display", "your answer: ov = %d, sum = %d", v0x7f9381c2b030_0, v0x7f9381c2b1f0_0 {0 0 0};
    %vpi_call 2 57 "$display", "correct answer: ov = %d, sum = %d", v0x7f9381c2b030_0, v0x7f9381c2b1f0_0 {0 0 0};
    %vpi_call 2 58 "$display", "\012" {0 0 0};
    %jmp T_3.11;
T_3.10 ;
    %vpi_call 2 61 "$display", "Test %d ", v0x7f9381c2b2a0_0 {0 0 0};
    %vpi_call 2 62 "$display", "///////////////////////" {0 0 0};
    %vpi_call 2 63 "$display", "//////// Fail! ////////" {0 0 0};
    %vpi_call 2 64 "$display", "/// Occur Overflow! ///" {0 0 0};
    %vpi_call 2 65 "$display", "///////////////////////" {0 0 0};
    %vpi_call 2 66 "$display", "%d + %d + %d + %d = ?", v0x7f9381c2aba0_0, v0x7f9381c2ac30_0, v0x7f9381c2acc0_0, v0x7f9381c2af90_0 {0 0 0};
    %vpi_call 2 67 "$display", "your answer: ov = %d, sum = %d", v0x7f9381c2b030_0, v0x7f9381c2b1f0_0 {0 0 0};
    %vpi_call 2 68 "$display", "correct answer: ov = %d, sum = %d", v0x7f9381c2ae20_0, v0x7f9381c2aef0_0 {0 0 0};
    %vpi_call 2 69 "$display", "\012" {0 0 0};
T_3.11 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9381c074c0;
T_4 ;
    %delay 131075000, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_add2.v";
    "add2.v";
