

================================================================
== Vivado HLS Report for 'I_calc'
================================================================
* Date:           Thu Jan  9 23:44:28 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        solution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.76|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |  115|  50245001|  115|  50245001|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |                            |                 |  Latency  |  Interval | Pipeline|
        |          Instance          |      Module     | min | max | min | max |   Type  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_getTotalCurrent_fu_357  |getTotalCurrent  |   21|   21|   21|   21|   none  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+-----+----------+-------------+-----------+-----------+----------+----------+
        |                         |     Latency    |  Iteration  |  Initiation Interval  |   Trip   |          |
        |        Loop Name        | min |    max   |   Latency   |  achieved |   target  |   Count  | Pipelined|
        +-------------------------+-----+----------+-------------+-----------+-----------+----------+----------+
        |- RowOfBlocks_Loop       |  114|  50245000| 114 ~ 20098 |          -|          -| 1 ~ 2500 |    no    |
        | + Blocks_Loop           |   17|     20001|           18|          8|          1| 1 ~ 2499 |    yes   |
        | + getTotalCurrent_Loop  |   92|        92|           23|          -|          -|         4|    no    |
        +-------------------------+-----+----------+-------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     79|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     27|    2552|   3321|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    876|
|Register         |        -|      -|     952|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        4|     27|    3504|   4277|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|     12|       3|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+------+------+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+----------------------+---------+-------+------+------+
    |GapJunctionIP_fadvdy_x_U201  |GapJunctionIP_fadvdy  |        0|      2|   296|   438|
    |grp_getTotalCurrent_fu_357   |getTotalCurrent       |        0|     25|  2256|  2883|
    +-----------------------------+----------------------+---------+-------+------+------+
    |Total                        |                      |        0|     27|  2552|  3321|
    +-----------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+---+----+------+-----+------+-------------+
    |F_temp_data_U  |I_calc_F_temp_data  |        2|  0|   0|     4|   32|     1|          128|
    |V_temp_data_U  |I_calc_F_temp_data  |        2|  0|   0|     4|   32|     1|          128|
    +---------------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                    |        4|  0|   0|     8|   64|     2|          256|
    +---------------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |RowOfBlocks_V_1_fu_393_p2  |     +    |      0|  0|  26|          26|           1|
    |block_fu_408_p2            |     +    |      0|  0|  26|          26|           1|
    |row_fu_452_p2              |     +    |      0|  0|   3|           3|           1|
    |F_acc_V_data_00_status     |    and   |      0|  0|   1|           1|           1|
    |V_acc_V_data_00_status     |    and   |      0|  0|   1|           1|           1|
    |exitcond_i_i_fu_446_p2     |   icmp   |      0|  0|   2|           3|           4|
    |tmp_35_i_i_fu_403_p2       |   icmp   |      0|  0|   9|          27|          27|
    |tmp_i_i_fu_388_p2          |   icmp   |      0|  0|   9|          27|          27|
    |ap_condition_135           |    or    |      0|  0|   1|           1|           1|
    |ap_condition_188           |    or    |      0|  0|   1|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  79|         116|          65|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |F_acc_V_data_0_blk_n                  |   1|          2|    1|          2|
    |F_acc_V_data_1_blk_n                  |   1|          2|    1|          2|
    |F_acc_V_data_2_blk_n                  |   1|          2|    1|          2|
    |F_acc_V_data_3_blk_n                  |   1|          2|    1|          2|
    |F_temp_data_address0                  |   2|          6|    2|         12|
    |F_temp_data_address1                  |   2|          5|    2|         10|
    |F_temp_data_ce0                       |   1|          3|    1|          3|
    |F_temp_data_d0                        |  32|          4|   32|        128|
    |F_temp_data_d1                        |  32|          4|   32|        128|
    |F_temp_data_i_i_load_1_phi_fu_302_p4  |  32|          2|   32|         64|
    |F_temp_data_i_i_load_1_reg_298        |  32|          2|   32|         64|
    |F_temp_data_i_i_load_2_phi_fu_278_p4  |  32|          2|   32|         64|
    |F_temp_data_i_i_load_2_reg_274        |  32|          2|   32|         64|
    |F_temp_data_i_i_load_3_phi_fu_254_p4  |  32|          2|   32|         64|
    |F_temp_data_i_i_load_3_reg_250        |  32|          2|   32|         64|
    |F_temp_data_i_i_load_phi_fu_326_p4    |  32|          2|   32|         64|
    |F_temp_data_i_i_load_reg_322          |  32|          2|   32|         64|
    |RowOfBlocks_V_reg_226                 |  26|          2|   26|         52|
    |V_acc_V_data_0_blk_n                  |   1|          2|    1|          2|
    |V_acc_V_data_1_blk_n                  |   1|          2|    1|          2|
    |V_acc_V_data_2_blk_n                  |   1|          2|    1|          2|
    |V_acc_V_data_3_blk_n                  |   1|          2|    1|          2|
    |V_temp_data_address0                  |   2|          6|    2|         12|
    |V_temp_data_address1                  |   2|          5|    2|         10|
    |V_temp_data_ce0                       |   1|          3|    1|          3|
    |V_temp_data_d0                        |  32|          4|   32|        128|
    |V_temp_data_d1                        |  32|          4|   32|        128|
    |V_temp_data_i_i_load_1_phi_fu_290_p4  |  32|          2|   32|         64|
    |V_temp_data_i_i_load_1_reg_286        |  32|          2|   32|         64|
    |V_temp_data_i_i_load_2_phi_fu_266_p4  |  32|          2|   32|         64|
    |V_temp_data_i_i_load_2_reg_262        |  32|          2|   32|         64|
    |V_temp_data_i_i_load_3_phi_fu_242_p4  |  32|          2|   32|         64|
    |V_temp_data_i_i_load_3_reg_238        |  32|          2|   32|         64|
    |V_temp_data_i_i_load_phi_fu_314_p4    |  32|          2|   32|         64|
    |V_temp_data_i_i_load_reg_310          |  32|          2|   32|         64|
    |ap_NS_fsm                             |   6|         15|    1|         15|
    |ap_enable_reg_pp0_iter2               |   1|          2|    1|          2|
    |block_i_i_phi_fu_338_p4               |  26|          2|   26|         52|
    |block_i_i_reg_334                     |  26|          2|   26|         52|
    |grp_fu_372_p0                         |  64|          9|   32|        288|
    |grp_fu_372_p1                         |  64|          9|   32|        288|
    |simConfig_BLOCK_NUMBERS_V_blk_n       |   1|          2|    1|          2|
    |simConfig_rowsToSimu_blk_n            |   1|          2|    1|          2|
    |val_assign_reg_345                    |   3|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 876|        139|  807|       2361|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |F_temp_data_i_i_load_1_reg_298              |  32|   0|   32|          0|
    |F_temp_data_i_i_load_2_reg_274              |  32|   0|   32|          0|
    |F_temp_data_i_i_load_3_reg_250              |  32|   0|   32|          0|
    |F_temp_data_i_i_load_reg_322                |  32|   0|   32|          0|
    |RowOfBlocks_V_1_reg_520                     |  26|   0|   26|          0|
    |RowOfBlocks_V_reg_226                       |  26|   0|   26|          0|
    |V_temp_data_i_i_load_1_reg_286              |  32|   0|   32|          0|
    |V_temp_data_i_i_load_2_reg_262              |  32|   0|   32|          0|
    |V_temp_data_i_i_load_3_reg_238              |  32|   0|   32|          0|
    |V_temp_data_i_i_load_reg_310                |  32|   0|   32|          0|
    |ap_CS_fsm                                   |  14|   0|   14|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_reg_grp_getTotalCurrent_fu_357_ap_start  |   1|   0|    1|          0|
    |block_i_i_reg_334                           |  26|   0|   26|          0|
    |block_reg_529                               |  26|   0|   26|          0|
    |row_reg_625                                 |   3|   0|    3|          0|
    |simConfig_BLOCK_NUMB_reg_458                |  27|   0|   27|          0|
    |simConfig_rowsToSimu_8_reg_463              |  27|   0|   27|          0|
    |tmp_35_i_i_reg_525                          |   1|   0|    1|          0|
    |tmp_53_1_i_i_reg_586                        |  32|   0|   32|          0|
    |tmp_53_2_i_i_reg_598                        |  32|   0|   32|          0|
    |tmp_53_3_i_i_reg_610                        |  32|   0|   32|          0|
    |tmp_53_i_i_reg_574                          |  32|   0|   32|          0|
    |tmp_54_1_i_i_reg_592                        |  32|   0|   32|          0|
    |tmp_54_2_i_i_reg_604                        |  32|   0|   32|          0|
    |tmp_54_3_i_i_reg_616                        |  32|   0|   32|          0|
    |tmp_54_i_i_reg_580                          |  32|   0|   32|          0|
    |tmp_data_0_9_reg_554                        |  32|   0|   32|          0|
    |tmp_data_0_reg_534                          |  32|   0|   32|          0|
    |tmp_data_1_9_reg_559                        |  32|   0|   32|          0|
    |tmp_data_1_reg_539                          |  32|   0|   32|          0|
    |tmp_data_2_9_reg_564                        |  32|   0|   32|          0|
    |tmp_data_2_reg_544                          |  32|   0|   32|          0|
    |tmp_data_3_9_reg_569                        |  32|   0|   32|          0|
    |tmp_data_3_reg_549                          |  32|   0|   32|          0|
    |val_assign_reg_345                          |   3|   0|    3|          0|
    |tmp_35_i_i_reg_525                          |   0|   1|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 952|   1|  953|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                             |  in |    1| ap_ctrl_hs |           I_calc          | return value |
|ap_rst                             |  in |    1| ap_ctrl_hs |           I_calc          | return value |
|ap_start                           |  in |    1| ap_ctrl_hs |           I_calc          | return value |
|ap_done                            | out |    1| ap_ctrl_hs |           I_calc          | return value |
|ap_continue                        |  in |    1| ap_ctrl_hs |           I_calc          | return value |
|ap_idle                            | out |    1| ap_ctrl_hs |           I_calc          | return value |
|ap_ready                           | out |    1| ap_ctrl_hs |           I_calc          | return value |
|output_r_TDATA                     | out |   32|    axis    |          I_V_data         |    pointer   |
|output_r_TVALID                    | out |    1|    axis    |        I_V_tlast_V        |    pointer   |
|output_r_TREADY                    |  in |    1|    axis    |        I_V_tlast_V        |    pointer   |
|output_r_TLAST                     | out |    1|    axis    |        I_V_tlast_V        |    pointer   |
|simConfig_rowsToSimu_dout          |  in |   27|   ap_fifo  |    simConfig_rowsToSimu   |    pointer   |
|simConfig_rowsToSimu_empty_n       |  in |    1|   ap_fifo  |    simConfig_rowsToSimu   |    pointer   |
|simConfig_rowsToSimu_read          | out |    1|   ap_fifo  |    simConfig_rowsToSimu   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_dout     |  in |   27|   ap_fifo  | simConfig_BLOCK_NUMBERS_V |    pointer   |
|simConfig_BLOCK_NUMBERS_V_empty_n  |  in |    1|   ap_fifo  | simConfig_BLOCK_NUMBERS_V |    pointer   |
|simConfig_BLOCK_NUMBERS_V_read     | out |    1|   ap_fifo  | simConfig_BLOCK_NUMBERS_V |    pointer   |
|F_acc_V_data_0_dout                |  in |   32|   ap_fifo  |       F_acc_V_data_0      |    pointer   |
|F_acc_V_data_0_empty_n             |  in |    1|   ap_fifo  |       F_acc_V_data_0      |    pointer   |
|F_acc_V_data_0_read                | out |    1|   ap_fifo  |       F_acc_V_data_0      |    pointer   |
|F_acc_V_data_1_dout                |  in |   32|   ap_fifo  |       F_acc_V_data_1      |    pointer   |
|F_acc_V_data_1_empty_n             |  in |    1|   ap_fifo  |       F_acc_V_data_1      |    pointer   |
|F_acc_V_data_1_read                | out |    1|   ap_fifo  |       F_acc_V_data_1      |    pointer   |
|F_acc_V_data_2_dout                |  in |   32|   ap_fifo  |       F_acc_V_data_2      |    pointer   |
|F_acc_V_data_2_empty_n             |  in |    1|   ap_fifo  |       F_acc_V_data_2      |    pointer   |
|F_acc_V_data_2_read                | out |    1|   ap_fifo  |       F_acc_V_data_2      |    pointer   |
|F_acc_V_data_3_dout                |  in |   32|   ap_fifo  |       F_acc_V_data_3      |    pointer   |
|F_acc_V_data_3_empty_n             |  in |    1|   ap_fifo  |       F_acc_V_data_3      |    pointer   |
|F_acc_V_data_3_read                | out |    1|   ap_fifo  |       F_acc_V_data_3      |    pointer   |
|V_acc_V_data_0_dout                |  in |   32|   ap_fifo  |       V_acc_V_data_0      |    pointer   |
|V_acc_V_data_0_empty_n             |  in |    1|   ap_fifo  |       V_acc_V_data_0      |    pointer   |
|V_acc_V_data_0_read                | out |    1|   ap_fifo  |       V_acc_V_data_0      |    pointer   |
|V_acc_V_data_1_dout                |  in |   32|   ap_fifo  |       V_acc_V_data_1      |    pointer   |
|V_acc_V_data_1_empty_n             |  in |    1|   ap_fifo  |       V_acc_V_data_1      |    pointer   |
|V_acc_V_data_1_read                | out |    1|   ap_fifo  |       V_acc_V_data_1      |    pointer   |
|V_acc_V_data_2_dout                |  in |   32|   ap_fifo  |       V_acc_V_data_2      |    pointer   |
|V_acc_V_data_2_empty_n             |  in |    1|   ap_fifo  |       V_acc_V_data_2      |    pointer   |
|V_acc_V_data_2_read                | out |    1|   ap_fifo  |       V_acc_V_data_2      |    pointer   |
|V_acc_V_data_3_dout                |  in |   32|   ap_fifo  |       V_acc_V_data_3      |    pointer   |
|V_acc_V_data_3_empty_n             |  in |    1|   ap_fifo  |       V_acc_V_data_3      |    pointer   |
|V_acc_V_data_3_read                | out |    1|   ap_fifo  |       V_acc_V_data_3      |    pointer   |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+

