ModuleName LEA_FullSub
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 26
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 240 ,X2: 264 ,Y2: 240
Edge X1: 200 ,Y1: 184 ,X2: 200 ,Y2: 240
Edge X1: 264 ,Y1: 216 ,X2: 264 ,Y2: 240
Edge X1: 264 ,Y1: 216 ,X2: 312 ,Y2: 216
Edge X1: 192 ,Y1: 184 ,X2: 200 ,Y2: 184
Edge X1: 200 ,Y1: 184 ,X2: 264 ,Y2: 184
Edge X1: 264 ,Y1: 176 ,X2: 264 ,Y2: 184
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 280 ,Y1: 200 ,X2: 312 ,Y2: 200
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 192 ,Y1: 160 ,X2: 224 ,Y2: 160
Edge X1: 224 ,Y1: 160 ,X2: 264 ,Y2: 160
Edge X1: 224 ,Y1: 160 ,X2: 224 ,Y2: 200
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 328 ,Y1: 152 ,X2: 328 ,Y2: 168
Edge X1: 328 ,Y1: 152 ,X2: 392 ,Y2: 152
Edge X1: 392 ,Y1: 152 ,X2: 400 ,Y2: 152
Edge X1: 392 ,Y1: 152 ,X2: 392 ,Y2: 192
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 376 ,Y1: 176 ,X2: 480 ,Y2: 176
Edge X1: 376 ,Y1: 136 ,X2: 376 ,Y2: 176
Edge X1: 192 ,Y1: 136 ,X2: 376 ,Y2: 136
Edge X1: 376 ,Y1: 136 ,X2: 400 ,Y2: 136
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 448 ,Y1: 192 ,X2: 480 ,Y2: 192
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 544 ,Y1: 184 ,X2: 560 ,Y2: 184
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 560 ,Y1: 200 ,X2: 560 ,Y2: 208
Edge X1: 376 ,Y1: 208 ,X2: 560 ,Y2: 208
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 464 ,Y1: 144 ,X2: 592 ,Y2: 144
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 624 ,Y1: 192 ,X2: 648 ,Y2: 192
End
Branches
End
End
Ports
Port Left: 192 Top: 160 ,Orientation: 0
Portname: A ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 192 Top: 184 ,Orientation: 0
Portname: B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 192 Top: 136 ,Orientation: 0
Portname: Bin ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 592 Top: 144 ,Orientation: 0
Portname: D ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 648 Top: 192 ,Orientation: 0
Portname: Bout ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 264 Top: 152
Name: s0
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 312 Top: 192
Name: s1
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 224 Top: 192
Name: s2
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 400 Top: 128
Name: s3
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 480 Top: 168
Name: s4
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 392 Top: 184
Name: s5
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 560 Top: 176
Name: s6
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
End
Texts
End
Links
End
