#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May  6 14:05:04 2025
# Process ID         : 6768
# Current directory  : E:/lab_ini_2/project_ini_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent5092 E:\lab_ini_2\project_ini_1\project_ini_1.xpr
# Log file           : E:/lab_ini_2/project_ini_1/vivado.log
# Journal file       : E:/lab_ini_2/project_ini_1\vivado.jou
# Running On         : vj5PC14
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19042
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12600
# CPU Frequency      : 3302 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16853 MB
# Swap memory        : 1342 MB
# Total Virtual      : 18195 MB
# Available Virtual  : 14532 MB
#-----------------------------------------------------------
start_gui
open_project E:/lab_ini_2/project_ini_1/project_ini_1.xpr
open_project E:/lab11/project_11/project_11.xpr
update_compile_order -fileset sources_1
current_project project_ini_1
open_bd_design {E:/lab_ini_2/design_int_1/design_int_1.bd}
update_compile_order -fileset sources_1
current_project project_11
open_bd_design {E:/lab11/design_11/design_11.bd}
current_project project_ini_1
open_bd_design {E:/lab_ini_2/design_int_1/design_int_1.bd}
set_property location {6.5 2295 265} [get_bd_cells adpt_out_0]
current_project project_11
current_project project_ini_1
current_project project_11
close_project
open_project E:/lab12_/project_12_/project_12_.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/lab12_/design_12_2/design_12_2.bd}
create_bd_cell -type module -reference mux2_1_1bits mux2_1_1bits_0
delete_bd_objs [get_bd_cells mux2_1_1bits_0]
create_bd_cell -type module -reference mux2_1_1bits mux2_1_1bits_0
create_bd_cell -type module -reference TRI TRI_0
delete_bd_objs [get_bd_cells TRI_0]
delete_bd_objs [get_bd_cells mux2_1_1bits_0]
create_bd_cell -type module -reference mux2_1_1bits mux2_1_1bits_0
connect_bd_net [get_bd_pins mux2_1_1bits_0/sel] [get_bd_pins adpt_in_0/addr_10]
delete_bd_objs [get_bd_nets adpt_in_0_wren]
connect_bd_net [get_bd_pins adpt_in_0/wren] [get_bd_pins mux2_1_1bits_0/data0]
create_bd_cell -type module -reference mux2_1_1bits mux2_1_1bits_1
connect_bd_net [get_bd_pins mux2_1_1bits_1/data1] [get_bd_pins adpt_in_0/wren]
connect_bd_net [get_bd_pins mux2_1_1bits_1/sel] [get_bd_pins adpt_in_0/addr_10]
connect_bd_net [get_bd_pins mux2_1_1bits_0/q] [get_bd_pins ram_dp1_1Kx4_0/wren]
connect_bd_net [get_bd_pins mux2_1_1bits_1/q] [get_bd_pins ram_dp1_1Kx4_1/wren]
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
set_property CONFIG.CONST_VAL {0} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins mux2_1_1bits_0/data1] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins mux2_1_1bits_1/data0] [get_bd_pins xlconstant_0/dout]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
open_run impl_1
current_project project_ini_1
close_project
open_project E:/lab_ini_1/project_ini_1/project_ini_1.xpr
update_compile_order -fileset sources_1
current_project project_12_
open_bd_design {E:/lab12_/design_12_2/design_12_2.bd}
current_project project_ini_1
close_project
close_project
open_project E:/lab13/project_13/project_13.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/lab13/design_13/design_13.bd}
connect_bd_net [get_bd_pins adpt_out_0/addr_pc] [get_bd_pins addr_adpt_0/addr_pc]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_project
open_project E:/lab14/project_14/project_14.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/lab14/design_14/design_14.bd}
