// Seed: 2778338002
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2,
    output id_3,
    input id_4
);
  type_20(
      1, {(id_0), 1, id_1, &1}, id_2, {1'b0{1}}, 1, 1'b0, 1 / 1
  );
  reg id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  logic id_16;
  logic id_17 = 1;
  always id_5 <= id_9;
endmodule
