-- all messages logged in file hdlparser.log
-- Analyzing Verilog file 'C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/enact/Projects/Fipsy-FPGA-edu/FipsyBaseline_DiamondProject/FipsyV2_X02-1200/Source/Fipsy_Top.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/enact/Projects/Fipsy-FPGA-edu/FipsyBaseline_DiamondProject/FipsyV2_X02-1200/Source/AppModules/FreqDiv20Bit.v' (VERI-1482)
