--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf nexys3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 520661 paths analyzed, 7961 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.891ns.
--------------------------------------------------------------------------------

Paths for end point cpu_module/instruction_execute/ex_mem_alu_out_21 (SLICE_X33Y47.B6), 3966 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_module/instruction_decode/id_ex_rt_3 (FF)
  Destination:          cpu_module/instruction_execute/ex_mem_alu_out_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.877ns (Levels of Logic = 7)
  Clock Path Skew:      0.021ns (0.289 - 0.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_module/instruction_decode/id_ex_rt_3 to cpu_module/instruction_execute/ex_mem_alu_out_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y40.CQ      Tcko                  0.391   cpu_module/instruction_decode/id_ex_rt<3>
                                                       cpu_module/instruction_decode/id_ex_rt_3
    SLICE_X28Y38.B2      net (fanout=12)       1.086   cpu_module/instruction_decode/id_ex_rt<3>
    SLICE_X28Y38.B       Tilo                  0.205   N64
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb3
    SLICE_X28Y37.D6      net (fanout=3)        0.289   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb4
    SLICE_X28Y37.D       Tilo                  0.205   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7_1
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7_2
    SLICE_X25Y44.C3      net (fanout=15)       1.163   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7_1
    SLICE_X25Y44.C       Tilo                  0.259   cpu_module/instruction_execute/alu_src_b<21>
                                                       cpu_module/instruction_execute/Mmux_alu_src_b141
    SLICE_X35Y38.B4      net (fanout=17)       2.497   cpu_module/instruction_execute/alu_src_b<21>
    SLICE_X35Y38.B       Tilo                  0.259   N380
                                                       cpu_module/instruction_execute/CPU_ALU/Sh211
    SLICE_X35Y37.D2      net (fanout=7)        1.523   cpu_module/instruction_execute/CPU_ALU/Sh21
    SLICE_X35Y37.D       Tilo                  0.259   N381
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out143412_SW2
    SLICE_X33Y47.A6      net (fanout=1)        1.042   N381
    SLICE_X33Y47.A       Tilo                  0.259   cpu_module/instruction_execute/ex_mem_alu_out<21>
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT146
    SLICE_X33Y47.B6      net (fanout=1)        0.118   cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT146
    SLICE_X33Y47.CLK     Tas                   0.322   cpu_module/instruction_execute/ex_mem_alu_out<21>
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT147
                                                       cpu_module/instruction_execute/ex_mem_alu_out_21
    -------------------------------------------------  ---------------------------
    Total                                      9.877ns (2.159ns logic, 7.718ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_module/instruction_decode/id_ex_rt_1 (FF)
  Destination:          cpu_module/instruction_execute/ex_mem_alu_out_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.845ns (Levels of Logic = 7)
  Clock Path Skew:      0.021ns (0.289 - 0.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_module/instruction_decode/id_ex_rt_1 to cpu_module/instruction_execute/ex_mem_alu_out_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y40.BQ      Tcko                  0.391   cpu_module/instruction_decode/id_ex_rt<3>
                                                       cpu_module/instruction_decode/id_ex_rt_1
    SLICE_X29Y39.D2      net (fanout=7)        0.680   cpu_module/instruction_decode/id_ex_rt<1>
    SLICE_X29Y39.D       Tilo                  0.259   cpu_module/instruction_mem/mem_wb_rd_2_2
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb1
    SLICE_X28Y37.D3      net (fanout=3)        0.609   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb1
    SLICE_X28Y37.D       Tilo                  0.205   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7_1
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7_2
    SLICE_X25Y44.C3      net (fanout=15)       1.163   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7_1
    SLICE_X25Y44.C       Tilo                  0.259   cpu_module/instruction_execute/alu_src_b<21>
                                                       cpu_module/instruction_execute/Mmux_alu_src_b141
    SLICE_X35Y38.B4      net (fanout=17)       2.497   cpu_module/instruction_execute/alu_src_b<21>
    SLICE_X35Y38.B       Tilo                  0.259   N380
                                                       cpu_module/instruction_execute/CPU_ALU/Sh211
    SLICE_X35Y37.D2      net (fanout=7)        1.523   cpu_module/instruction_execute/CPU_ALU/Sh21
    SLICE_X35Y37.D       Tilo                  0.259   N381
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out143412_SW2
    SLICE_X33Y47.A6      net (fanout=1)        1.042   N381
    SLICE_X33Y47.A       Tilo                  0.259   cpu_module/instruction_execute/ex_mem_alu_out<21>
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT146
    SLICE_X33Y47.B6      net (fanout=1)        0.118   cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT146
    SLICE_X33Y47.CLK     Tas                   0.322   cpu_module/instruction_execute/ex_mem_alu_out<21>
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT147
                                                       cpu_module/instruction_execute/ex_mem_alu_out_21
    -------------------------------------------------  ---------------------------
    Total                                      9.845ns (2.213ns logic, 7.632ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_module/instruction_mem/mem_wb_rd_4_2 (FF)
  Destination:          cpu_module/instruction_execute/ex_mem_alu_out_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.790ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_module/instruction_mem/mem_wb_rd_4_2 to cpu_module/instruction_execute/ex_mem_alu_out_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y41.BQ      Tcko                  0.391   cpu_module/instruction_mem/mem_wb_rd_4_2
                                                       cpu_module/instruction_mem/mem_wb_rd_4_2
    SLICE_X28Y38.D1      net (fanout=2)        0.888   cpu_module/instruction_mem/mem_wb_rd_4_2
    SLICE_X28Y38.D       Tilo                  0.205   N64
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7_SW0
    SLICE_X28Y37.D4      net (fanout=3)        0.400   N64
    SLICE_X28Y37.D       Tilo                  0.205   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7_1
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7_2
    SLICE_X25Y44.C3      net (fanout=15)       1.163   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7_1
    SLICE_X25Y44.C       Tilo                  0.259   cpu_module/instruction_execute/alu_src_b<21>
                                                       cpu_module/instruction_execute/Mmux_alu_src_b141
    SLICE_X35Y38.B4      net (fanout=17)       2.497   cpu_module/instruction_execute/alu_src_b<21>
    SLICE_X35Y38.B       Tilo                  0.259   N380
                                                       cpu_module/instruction_execute/CPU_ALU/Sh211
    SLICE_X35Y37.D2      net (fanout=7)        1.523   cpu_module/instruction_execute/CPU_ALU/Sh21
    SLICE_X35Y37.D       Tilo                  0.259   N381
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out143412_SW2
    SLICE_X33Y47.A6      net (fanout=1)        1.042   N381
    SLICE_X33Y47.A       Tilo                  0.259   cpu_module/instruction_execute/ex_mem_alu_out<21>
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT146
    SLICE_X33Y47.B6      net (fanout=1)        0.118   cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT146
    SLICE_X33Y47.CLK     Tas                   0.322   cpu_module/instruction_execute/ex_mem_alu_out<21>
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT147
                                                       cpu_module/instruction_execute/ex_mem_alu_out_21
    -------------------------------------------------  ---------------------------
    Total                                      9.790ns (2.159ns logic, 7.631ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point cpu_module/instruction_execute/ex_mem_alu_out_31 (SLICE_X26Y47.A2), 13427 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_module/instruction_mem/mem_wb_rd_4_1 (FF)
  Destination:          cpu_module/instruction_execute/ex_mem_alu_out_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.825ns (Levels of Logic = 13)
  Clock Path Skew:      -0.022ns (0.267 - 0.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_module/instruction_mem/mem_wb_rd_4_1 to cpu_module/instruction_execute/ex_mem_alu_out_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y41.AQ      Tcko                  0.391   cpu_module/instruction_mem/mem_wb_rd_4_2
                                                       cpu_module/instruction_mem/mem_wb_rd_4_1
    SLICE_X33Y42.D3      net (fanout=2)        0.945   cpu_module/instruction_mem/mem_wb_rd_4_1
    SLICE_X33Y42.D       Tilo                  0.259   N70
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_a_from_wb7_SW0
    SLICE_X31Y40.A2      net (fanout=3)        0.824   N70
    SLICE_X31Y40.A       Tilo                  0.259   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_a_from_wb
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_a_from_wb7_2
    SLICE_X24Y44.B3      net (fanout=5)        1.235   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_a_from_wb71
    SLICE_X24Y44.B       Tilo                  0.205   cpu_module/instruction_execute/alu_src_a<3>
                                                       cpu_module/instruction_execute/alu_src_a<3>1
    SLICE_X32Y37.D2      net (fanout=103)      2.114   cpu_module/instruction_execute/alu_src_a<3>
    SLICE_X32Y37.COUT    Topcyd                0.281   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<3>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_A261
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<3>
    SLICE_X32Y38.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<3>
    SLICE_X32Y38.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<7>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<7>
    SLICE_X32Y39.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<7>
    SLICE_X32Y39.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<11>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<11>
    SLICE_X32Y40.CIN     net (fanout=1)        0.082   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<11>
    SLICE_X32Y40.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<15>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<15>
    SLICE_X32Y41.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<15>
    SLICE_X32Y41.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<19>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<19>
    SLICE_X32Y42.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<19>
    SLICE_X32Y42.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<23>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<23>
    SLICE_X32Y43.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<23>
    SLICE_X32Y43.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<27>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<27>
    SLICE_X32Y44.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<27>
    SLICE_X32Y44.DMUX    Tcind                 0.272   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_split<31>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_xor<31>
    SLICE_X26Y47.C1      net (fanout=4)        1.210   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_split<31>
    SLICE_X26Y47.CMUX    Tilo                  0.361   cpu_module/instruction_execute/ex_mem_alu_out<31>
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT254_SW0_G
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT254_SW0
    SLICE_X26Y47.A2      net (fanout=1)        0.624   N448
    SLICE_X26Y47.CLK     Tas                   0.289   cpu_module/instruction_execute/ex_mem_alu_out<31>
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT255
                                                       cpu_module/instruction_execute/ex_mem_alu_out_31
    -------------------------------------------------  ---------------------------
    Total                                      9.825ns (2.773ns logic, 7.052ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_module/instruction_mem/mem_wb_rd_4_1 (FF)
  Destination:          cpu_module/instruction_execute/ex_mem_alu_out_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.804ns (Levels of Logic = 13)
  Clock Path Skew:      -0.022ns (0.267 - 0.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_module/instruction_mem/mem_wb_rd_4_1 to cpu_module/instruction_execute/ex_mem_alu_out_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y41.AQ      Tcko                  0.391   cpu_module/instruction_mem/mem_wb_rd_4_2
                                                       cpu_module/instruction_mem/mem_wb_rd_4_1
    SLICE_X33Y42.D3      net (fanout=2)        0.945   cpu_module/instruction_mem/mem_wb_rd_4_1
    SLICE_X33Y42.D       Tilo                  0.259   N70
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_a_from_wb7_SW0
    SLICE_X31Y40.A2      net (fanout=3)        0.824   N70
    SLICE_X31Y40.A       Tilo                  0.259   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_a_from_wb
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_a_from_wb7_2
    SLICE_X24Y44.B3      net (fanout=5)        1.235   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_a_from_wb71
    SLICE_X24Y44.B       Tilo                  0.205   cpu_module/instruction_execute/alu_src_a<3>
                                                       cpu_module/instruction_execute/alu_src_a<3>1
    SLICE_X32Y37.D2      net (fanout=103)      2.114   cpu_module/instruction_execute/alu_src_a<3>
    SLICE_X32Y37.COUT    Topcyd                0.260   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<3>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_lut<3>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<3>
    SLICE_X32Y38.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<3>
    SLICE_X32Y38.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<7>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<7>
    SLICE_X32Y39.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<7>
    SLICE_X32Y39.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<11>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<11>
    SLICE_X32Y40.CIN     net (fanout=1)        0.082   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<11>
    SLICE_X32Y40.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<15>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<15>
    SLICE_X32Y41.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<15>
    SLICE_X32Y41.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<19>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<19>
    SLICE_X32Y42.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<19>
    SLICE_X32Y42.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<23>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<23>
    SLICE_X32Y43.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<23>
    SLICE_X32Y43.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<27>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<27>
    SLICE_X32Y44.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<27>
    SLICE_X32Y44.DMUX    Tcind                 0.272   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_split<31>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_xor<31>
    SLICE_X26Y47.C1      net (fanout=4)        1.210   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_split<31>
    SLICE_X26Y47.CMUX    Tilo                  0.361   cpu_module/instruction_execute/ex_mem_alu_out<31>
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT254_SW0_G
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT254_SW0
    SLICE_X26Y47.A2      net (fanout=1)        0.624   N448
    SLICE_X26Y47.CLK     Tas                   0.289   cpu_module/instruction_execute/ex_mem_alu_out<31>
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT255
                                                       cpu_module/instruction_execute/ex_mem_alu_out_31
    -------------------------------------------------  ---------------------------
    Total                                      9.804ns (2.752ns logic, 7.052ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_module/instruction_mem/mem_wb_ctrl_reg_write (FF)
  Destination:          cpu_module/instruction_execute/ex_mem_alu_out_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.799ns (Levels of Logic = 13)
  Clock Path Skew:      -0.008ns (0.267 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_module/instruction_mem/mem_wb_ctrl_reg_write to cpu_module/instruction_execute/ex_mem_alu_out_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y40.AQ      Tcko                  0.391   cpu_module/instruction_mem/mem_wb_ctrl_reg_write
                                                       cpu_module/instruction_mem/mem_wb_ctrl_reg_write
    SLICE_X33Y42.D4      net (fanout=5)        0.919   cpu_module/instruction_mem/mem_wb_ctrl_reg_write
    SLICE_X33Y42.D       Tilo                  0.259   N70
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_a_from_wb7_SW0
    SLICE_X31Y40.A2      net (fanout=3)        0.824   N70
    SLICE_X31Y40.A       Tilo                  0.259   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_a_from_wb
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_a_from_wb7_2
    SLICE_X24Y44.B3      net (fanout=5)        1.235   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_a_from_wb71
    SLICE_X24Y44.B       Tilo                  0.205   cpu_module/instruction_execute/alu_src_a<3>
                                                       cpu_module/instruction_execute/alu_src_a<3>1
    SLICE_X32Y37.D2      net (fanout=103)      2.114   cpu_module/instruction_execute/alu_src_a<3>
    SLICE_X32Y37.COUT    Topcyd                0.281   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<3>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_A261
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<3>
    SLICE_X32Y38.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<3>
    SLICE_X32Y38.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<7>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<7>
    SLICE_X32Y39.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<7>
    SLICE_X32Y39.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<11>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<11>
    SLICE_X32Y40.CIN     net (fanout=1)        0.082   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<11>
    SLICE_X32Y40.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<15>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<15>
    SLICE_X32Y41.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<15>
    SLICE_X32Y41.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<19>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<19>
    SLICE_X32Y42.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<19>
    SLICE_X32Y42.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<23>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<23>
    SLICE_X32Y43.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<23>
    SLICE_X32Y43.COUT    Tbyp                  0.076   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<27>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<27>
    SLICE_X32Y44.CIN     net (fanout=1)        0.003   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_cy<27>
    SLICE_X32Y44.DMUX    Tcind                 0.272   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_split<31>
                                                       cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_rs_xor<31>
    SLICE_X26Y47.C1      net (fanout=4)        1.210   cpu_module/instruction_execute/CPU_ALU/Mmux_alu_out3_split<31>
    SLICE_X26Y47.CMUX    Tilo                  0.361   cpu_module/instruction_execute/ex_mem_alu_out<31>
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT254_SW0_G
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT254_SW0
    SLICE_X26Y47.A2      net (fanout=1)        0.624   N448
    SLICE_X26Y47.CLK     Tas                   0.289   cpu_module/instruction_execute/ex_mem_alu_out<31>
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT255
                                                       cpu_module/instruction_execute/ex_mem_alu_out_31
    -------------------------------------------------  ---------------------------
    Total                                      9.799ns (2.773ns logic, 7.026ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point cpu_module/instruction_execute/ex_mem_alu_out_26 (SLICE_X28Y45.C1), 2303 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_module/instruction_decode/id_ex_rt_3 (FF)
  Destination:          cpu_module/instruction_execute/ex_mem_alu_out_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.841ns (Levels of Logic = 6)
  Clock Path Skew:      0.004ns (0.272 - 0.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_module/instruction_decode/id_ex_rt_3 to cpu_module/instruction_execute/ex_mem_alu_out_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y40.CQ      Tcko                  0.391   cpu_module/instruction_decode/id_ex_rt<3>
                                                       cpu_module/instruction_decode/id_ex_rt_3
    SLICE_X28Y38.B2      net (fanout=12)       1.086   cpu_module/instruction_decode/id_ex_rt<3>
    SLICE_X28Y38.B       Tilo                  0.205   N64
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb3
    SLICE_X29Y39.C1      net (fanout=3)        0.697   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb4
    SLICE_X29Y39.C       Tilo                  0.259   cpu_module/instruction_mem/mem_wb_rd_2_2
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7_1
    SLICE_X34Y43.A2      net (fanout=17)       2.001   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7
    SLICE_X34Y43.A       Tilo                  0.203   cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT19
                                                       cpu_module/instruction_execute/Mmux_alu_src_b210
    SLICE_X30Y38.A4      net (fanout=16)       1.493   cpu_module/instruction_execute/alu_src_b<10>
    SLICE_X30Y38.A       Tilo                  0.203   cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT154
                                                       cpu_module/instruction_execute/CPU_ALU/Sh1061
    SLICE_X34Y40.C3      net (fanout=5)        1.344   cpu_module/instruction_execute/CPU_ALU/Sh106
    SLICE_X34Y40.CMUX    Tilo                  0.361   N349
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT192_G
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT192
    SLICE_X28Y45.C1      net (fanout=1)        1.257   cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT191
    SLICE_X28Y45.CLK     Tas                   0.341   cpu_module/instruction_execute/ex_mem_alu_out<26>
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT194
                                                       cpu_module/instruction_execute/ex_mem_alu_out_26
    -------------------------------------------------  ---------------------------
    Total                                      9.841ns (1.963ns logic, 7.878ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_module/instruction_mem/mem_wb_rd_4_2 (FF)
  Destination:          cpu_module/instruction_execute/ex_mem_alu_out_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.579ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.272 - 0.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_module/instruction_mem/mem_wb_rd_4_2 to cpu_module/instruction_execute/ex_mem_alu_out_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y41.BQ      Tcko                  0.391   cpu_module/instruction_mem/mem_wb_rd_4_2
                                                       cpu_module/instruction_mem/mem_wb_rd_4_2
    SLICE_X28Y38.D1      net (fanout=2)        0.888   cpu_module/instruction_mem/mem_wb_rd_4_2
    SLICE_X28Y38.D       Tilo                  0.205   N64
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7_SW0
    SLICE_X29Y39.C4      net (fanout=3)        0.633   N64
    SLICE_X29Y39.C       Tilo                  0.259   cpu_module/instruction_mem/mem_wb_rd_2_2
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7_1
    SLICE_X34Y43.A2      net (fanout=17)       2.001   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7
    SLICE_X34Y43.A       Tilo                  0.203   cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT19
                                                       cpu_module/instruction_execute/Mmux_alu_src_b210
    SLICE_X30Y38.A4      net (fanout=16)       1.493   cpu_module/instruction_execute/alu_src_b<10>
    SLICE_X30Y38.A       Tilo                  0.203   cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT154
                                                       cpu_module/instruction_execute/CPU_ALU/Sh1061
    SLICE_X34Y40.C3      net (fanout=5)        1.344   cpu_module/instruction_execute/CPU_ALU/Sh106
    SLICE_X34Y40.CMUX    Tilo                  0.361   N349
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT192_G
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT192
    SLICE_X28Y45.C1      net (fanout=1)        1.257   cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT191
    SLICE_X28Y45.CLK     Tas                   0.341   cpu_module/instruction_execute/ex_mem_alu_out<26>
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT194
                                                       cpu_module/instruction_execute/ex_mem_alu_out_26
    -------------------------------------------------  ---------------------------
    Total                                      9.579ns (1.963ns logic, 7.616ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_module/instruction_mem/mem_wb_rd_2_2 (FF)
  Destination:          cpu_module/instruction_execute/ex_mem_alu_out_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.470ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.272 - 0.275)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_module/instruction_mem/mem_wb_rd_2_2 to cpu_module/instruction_execute/ex_mem_alu_out_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y39.DQ      Tcko                  0.391   cpu_module/instruction_mem/mem_wb_rd_2_2
                                                       cpu_module/instruction_mem/mem_wb_rd_2_2
    SLICE_X28Y38.D2      net (fanout=2)        0.779   cpu_module/instruction_mem/mem_wb_rd_2_2
    SLICE_X28Y38.D       Tilo                  0.205   N64
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7_SW0
    SLICE_X29Y39.C4      net (fanout=3)        0.633   N64
    SLICE_X29Y39.C       Tilo                  0.259   cpu_module/instruction_mem/mem_wb_rd_2_2
                                                       cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7_1
    SLICE_X34Y43.A2      net (fanout=17)       2.001   cpu_module/instruction_execute/CPU_ALU_FORWARDING/bypass_b_from_wb7
    SLICE_X34Y43.A       Tilo                  0.203   cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT19
                                                       cpu_module/instruction_execute/Mmux_alu_src_b210
    SLICE_X30Y38.A4      net (fanout=16)       1.493   cpu_module/instruction_execute/alu_src_b<10>
    SLICE_X30Y38.A       Tilo                  0.203   cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT154
                                                       cpu_module/instruction_execute/CPU_ALU/Sh1061
    SLICE_X34Y40.C3      net (fanout=5)        1.344   cpu_module/instruction_execute/CPU_ALU/Sh106
    SLICE_X34Y40.CMUX    Tilo                  0.361   N349
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT192_G
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT192
    SLICE_X28Y45.C1      net (fanout=1)        1.257   cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT191
    SLICE_X28Y45.CLK     Tas                   0.341   cpu_module/instruction_execute/ex_mem_alu_out<26>
                                                       cpu_module/instruction_execute/Mmux_alu_out[31]_GND_7_o_mux_8_OUT194
                                                       cpu_module/instruction_execute/ex_mem_alu_out_26
    -------------------------------------------------  ---------------------------
    Total                                      9.470ns (1.963ns logic, 7.507ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu_module/regfile_stack/data_0_755 (SLICE_X0Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_module/regfile_stack/data_0_755 (FF)
  Destination:          cpu_module/regfile_stack/data_0_755 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_module/regfile_stack/data_0_755 to cpu_module/regfile_stack/data_0_755
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.DQ       Tcko                  0.200   cpu_module/regfile_stack/data_0<755>
                                                       cpu_module/regfile_stack/data_0_755
    SLICE_X0Y28.D6       net (fanout=1)        0.017   cpu_module/regfile_stack/data_0<755>
    SLICE_X0Y28.CLK      Tah         (-Th)    -0.190   cpu_module/regfile_stack/data_0<755>
                                                       cpu_module/regfile_stack/Mmux_data[23][31]_wIn[31]_mux_20_OUT111
                                                       cpu_module/regfile_stack/data_0_755
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point cpu_module/regfile_stack/data_0_760 (SLICE_X0Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_module/regfile_stack/data_0_760 (FF)
  Destination:          cpu_module/regfile_stack/data_0_760 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_module/regfile_stack/data_0_760 to cpu_module/regfile_stack/data_0_760
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AQ       Tcko                  0.200   cpu_module/regfile_stack/data_0<763>
                                                       cpu_module/regfile_stack/data_0_760
    SLICE_X0Y31.A6       net (fanout=1)        0.017   cpu_module/regfile_stack/data_0<760>
    SLICE_X0Y31.CLK      Tah         (-Th)    -0.190   cpu_module/regfile_stack/data_0<763>
                                                       cpu_module/regfile_stack/Mmux_data[23][31]_wIn[31]_mux_20_OUT171
                                                       cpu_module/regfile_stack/data_0_760
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point cpu_module/regfile_stack/data_0_763 (SLICE_X0Y31.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_module/regfile_stack/data_0_763 (FF)
  Destination:          cpu_module/regfile_stack/data_0_763 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_module/regfile_stack/data_0_763 to cpu_module/regfile_stack/data_0_763
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.200   cpu_module/regfile_stack/data_0<763>
                                                       cpu_module/regfile_stack/data_0_763
    SLICE_X0Y31.D6       net (fanout=1)        0.017   cpu_module/regfile_stack/data_0<763>
    SLICE_X0Y31.CLK      Tah         (-Th)    -0.190   cpu_module/regfile_stack/data_0<763>
                                                       cpu_module/regfile_stack/Mmux_data[23][31]_wIn[31]_mux_20_OUT201
                                                       cpu_module/regfile_stack/data_0_763
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: cpu_module/instruction_mem/data_mem_read<23>/CLK
  Logical resource: cpu_module/instruction_mem/data_memory/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram23/DP/CLK
  Location pin: SLICE_X14Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: cpu_module/instruction_mem/data_mem_read<23>/CLK
  Logical resource: cpu_module/instruction_mem/data_memory/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram24/DP/CLK
  Location pin: SLICE_X14Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.891|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 520661 paths, 0 nets, and 13099 connections

Design statistics:
   Minimum period:   9.891ns{1}   (Maximum frequency: 101.102MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 30 17:02:17 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 318 MB



