Synthesis options:
The -a option is LFD2NX.
The -t option is CABGA196.
The -sp option is 7_High-Performance_1.0V.
The -p option is LFD2NX-40.
                                                          


##########################################################


### Lattice Family     : LFD2NX


### Device             : LFD2NX-40


### Package            : CABGA196


### Performance Grade  : 7_High-Performance_1.0V


                                                         


INFO <35001786> - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = Mycpu.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = no
Output HDL file name = Mycpu_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is TRUE.
The -syn option is FALSE.
Hardtimer checking is enabled (default). The -dt option is not used.
-path C:/Users/javos/PropelLocal/Mycpu (searchpath added)
-path C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/ip/cpu0/2.5.0 (searchpath added)
-path C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/ip/gpio0/1.6.2 (searchpath added)
-path C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/ip/i2c0/2.0.1 (searchpath added)
-path C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/ip/sysmem0/2.1.0 (searchpath added)
-path C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/ip/uart0/1.3.0 (searchpath added)
-path C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/module/ahbl0/1.3.0 (searchpath added)
-path C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/module/ahbl2apb0/1.1.0 (searchpath added)
-path C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/module/apb0/1.2.0 (searchpath added)
-path C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/module/osc0/1.4.0 (searchpath added)
-path C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/module/pll0/1.8.0 (searchpath added)
-path C:/Users/javos/PropelLocal/Mycpu/impl_1 (searchpath added)
-path C:/lscc/radiant/2023.2/ispfpga/jd5s00/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v
Verilog design file = C:/Users/javos/PropelLocal/Mycpu/Mycpu/Mycpu.v
Verilog design file = C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/module/pll0/1.8.0/rtl/pll0.v
Verilog design file = C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v
Verilog design file = C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/module/ahbl2apb0/1.1.0/rtl/ahbl2apb0.v
Verilog design file = C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v
Verilog design file = C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/ip/sysmem0/2.1.0/rtl/sysmem0.v
Verilog design file = C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v
Verilog design file = C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v
Verilog design file = C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/module/osc0/1.4.0/rtl/osc0.v
Verilog design file = C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/ip/gpio0/1.6.2/rtl/gpio0.v
Verilog design file = C:/Users/javos/PropelLocal/Mycpu/Mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - synthesis: input port MBISTCLK is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v. VERI-1482
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(1): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(2): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(3): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(4): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(5): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_distributed_dpram.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_distributed_dpram.v(43): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(6): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_distributed_spram.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_distributed_spram.v(42): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(7): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_distributed_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_distributed_rom.v(42): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(8): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_distributed_shift_reg.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_distributed_shift_reg.v(41): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(9): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(10): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(11): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(12): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(13): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(14): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(15): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(16): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(17): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_true.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_true.v(49): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(18): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(19): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(20): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.v(21): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
Analyzing Verilog file c:/users/javos/propellocal/mycpu/mycpu/mycpu.v. VERI-1482
Analyzing Verilog file c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/pll0/1.8.0/rtl/pll0.v. VERI-1482
Analyzing Verilog file c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v. VERI-1482
Analyzing Verilog file c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/ahbl2apb0/1.1.0/rtl/ahbl2apb0.v. VERI-1482
Analyzing Verilog file c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v. VERI-1482
Analyzing Verilog file c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/sysmem0/2.1.0/rtl/sysmem0.v. VERI-1482
Analyzing Verilog file c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v. VERI-1482
Analyzing Verilog file c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v. VERI-1482
WARNING <35901372> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(0): redeclaration of ansi port resetCtrl_mainClkReset is not allowed. VERI-1372
Analyzing Verilog file c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/osc0/1.4.0/rtl/osc0.v. VERI-1482
Analyzing Verilog file c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/gpio0/1.6.2/rtl/gpio0.v. VERI-1482
Analyzing Verilog file c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.vhd

INFO <35921014> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_lfd2nx.vhd(4): analyzing package components. VHDL-1014
INFO <35921504> - synthesis: The default VHDL library search path is now "C:/Users/javos/PropelLocal/Mycpu/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): Mycpu
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/mycpu.v(54): compiling module Mycpu. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(11): compiling module ahbl0(S0_ADDR_RANGE=32'b01000000000000000,S1_BASE_ADDR=32'b01000000000000000,S1_ADDR_RANGE=32'b0110000000000). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(6094): compiling module ahbl0_ipgen_lscc_ahbl_interconnect(TOTAL_MASTER_CNT=1,TOTAL_SLAVE_CNT=2,S0_BASE_ADDR=256'b0,S0_ADDR_RANGE=256'b01000000000000000,S0_M_PRIO_IDX=1'b1,S0_MAX_BURST_SIZE=0,S1_BASE_ADDR=256'b01000000000000000,S1_ADDR_RANGE=256'b0110000000000,S1_M_PRIO_IDX=1'b1,S1_MAX_BURST_SIZE=0,S2_BASE_ADDR=256'b0100000000000000,S2_ADDR_RANGE=   ....   0000000000,S30_M_PRIO_IDX=1'b1,S30_MAX_BURST_SIZE=0,S31_BASE_ADDR=256'b0111110000000000000,S31_ADDR_RANGE=256'b010000000000,S31_M_PRIO_IDX=1'b1,S31_MAX_BURST_SIZE=0). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(2113): compiling module ahbl0_ipgen_lscc_ahbl_bus(TOTAL_SLAVE_CNT=2,S0_FRAGMENT_EN=1,S0_BASE_ADDR=256'b0,S0_ADDR_RANGE=256'b01000000000000000,S1_FRAGMENT_EN=1,S1_BASE_ADDR=256'b01000000000000000,S1_ADDR_RANGE=256'b0110000000000,S2_FRAGMENT_EN=1,S2_BASE_ADDR=256'b0100000000000000,S2_ADDR_RANGE=256'b010000000000,S3_FRAGMENT_EN=1,S3_BASE_ADDR=256'b01   ....   =1,S30_BASE_ADDR=256'b0111100000000000000,S30_ADDR_RANGE=256'b010000000000,S31_FRAGMENT_EN=1,S31_BASE_ADDR=256'b0111110000000000000,S31_ADDR_RANGE=256'b010000000000). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(3541): compiling module ahbl0_ipgen_lscc_ahbl_decoder(TOTAL_SLAVE_CNT=2,S0_FRAGMENT_EN=1,S0_BASE_ADDR=256'b0,S0_ADDR_RANGE=256'b01000000000000000,S1_FRAGMENT_EN=1,S1_BASE_ADDR=256'b01000000000000000,S1_ADDR_RANGE=256'b0110000000000,S2_FRAGMENT_EN=1,S2_BASE_ADDR=256'b0100000000000000,S2_ADDR_RANGE=256'b010000000000,S3_FRAGMENT_EN=1,S3_BASE_ADDR=256   ....   =1,S30_BASE_ADDR=256'b0111100000000000000,S30_ADDR_RANGE=256'b010000000000,S31_FRAGMENT_EN=1,S31_BASE_ADDR=256'b0111110000000000000,S31_ADDR_RANGE=256'b010000000000). VERI-1018
WARNING <35901209> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4107): expression size 993 truncated to fit in target size 64. VERI-1209
WARNING <35901209> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4139): expression size 7954 truncated to fit in target size 512. VERI-1209
WARNING <35901209> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4171): expression size 7947 truncated to fit in target size 512. VERI-1209
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4249): compiling module ahbl0_ipgen_lscc_ahbl_decoder_prim(FRAGMENT_EN=32'b01,BASE_ADDR=256'b0,ADDR_RANGE=256'b01000000000000000). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4319): compiling module ahbl0_ipgen_lscc_ahbl_decoder_comp(ADDR_RANGE=32'b01000000000000000). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4249): compiling module ahbl0_ipgen_lscc_ahbl_decoder_prim(FRAGMENT_EN=32'b01,BASE_ADDR=256'b01000000000000000,ADDR_RANGE=256'b0110000000000). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4319): compiling module ahbl0_ipgen_lscc_ahbl_decoder_comp(BASE_ADDR=32'b01000000000000000,ADDR_RANGE=32'b0110000000000). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(5222): compiling module ahbl0_ipgen_lscc_ahbl_multiplexor(TOTAL_SLAVE_CNT=2). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/ahbl0/1.3.0/rtl/ahbl0.v(4422): compiling module ahbl0_ipgen_lscc_ahbl_default_slv. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/ahbl2apb0/1.1.0/rtl/ahbl2apb0.v(11): compiling module ahbl2apb0. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/ahbl2apb0/1.1.0/rtl/ahbl2apb0.v(128): compiling module ahbl2apb0_ipgen_lscc_ahbl2apb(APB_CLK_EN=1,FAMILY="LFCPNX"). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(11): compiling module apb0(S0_BASE_ADDR=32'b01000100000000000,S1_BASE_ADDR=32'b01000000000000000,S2_BASE_ADDR=32'b01000010000000000). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2987): compiling module apb0_ipgen_lscc_apb_interconnect(TOTAL_MASTER_CNT=1,TOTAL_SLAVE_CNT=3,FAMILY="LFD2NX",S_M_PRIO_IDX=1'b1,S0_BASE_ADDR=32'b01000100000000000,S1_BASE_ADDR=32'b01000000000000000,S2_BASE_ADDR=32'b01000010000000000,S3_BASE_ADDR=32'b0110000000000,S4_BASE_ADDR=32'b01000000000000,S5_BASE_ADDR=32'b01010000000000,S6_BASE_ADDR=32'b0110   ....   DDR=32'b0110110000000000,S28_BASE_ADDR=32'b0111000000000000,S29_BASE_ADDR=32'b0111010000000000,S30_BASE_ADDR=32'b0111100000000000,S31_BASE_ADDR=32'b0111110000000000). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(1029): compiling module apb0_ipgen_lscc_apb_bus(F=1,TOTAL_SLAVE_CNT=3,S0_BASE_ADDR=32'b01000100000000000,S0_ADDR_RANGE=32'b010000000000,S1_BASE_ADDR=32'b01000000000000000,S1_ADDR_RANGE=32'b010000000000,S2_BASE_ADDR=32'b01000010000000000,S2_ADDR_RANGE=32'b010000000000,S3_BASE_ADDR=32'b0110000000000,S3_ADDR_RANGE=32'b010000000000,S4_BASE_ADDR=32'b01   ....   29_ADDR_RANGE=32'b010000000000,S30_BASE_ADDR=32'b0111100000000000,S30_ADDR_RANGE=32'b010000000000,S31_BASE_ADDR=32'b0111110000000000,S31_ADDR_RANGE=32'b010000000000). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(1644): compiling module apb0_ipgen_lscc_apb_decoder(F=1,TOTAL_SLAVE_CNT=3,S0_BASE_ADDR=32'b01000100000000000,S0_ADDR_RANGE=32'b010000000000,S1_BASE_ADDR=32'b01000000000000000,S1_ADDR_RANGE=32'b010000000000,S2_BASE_ADDR=32'b01000010000000000,S2_ADDR_RANGE=32'b010000000000,S3_BASE_ADDR=32'b0110000000000,S3_ADDR_RANGE=32'b010000000000,S4_BASE_ADDR=32   ....   29_ADDR_RANGE=32'b010000000000,S30_BASE_ADDR=32'b0111100000000000,S30_ADDR_RANGE=32'b010000000000,S31_BASE_ADDR=32'b0111110000000000,S31_ADDR_RANGE=32'b010000000000). VERI-1018
WARNING <35901209> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2207): expression size 125 truncated to fit in target size 12. VERI-1209
WARNING <35901209> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2239): expression size 1007 truncated to fit in target size 96. VERI-1209
WARNING <35901209> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2271): expression size 1003 truncated to fit in target size 96. VERI-1209
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2342): compiling module apb0_ipgen_lscc_apb_decoder_prim(F=1,BASE_ADDR=32'b01000100000000000,ADDR_RANGE=32'b010000000000). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2412): compiling module apb0_ipgen_lscc_apb_decoder_comp(BASE_ADDR=32'b01000100000000000). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2342): compiling module apb0_ipgen_lscc_apb_decoder_prim(F=1,BASE_ADDR=32'b01000000000000000,ADDR_RANGE=32'b010000000000). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2412): compiling module apb0_ipgen_lscc_apb_decoder_comp(BASE_ADDR=32'b01000000000000000). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2342): compiling module apb0_ipgen_lscc_apb_decoder_prim(F=1,BASE_ADDR=32'b01000010000000000,ADDR_RANGE=32'b010000000000). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2412): compiling module apb0_ipgen_lscc_apb_decoder_comp(BASE_ADDR=32'b01000010000000000). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/apb0/1.2.0/rtl/apb0.v(2618): compiling module apb0_ipgen_lscc_apb_multiplexor(TOTAL_SLAVE_CNT=3). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(11): compiling module cpu0. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(10039): compiling module JTAGH19(IP_ENABLE_VAL="0x04000",HUB_14="0b1"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(9914): compiling module DCC(DCCEN="1"). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(0): compiling module '**'. VERI-1018
WARNING <35931002> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(0): net genblk3.tcka_i does not have a driver. VDB-1002
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/cpu0/2.5.0/rtl/cpu0.v(0): compiling module '**'. VERI-1018
WARNING <35935049> - synthesis: input port TMS remains unconnected for this instance. VDB-5049
WARNING <35935049> - synthesis: input port TCK remains unconnected for this instance. VDB-5049
WARNING <35935049> - synthesis: input port TDI remains unconnected for this instance. VDB-5049
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/gpio0/1.6.2/rtl/gpio0.v(11): compiling module gpio0. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/gpio0/1.6.2/rtl/gpio0.v(508): compiling module gpio0_ipgen_lscc_gpio(FAMILY="LFD2NX",DIRECTION_DEF_VAL="32'h000000FF",IO_LINES_COUNT=8,OUT_RESET_VAL="32'h00000000",IF_USER_INTF="APB"). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/gpio0/1.6.2/rtl/gpio0.v(745): compiling module gpio0_ipgen_lscc_gpio_lmmi(FAMILY="LFD2NX",DIRECTION_DEF_VAL="32'h000000FF",IO_LINES_COUNT=8,OUT_RESET_VAL="32'h00000000",IF_USER_INTF="APB"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(9970): compiling module BB. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/gpio0/1.6.2/rtl/gpio0.v(121): compiling module gpio0_ipgen_lscc_apb2lmmi(DATA_WIDTH=8,ADDR_WIDTH=6). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(11): compiling module i2c0. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): compiling module '**'. VERI-1018
WARNING <35931002> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): net stop_detect_i does not have a driver. VDB-1002
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): compiling module '**'. VERI-1018
WARNING <35901209> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): expression size 32 truncated to fit in target size 8. VERI-1209
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v(49): compiling module pmi_fifo(pmi_data_depth=64,pmi_full_flag=64,pmi_almost_full_flag=64,pmi_almost_empty_flag=2,pmi_family="LIFCL",pmi_implementation="LUT"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(57): compiling module lscc_fifo(IMPLEMENTATION="LUT",ADDRESS_DEPTH=64,ADDRESS_WIDTH=32'b0110,DATA_WIDTH=8,ALMOST_FULL_ASSERTION="static-single",ALMOST_FULL_ASSERT_LVL=64,ALMOST_FULL_DEASSERT_LVL=64,ALMOST_EMPTY_ASSERTION="static-single",ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY="LIFCL"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(254): compiling module lscc_fifo_fwft_fabric(REGMODE="reg",DWID=8). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(396): compiling module lscc_fifo_main(IMPLEMENTATION="LUT",ADDRESS_DEPTH=64,ADDRESS_WIDTH=32'b0110,DATA_WIDTH=8,ALMOST_FULL_ASSERTION="static-single",ALMOST_FULL_ASSERT_LVL=64,ALMOST_FULL_DEASSERT_LVL=64,ALMOST_EMPTY_ASSERTION="static-single",ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY="LIFCL"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(2866): compiling module lscc_soft_fifo(IMPLEMENTATION="LUT",ADDRESS_DEPTH=64,ADDRESS_WIDTH=32'b0110,DATA_WIDTH=8,ALMOST_FULL_ASSERTION="static-single",ALMOST_FULL_ASSERT_LVL=64,ALMOST_FULL_DEASSERT_LVL=64,ALMOST_EMPTY_ASSERTION="static-single",ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY="LIFCL"). VERI-1018
WARNING <35901209> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(3124): expression size 7 truncated to fit in target size 6. VERI-1209
WARNING <35901209> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(3125): expression size 7 truncated to fit in target size 6. VERI-1209
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v(49): compiling module pmi_fifo(pmi_data_depth=64,pmi_full_flag=64,pmi_almost_full_flag=14,pmi_almost_empty_flag=0,pmi_regmode="noreg",pmi_family="LIFCL",pmi_implementation="LUT"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(57): compiling module lscc_fifo(IMPLEMENTATION="LUT",ADDRESS_DEPTH=64,ADDRESS_WIDTH=32'b0110,DATA_WIDTH=8,REGMODE="noreg",ALMOST_FULL_ASSERTION="static-single",ALMOST_FULL_ASSERT_LVL=14,ALMOST_FULL_DEASSERT_LVL=14,ALMOST_EMPTY_ASSERTION="static-single",ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY="LIFCL"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(254): compiling module lscc_fifo_fwft_fabric(DWID=8). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(396): compiling module lscc_fifo_main(IMPLEMENTATION="LUT",ADDRESS_DEPTH=64,ADDRESS_WIDTH=32'b0110,DATA_WIDTH=8,REGMODE="noreg",ALMOST_FULL_ASSERTION="static-single",ALMOST_FULL_ASSERT_LVL=14,ALMOST_FULL_DEASSERT_LVL=14,ALMOST_EMPTY_ASSERTION="static-single",ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY="LIFCL"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(2866): compiling module lscc_soft_fifo(IMPLEMENTATION="LUT",ADDRESS_DEPTH=64,ADDRESS_WIDTH=32'b0110,DATA_WIDTH=8,REGMODE="noreg",ALMOST_FULL_ASSERTION="static-single",ALMOST_FULL_ASSERT_LVL=14,ALMOST_FULL_DEASSERT_LVL=14,ALMOST_EMPTY_ASSERTION="static-single",ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY="LIFCL"). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/i2c0/2.0.1/rtl/i2c0.v(0): compiling module '**'. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/osc0/1.4.0/rtl/osc0.v(11): compiling module osc0. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/osc0/1.4.0/rtl/osc0.v(97): compiling module osc0_ipgen_lscc_osc(LF_OUTPUT_EN="ENABLED",HF_CLK_DIV_DEC=25,HF_CLK_DIV="24",FAMILY="LFD2NX",DEVICE="LFD2NX-40"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(5240): compiling module OSCA(HF_CLK_DIV="24",LF_OUTPUT_EN="ENABLED"). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/pll0/1.8.0/rtl/pll0.v(11): compiling module pll0. VERI-1018
WARNING <35901214> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/pll0/1.8.0/rtl/pll0.v(647): assignment to input clki_i. VERI-1214
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/module/pll0/1.8.0/rtl/pll0.v(161): compiling module pll0_ipgen_lscc_pll(FVCO=1512.0,CLKI_FREQ=18.0,CLKOP_FREQ_ACTUAL=108.0,CLKOS_FREQ_ACTUAL=18.0,CLKOS_EN=1,PLL_RST=1,LOCK_EN=1,FBK_MODE="INTCLKOP",FBCLK_DIVIDER_ACTUAL_STR="6",DIVOP_ACTUAL_STR="13",DIVOS_ACTUAL_STR="83",DIVOS2_ACTUAL_STR="7",DIVOS3_ACTUAL_STR="7",DIVOS4_ACTUAL_STR="7",DIVOS5_ACTUAL_STR="7",SSC_N_CODE_STR="0b000000110",DELA="13",DELB="83",DELC="7",DELD="7",DELE="7",DELF="7",IPI_CMP="0b1100",CSET="8P",CRIPPLE="1P",IPP_CTRL="0b0110",BW_CTL_BIAS="0b1111",V2I_PP_RES="9K"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(4201): compiling module PLL(BW_CTL_BIAS="0b1111",CRIPPLE="1P",CSET="8P",DELA="13",DELB="83",DELC="7",DELD="7",DELE="7",DELF="7",DIVA="13",DIVB="83",DIVC="7",DIVD="7",DIVE="7",DIVF="7",ENCLK_CLKOP="ENABLED",ENCLK_CLKOS="ENABLED",V2I_1V_EN="ENABLED",FBK_INTEGER_MODE="ENABLED",FBK_MASK="0b00000000",FBK_MMD_DIG="6",FBK_MMD_PULS_CTL="0b0001",IPI_CMP="0   ....   I_KVCO_SEL="60",V2I_PP_ICTRL="0b11111",V2I_PP_RES="9K",DIV_DEL=72'b01100000110001000110000001100000011000000110001001100010011000000110001,SIM_FLOAT_PRECISION="0.1"). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/sysmem0/2.1.0/rtl/sysmem0.v(11): compiling module sysmem0. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/sysmem0/2.1.0/rtl/sysmem0.v(8130): compiling module sysmem0_ipgen_lscc_sys_mem(ADDR_DEPTH=8192,REGMODE_S0="reg",REGMODE_S1="reg",RESET_MODE_S0="sync",RESET_MODE_S1="sync",BYTE_ENABLE_S0=1,BYTE_ENABLE_S1=1,S0_END_ADDR=32767,S1_END_ADDR=32767,INIT_FILE="C:/Users/javos/workspace/riscv_mc_hello/Debug/riscv_mc_hello.mem",FAMILY="LFD2NX",MEM_SIZE="32,8192",MEM_ID="sysmem0",INIT_VA   ....   0",INIT_VALUE_77="0",INIT_VALUE_78="0",INIT_VALUE_79="0",INIT_VALUE_7A="0",INIT_VALUE_7B="0",INIT_VALUE_7C="0",INIT_VALUE_7D="0",INIT_VALUE_7E="0",INIT_VALUE_7F="0"). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/sysmem0/2.1.0/rtl/sysmem0.v(505): compiling module sysmem0_ipgen_lscc_ahblmem_subordinate(ADDR_DEPTH=8192,REG_MODE="reg",END_ADDR=32767). VERI-1018
Removed duplicate sequential element wr_addr_r(32 bit), because it is equivalent to rd_prev_r

INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/sysmem0/2.1.0/rtl/sysmem0.v(3770): compiling module sysmem0_ipgen_lscc_mem(ADDR_DEPTH=8192,MEM_REGMODE_A="reg",MEM_REGMODE_B="reg",RESET_MODE_S0="sync",RESET_MODE_S1="sync",BYTE_ENABLE_S0=1,BYTE_ENABLE_S1=1,UNALIGNED_ACCESS_ENABLE=1'b0,INIT_FILE="C:/Users/javos/workspace/riscv_mc_hello/Debug/riscv_mc_hello.mem",FAMILY="LIFCL",MEM_SIZE="32,8192",MEM_ID="sysmem0",INIT_VALUE_00   ....   0",INIT_VALUE_77="0",INIT_VALUE_78="0",INIT_VALUE_79="0",INIT_VALUE_7A="0",INIT_VALUE_7B="0",INIT_VALUE_7C="0",INIT_VALUE_7D="0",INIT_VALUE_7E="0",INIT_VALUE_7F="0"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(57): compiling module lscc_ram_dp_true(FAMILY="LIFCL",ADDR_DEPTH_A=8192,ADDR_WIDTH_A=32'b01101,DATA_WIDTH_A=32,ADDR_DEPTH_B=8192,ADDR_WIDTH_B=32'b01101,DATA_WIDTH_B=32,GSR="",INIT_FILE="C:/Users/javos/workspace/riscv_mc_hello/Debug/riscv_mc_hello.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_ENABLE_A=1,BYTE_SIZE_A=8,BYTE_ENABLE_B=1,BYTE_   ....   x000000000000000000000000000000000000000000000000000000000000000000000000000000000x00000000000000000000000000000000000000000000000000000000000000000000000000000000"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(548): compiling module lscc_ram_dp_true_main(FAMILY="LIFCL",ADDR_DEPTH_A=8192,ADDR_WIDTH_A=32'b01101,DATA_WIDTH_A=32,ADDR_DEPTH_B=8192,ADDR_WIDTH_B=32'b01101,DATA_WIDTH_B=32,GSR="",INIT_FILE="C:/Users/javos/workspace/riscv_mc_hello/Debug/riscv_mc_hello.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_ENABLE_A=1,BYTE_SIZE_A=8,BYTE_WIDTH_A=32'   ....   x000000000000000000000000000000000000000000000000000000000000000000000000000000000x00000000000000000000000000000000000000000000000000000000000000000000000000000000"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(1019): compiling module lscc_write_through(FAMILY="LIFCL",DATA_WIDTH=32,REGMODE="reg"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(1128): compiling module lscc_ram_dp_true_inst(FAMILY="LIFCL",ADDR_DEPTH_A=8192,ADDR_WIDTH_A=32'b01101,DATA_WIDTH_A=32,ADDR_DEPTH_B=8192,ADDR_WIDTH_B=32'b01101,DATA_WIDTH_B=32,GSR="",INIT_FILE="C:/Users/javos/workspace/riscv_mc_hello/Debug/riscv_mc_hello.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_ENABLE_A=1,BYTE_SIZE_A=8,BYTE_WIDTH_A=32'   ....   x000000000000000000000000000000000000000000000000000000000000000000000000000000000x00000000000000000000000000000000000000000000000000000000000000000000000000000000"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(3810): compiling module lscc_ram_dp_true_core(FAMILY="LIFCL",MEM_ID="sysmem0",MEM_SIZE="32,8192",DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b0,POSy=32'b0,INIT_MODE="mem_file",INITVAL_00="0x3FCFF3FCFF3FCFF3FCFF364F407CFC0340B2A4C3300F00FC0F108E0004EA2A895044FF3FCFF3FC03",INITVAL_01="0x37859234DE164AF3702917CC7   ....   0",INITVAL_77="0x00",INITVAL_78="0x00",INITVAL_79="0x00",INITVAL_7A="0x00",INITVAL_7B="0x00",INITVAL_7C="0x00",INITVAL_7D="0x00",INITVAL_7E="0x00",INITVAL_7F="0x00"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528): compiling module DP16K(DATA_WIDTH_A="X2",DATA_WIDTH_B="X2",OUTREG_A="USED",OUTREG_B="USED",INITVAL_00="0x3FCFF3FCFF3FCFF3FCFF364F407CFC0340B2A4C3300F00FC0F108E0004EA2A895044FF3FCFF3FC03",INITVAL_01="0x37859234DE164AF3702917CC7300161FC031FCE52DCC7088F23D8362F0DF230DD3C027224DF3FCFF",INITVAL_02="0x080A93FCFF3C05F3A87F3FCFA27CE71FC6F3F0023B8A7   ....   6B378B515465174ED1FCD0004BC254D70BCCC2F46F3CCFF",INITVAL_09="0x000000000000000000000000000000000000000000000000000000306003330C0244452605A298AA",INIT_DATA="DYNAMIC"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(3810): compiling module lscc_ram_dp_true_core(FAMILY="LIFCL",MEM_ID="sysmem0",MEM_SIZE="32,8192",DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b010,POSy=32'b0,INIT_MODE="mem_file",INITVAL_00="0x0000000000000000000007801100011C45C000180580520060158351480000025048000000000003",INITVAL_01="0x140132545004CB000460100   ....   0",INITVAL_77="0x00",INITVAL_78="0x00",INITVAL_79="0x00",INITVAL_7A="0x00",INITVAL_7B="0x00",INITVAL_7C="0x00",INITVAL_7D="0x00",INITVAL_7E="0x00",INITVAL_7F="0x00"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528): compiling module DP16K(DATA_WIDTH_A="X2",DATA_WIDTH_B="X2",OUTREG_A="USED",OUTREG_B="USED",INITVAL_00="0x0000000000000000000007801100011C45C000180580520060158351480000025048000000000003",INITVAL_01="0x140132545004CB000460100540540403051100010401513C0703856304700C82505410008C001010",INITVAL_02="0x1504000000014E000000000000000110480154560C000   ....   4E200CF3EC4F308061000D04C410A0140401900CC003000",INITVAL_09="0x00000000000000000000000000000000000000000000000000000F002CB03807F24CFC2704000005",INIT_DATA="DYNAMIC"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(3810): compiling module lscc_ram_dp_true_core(FAMILY="LIFCL",MEM_ID="sysmem0",MEM_SIZE="32,8192",DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b0100,POSy=32'b0,INIT_MODE="mem_file",INITVAL_00="0x3545515455154551545513C00314243403A23084024001081003CB438CC8220B512CAA2A8AA2A802",INITVAL_01="0x0280F2000A03CB000CE802   ....   0",INITVAL_77="0x00",INITVAL_78="0x00",INITVAL_79="0x00",INITVAL_7A="0x00",INITVAL_7B="0x00",INITVAL_7C="0x00",INITVAL_7D="0x00",INITVAL_7E="0x00",INITVAL_7F="0x00"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528): compiling module DP16K(DATA_WIDTH_A="X2",DATA_WIDTH_B="X2",OUTREG_A="USED",OUTREG_B="USED",INITVAL_00="0x3545515455154551545513C00314243403A23084024001081003CB438CC8220B512CAA2A8AA2A802",INITVAL_01="0x0280F2000A03CB000CE802082038031240C028A03A08B0101405C02340E40DC402C8022889A1545F",INITVAL_02="0x3E00C220882005228C21020A83206B300E40C0CF2A832   ....   2C02CD20501E15840098420BC4C1008106C421900611855",INITVAL_09="0x00000000000000000000000000000000000000000000000000000B00A8A923C950ACAE3EC0834832",INIT_DATA="DYNAMIC"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(3810): compiling module lscc_ram_dp_true_core(FAMILY="LIFCL",MEM_ID="sysmem0",MEM_SIZE="32,8192",DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b0110,POSy=32'b0,INIT_MODE="mem_file",INITVAL_00="0x1A08822088220882208824CAB2A8AB3E8F80983A0F827320F22F88F2A06B3ACF1000000000000001",INITVAL_01="0x0800F2F8E003C8A0ACA000   ....   0",INITVAL_77="0x00",INITVAL_78="0x00",INITVAL_79="0x00",INITVAL_7A="0x00",INITVAL_7B="0x00",INITVAL_7C="0x00",INITVAL_7D="0x00",INITVAL_7E="0x00",INITVAL_7F="0x00"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528): compiling module DP16K(DATA_WIDTH_A="X2",DATA_WIDTH_B="X2",OUTREG_A="USED",OUTREG_B="USED",INITVAL_00="0x1A08822088220882208824CAB2A8AB3E8F80983A0F827320F22F88F2A06B3ACF1000000000000001",INITVAL_01="0x0800F2F8E003C8A0ACA0000E80E8032B093280012E0333B88A228FA0A0E20E8BE1F8000E0C1200A5",INITVAL_02="0x32026088222AC2802088288020883F3A8FA2CCFE28088   ....   A22B80D02C152CC12264130FCC81584A0D09936839204AA",INITVAL_09="0x00000000000000000000000000000000000000000000000000000E8044111506A000410545029020",INIT_DATA="DYNAMIC"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(3810): compiling module lscc_ram_dp_true_core(FAMILY="LIFCL",MEM_ID="sysmem0",MEM_SIZE="32,8192",DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b01000,POSy=32'b0,INIT_MODE="mem_file",INITVAL_00="0x0BCA503CA503CA503CA505CFE1FCDE2FC4E20CDF34CF53F87F34CF00043839CA0004220882208800",INITVAL_01="0x0E0533BCF814CD73F8B11   ....   0",INITVAL_77="0x00",INITVAL_78="0x00",INITVAL_79="0x00",INITVAL_7A="0x00",INITVAL_7B="0x00",INITVAL_7C="0x00",INITVAL_7D="0x00",INITVAL_7E="0x00",INITVAL_7F="0x00"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528): compiling module DP16K(DATA_WIDTH_A="X2",DATA_WIDTH_B="X2",OUTREG_A="USED",OUTREG_B="USED",INITVAL_00="0x0BCA503CA503CA503CA505CFE1FCDE2FC4E20CDF34CF53F87F34CF00043839CA0004220882208800",INITVAL_01="0x0E0533BCF814CD73F8B110CAC3A8143C4AE3608503CAB2BCFF3FC8F1F8BF3FCF3210222001215450",INITVAL_02="0x2E0830EC730E83C280CF3EC280CCFF3E4FF1C8931E80C   ....   F00DC9C3F0C511483334E432C5C05C5F36CD1130573CCD7",INITVAL_09="0x00000000000000000000000000000000000000000000000000020FC0248F04C2A034450C0111905A",INIT_DATA="DYNAMIC"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(3810): compiling module lscc_ram_dp_true_core(FAMILY="LIFCL",MEM_ID="sysmem0",MEM_SIZE="32,8192",DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b01010,POSy=32'b0,INIT_MODE="mem_file",INITVAL_00="0x03CFF3E8AA29455140000145739457314F7114FD1F85F054C51F45F3C03E15025110052BC052BC00",INITVAL_01="0x35C011E497004551DCDC0   ....   0",INITVAL_77="0x00",INITVAL_78="0x00",INITVAL_79="0x00",INITVAL_7A="0x00",INITVAL_7B="0x00",INITVAL_7C="0x00",INITVAL_7D="0x00",INITVAL_7E="0x00",INITVAL_7F="0x00"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528): compiling module DP16K(DATA_WIDTH_A="X2",DATA_WIDTH_B="X2",OUTREG_A="USED",OUTREG_B="USED",INITVAL_00="0x03CFF3E8AA29455140000145739457314F7114FD1F85F054C51F45F3C03E15025110052BC052BC00",INITVAL_01="0x35C011E497004551DCDC004B71FC00144F0144700947B34451144F515C551106D03C913C01115000",INITVAL_02="0x370C52545517C851C445154F414457350D50CCFD37414   ....   540645C3C05F09451150501545410469078402903D1447D",INITVAL_09="0x0000000000000000000000000000000000000000000000000003400058D405C00084450448628CF4",INIT_DATA="DYNAMIC"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(3810): compiling module lscc_ram_dp_true_core(FAMILY="LIFCL",MEM_ID="sysmem0",MEM_SIZE="32,8192",DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b01100,POSy=32'b0,INIT_MODE="mem_file",INITVAL_00="0x1000000000000000000008C2333C0F320F2110320F0AF0A8CA0F00F3CC000546E33CAA2A8AA2A800",INITVAL_01="0x2A0610E8A81840822CC12   ....   0",INITVAL_77="0x00",INITVAL_78="0x00",INITVAL_79="0x00",INITVAL_7A="0x00",INITVAL_7B="0x00",INITVAL_7C="0x00",INITVAL_7D="0x00",INITVAL_7E="0x00",INITVAL_7F="0x00"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528): compiling module DP16K(DATA_WIDTH_A="X2",DATA_WIDTH_B="X2",OUTREG_A="USED",OUTREG_B="USED",INITVAL_00="0x1000000000000000000008C2333C0F320F2110320F0AF0A8CA0F00F3CC000546E33CAA2A8AA2A800",INITVAL_01="0x2A0610E8A81840822CC1228BA2FC58080F62A8861C8B834080204E80EC0E1000A13C5A0080801025",INITVAL_02="0x334000A8620BCAA2040B0A8A4108C00000000CFC02410   ....   840000C3E0C338C022040000C0200001000C00300D010D7",INITVAL_09="0x00000000000000000000000000000000000000000000000000028000E8AC2B4D50F88B2ACC000000",INIT_DATA="DYNAMIC"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(3810): compiling module lscc_ram_dp_true_core(FAMILY="LIFCL",MEM_ID="sysmem0",MEM_SIZE="32,8192",DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b01110,POSy=32'b0,INIT_MODE="mem_file",INITVAL_00="0x2000000000000000000006CC73FC4F344F8394BC1FC0F300F01F82F3C41515440004000000000000",INITVAL_01="0x04C152C413054A02ECEC1   ....   0",INITVAL_77="0x00",INITVAL_78="0x00",INITVAL_79="0x00",INITVAL_7A="0x00",INITVAL_7B="0x00",INITVAL_7C="0x00",INITVAL_7D="0x00",INITVAL_7E="0x00",INITVAL_7F="0x00"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528): compiling module DP16K(DATA_WIDTH_A="X2",DATA_WIDTH_B="X2",OUTREG_A="USED",OUTREG_B="USED",INITVAL_00="0x2000000000000000000006CC73FC4F344F8394BC1FC0F300F01F82F3C41515440004000000000000",INITVAL_01="0x04C152C413054A02ECEC120360FC05008F0100311D030390240B8C62CC1C264B103C383200020885",INITVAL_02="0x3B0E52208823CB00E4633000E160C82508C00CFE08C96   ....   69074C92B0AA2080918810008B32444B0A0C42B00C0C8F9",INITVAL_09="0x0000000000000000000000000000000000000000000000000002800050550544005041044451445F",INIT_DATA="DYNAMIC"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(3810): compiling module lscc_ram_dp_true_core(FAMILY="LIFCL",MEM_ID="sysmem0",MEM_SIZE="32,8192",DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b010000,POSy=32'b0,INIT_MODE="mem_file",INITVAL_00="0x200000000000000000000A4C43FC0C3C47C058DC03C033003017C2B3F81A2A8A72FC551545515400",INITVAL_01="0x1C0AA1BC702A860374F2   ....   0",INITVAL_77="0x00",INITVAL_78="0x00",INITVAL_79="0x00",INITVAL_7A="0x00",INITVAL_7B="0x00",INITVAL_7C="0x00",INITVAL_7D="0x00",INITVAL_7E="0x00",INITVAL_7F="0x00"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528): compiling module DP16K(DATA_WIDTH_A="X2",DATA_WIDTH_B="X2",OUTREG_A="USED",OUTREG_B="USED",INITVAL_00="0x200000000000000000000A4C43FC0C3C47C058DC03C033003017C2B3F81A2A8A72FC551545515400",INITVAL_01="0x1C0AA1BC702A860374F22B07F07CEA20C7F3000A2701E3E8360D0BD1C4FC1B4D337CE40741514440",INITVAL_02="0x2EC96330CC30CD0014B3300011B0D6304DC1FCFF0805B   ....   D63F449354E61481710C173FC713BCA51FC6F3D4F70EC5D",INITVAL_09="0x0000000000000000000000000000000000000000000000000003C000805D2044000003134EA1A89A",INIT_DATA="DYNAMIC"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(3810): compiling module lscc_ram_dp_true_core(FAMILY="LIFCL",MEM_ID="sysmem0",MEM_SIZE="32,8192",DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b010010,POSy=32'b0,INIT_MODE="mem_file",INITVAL_00="0x000000000000000000000045A014570188108C5118058054C5080580000000000200000000000000",INITVAL_01="0x210430008410C0515401   ....   0",INITVAL_77="0x00",INITVAL_78="0x00",INITVAL_79="0x00",INITVAL_7A="0x00",INITVAL_7B="0x00",INITVAL_7C="0x00",INITVAL_7D="0x00",INITVAL_7E="0x00",INITVAL_7F="0x00"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528): compiling module DP16K(DATA_WIDTH_A="X2",DATA_WIDTH_B="X2",OUTREG_A="USED",OUTREG_B="USED",INITVAL_00="0x000000000000000000000045A014570188108C5118058054C5080580000000000200000000000000",INITVAL_01="0x210430008410C051540101441140003444305444004530385615CC0158051D45C1C0090303504000",INITVAL_02="0x030071545516015104D5154521D44805005000001109D   ....   3F01485094200840C1441C0009F0C0BB218E00780D044F7",INITVAL_09="0x0000000000000000000000000000000000000000000000000003C000B04F0C880008043880000000",INIT_DATA="DYNAMIC"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(3810): compiling module lscc_ram_dp_true_core(FAMILY="LIFCL",MEM_ID="sysmem0",MEM_SIZE="32,8192",DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b010100,POSy=32'b0,INIT_MODE="mem_file",INITVAL_00="0x100000000000000000000308D00CFD0804A0EC803400400C40148FE2A8A71DC770ECE41384E39400",INITVAL_01="0x0200B1000802C43000A0   ....   0",INITVAL_77="0x00",INITVAL_78="0x00",INITVAL_79="0x00",INITVAL_7A="0x00",INITVAL_7B="0x00",INITVAL_7C="0x00",INITVAL_7D="0x00",INITVAL_7E="0x00",INITVAL_7F="0x00"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528): compiling module DP16K(DATA_WIDTH_A="X2",DATA_WIDTH_B="X2",OUTREG_A="USED",OUTREG_B="USED",INITVAL_00="0x100000000000000000000308D00CFD0804A0EC803400400C40148FE2A8A71DC770ECE41384E39400",INITVAL_01="0x0200B1000802C43000A00E022028A23100210C80220C313C03004071CCAC3C00D350AE0205300000",INITVAL_02="0x3A8830000001003200E3030E30E0E61E86F250223E0CE   ....   673A0C510066214052C805264C32F80C3401F2105F0D002",INITVAL_09="0x00000000000000000000000000000000000000000000000000038000A0EA188800BCCB2A88D08C42",INIT_DATA="DYNAMIC"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(3810): compiling module lscc_ram_dp_true_core(FAMILY="LIFCL",MEM_ID="sysmem0",MEM_SIZE="32,8192",DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b010110,POSy=32'b0,INIT_MODE="mem_file",INITVAL_00="0x10000000000000000000088F220CBF238AA040CB3E0382BCEB2A0E800000140710D4FF03CFA15003",INITVAL_01="0x2A024088A80900B2A880   ....   0",INITVAL_77="0x00",INITVAL_78="0x00",INITVAL_79="0x00",INITVAL_7A="0x00",INITVAL_7B="0x00",INITVAL_7C="0x00",INITVAL_7D="0x00",INITVAL_7E="0x00",INITVAL_7F="0x00"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528): compiling module DP16K(DATA_WIDTH_A="X2",DATA_WIDTH_B="X2",OUTREG_A="USED",OUTREG_B="USED",INITVAL_00="0x10000000000000000000088F220CBF238AA040CB3E0382BCEB2A0E800000140710D4FF03CFA15003",INITVAL_01="0x2A024088A80900B2A880274833800908CA30F88203CE8288FA3E8A21F81F238EA38806010B224084",INITVAL_02="0x2A0000CC330F0AE2043B0FCA113CFF2A43E1288832053   ....   B02584E208BE01C163ECB6110093249F20818108AF03003",INITVAL_09="0x00000000000000000000000000000000000000000000000000038000104414440014451546A10898",INIT_DATA="DYNAMIC"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(3810): compiling module lscc_ram_dp_true_core(FAMILY="LIFCL",MEM_ID="sysmem0",MEM_SIZE="32,8192",DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b011000,POSy=32'b0,INIT_MODE="mem_file",INITVAL_00="0x0400000000000000000000C533ECAF390F40543D0FC5F358F50FC382281E0E4C025455140AA2A803",INITVAL_01="0x3E0810DCF82043A3FCC2   ....   0",INITVAL_77="0x00",INITVAL_78="0x00",INITVAL_79="0x00",INITVAL_7A="0x00",INITVAL_7B="0x00",INITVAL_7C="0x00",INITVAL_7D="0x00",INITVAL_7E="0x00",INITVAL_7F="0x00"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528): compiling module DP16K(DATA_WIDTH_A="X2",DATA_WIDTH_B="X2",OUTREG_A="USED",OUTREG_B="USED",INITVAL_00="0x0400000000000000000000C533ECAF390F40543D0FC5F358F50FC382281E0E4C025455140AA2A803",INITVAL_01="0x3E0810DCF82043A3FCC2008EE2E0A01A0D81A888038BD3DC8F23CFF2E08104C3F2FC86040F018880",INITVAL_02="0x37815088220BCFA214470A401148FF35CFD3FCED0C054   ....   FD33C2730CD726443318D33CC802700C2604438CD83F856",INITVAL_09="0x00000000000000000000000000000000000000000000000000000000300A108C0050C131C401BC18",INIT_DATA="DYNAMIC"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(3810): compiling module lscc_ram_dp_true_core(FAMILY="LIFCL",MEM_ID="sysmem0",MEM_SIZE="32,8192",DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b011010,POSy=32'b0,INIT_MODE="mem_file",INITVAL_00="0x000000000000000000000143014CFE1701F20417394F51FC1F214D62FC0F25400164FF3FCFF3FC01",INITVAL_01="0x270C50549C3141F26453   ....   0",INITVAL_77="0x00",INITVAL_78="0x00",INITVAL_79="0x00",INITVAL_7A="0x00",INITVAL_7B="0x00",INITVAL_7C="0x00",INITVAL_7D="0x00",INITVAL_7E="0x00",INITVAL_7F="0x00"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528): compiling module DP16K(DATA_WIDTH_A="X2",DATA_WIDTH_B="X2",OUTREG_A="USED",OUTREG_B="USED",INITVAL_00="0x000000000000000000000143014CFE1701F20417394F51FC1F214D62FC0F25400164FF3FCFF3FC01",INITVAL_01="0x270C50549C3141F2645307C76344711C4541FCCC13CD5154F53D0540F863274D1054D30003018480",INITVAL_02="0x154C10CC330C45F3004F0FCF804CDD1F45F1545737804   ....   56174851587D1840D1107D1548139410070191CC7F0DC03",INITVAL_09="0x0000000000000000000000000000000000000000000000000000000030C12CCC00FC0104C410A8C1",INIT_DATA="DYNAMIC"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(3810): compiling module lscc_ram_dp_true_core(FAMILY="LIFCL",MEM_ID="sysmem0",MEM_SIZE="32,8192",DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b011100,POSy=32'b0,INIT_MODE="mem_file",INITVAL_00="0x3000000000000000000001038200F02B8A31E00B320F22FC2F2A0C22A4E001459088FF3FCFF3FC01",INITVAL_01="0x0B4002682D0009F2A824   ....   0",INITVAL_77="0x00",INITVAL_78="0x00",INITVAL_79="0x00",INITVAL_7A="0x00",INITVAL_7B="0x00",INITVAL_7C="0x00",INITVAL_7D="0x00",INITVAL_7E="0x00",INITVAL_7F="0x00"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528): compiling module DP16K(DATA_WIDTH_A="X2",DATA_WIDTH_B="X2",OUTREG_A="USED",OUTREG_B="USED",INITVAL_00="0x3000000000000000000001038200F02B8A31E00B320F22FC2F2A0C22A4E001459088FF3FCFF3FC01",INITVAL_01="0x0B4002682D0009F2A82402CAA3A8800D8A80FCD011CC8384E93A02023893228A00389F1487010C0F",INITVAL_02="0x008180CC330C88F3580C0FCF720C003F04F070A8334E0   ....   3D030813004C0008030030100810404820000108DC0D003",INITVAL_09="0x00000000000000000000000000000000000000000000000000000000208D088800388A2E88000000",INIT_DATA="DYNAMIC"). VERI-1018
INFO <35901018> - synthesis: c:/lscc/radiant/2023.2/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v(3810): compiling module lscc_ram_dp_true_core(FAMILY="LIFCL",MEM_ID="sysmem0",MEM_SIZE="32,8192",DATA_WIDTH_A=32'b010,BYTE_ENABLE_A=1,DATA_WIDTH_B=32'b010,BYTE_ENABLE_B=1,POSx=32'b011110,POSy=32'b0,INIT_MODE="mem_file",INITVAL_00="0x000000000000000000000943B040F1038C3058133C4FC0FC4F2C0E800C1515458210FF3FCFF3FC00",INITVAL_01="0x3B0E6288EC398AF04403   ....   0",INITVAL_77="0x00",INITVAL_78="0x00",INITVAL_79="0x00",INITVAL_7A="0x00",INITVAL_7B="0x00",INITVAL_7C="0x00",INITVAL_7D="0x00",INITVAL_7E="0x00",INITVAL_7F="0x00"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.2/ispfpga/../cae_library/synthesis/verilog/lfd2nx.v(528): compiling module DP16K(DATA_WIDTH_A="X2",DATA_WIDTH_B="X2",OUTREG_A="USED",OUTREG_B="USED",INITVAL_00="0x000000000000000000000943B040F1038C3058133C4FC0FC4F2C0E800C1515458210FF3FCFF3FC00",INITVAL_01="0x3B0E6288EC398AF0440324C60340392C0402FCCE13CC2328C63140B0380328416070370082020080",INITVAL_02="0x220C60CC330F01F3048C0FCF118C283F8AF2BC003B058   ....   AA0700B308E91082A2002A220000AC2C0042010CFC0E003",INITVAL_09="0x0000000000000000000000000000000000000000000000000000000010451444000041154650544B",INIT_DATA="DYNAMIC"). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/sysmem0/2.1.0/rtl/sysmem0.v(395): compiling module sysmem0_ipgen_lscc_ahblmem_arbiter(ADDR_WIDTH=32'b01101,RESET_MODE="sync"). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(11): compiling module uart0. VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(2572): compiling module uart0_ipgen_lscc_uart(SYS_CLOCK_FREQ=18.0,CLK_DIVISOR=156). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(478): compiling module uart0_ipgen_lscc_uart_intface(CLK_IN_MHZ=18.0,CLK_DIVISOR=156). VERI-1018
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(1354): compiling module uart0_ipgen_lscc_uart_rxcver. VERI-1018
WARNING <35901209> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(1642): expression size 32 truncated to fit in target size 4. VERI-1209
INFO <35901018> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(1998): compiling module uart0_ipgen_lscc_uart_txmitt. VERI-1018
WARNING <35901209> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(2306): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING <35931002> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(2049): net thr_rd_int does not have a driver. VDB-1002
WARNING <35931002> - synthesis: c:/users/javos/propellocal/mycpu/mycpu/lib/latticesemi.com/ip/uart0/1.3.0/rtl/uart0.v(2050): net thr_rd_delay does not have a driver. VDB-1002
LSE: Compile Design done

