{
    "e16-co502-RISCV-Pipeline-CPU-Implimentation-Group2": {
        "title": "RISCV Pipeline CPU Implimentation Group2",
        "description": "This is the RISC-V ISA implementation by Group 2",
        "batch": "E16",
        "category": "Advanced Computer Architecture (CO502)",
        "project_url": "https://projects.ce.pdn.ac.lk/co502/e16/RISCV-Pipeline-CPU-Implimentation-Group2",
        "cover_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/cover_page.jpg",
        "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg",
        "repo_url": "https://github.com/cepdnaclk/e16-co502-RISCV-Pipeline-CPU-Implimentation-Group2",
        "page_url": "https://cepdnaclk.github.io/e16-co502-RISCV-Pipeline-CPU-Implimentation-Group2",
        "data_url": "https://cepdnaclk.github.io/e16-co502-RISCV-Pipeline-CPU-Implimentation-Group2/data/index.json"
    },
    "e16-co502-RISCV-pipeline-cpu-implementation-group04": {
        "title": "RISCV pipeline cpu implementation group04",
        "description": "This is Advance Computer Architecture project of implementing Piplined Proccesor according to the RISC-V Instruction set",
        "batch": "E16",
        "category": "Advanced Computer Architecture (CO502)",
        "project_url": "https://projects.ce.pdn.ac.lk/co502/e16/RISCV-pipeline-cpu-implementation-group04",
        "cover_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/cover_page.jpg",
        "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg",
        "repo_url": "https://github.com/cepdnaclk/e16-co502-RISCV-pipeline-cpu-implementation-group04",
        "page_url": "https://cepdnaclk.github.io/e16-co502-RISCV-pipeline-cpu-implementation-group04",
        "data_url": "https://cepdnaclk.github.io/e16-co502-RISCV-pipeline-cpu-implementation-group04/data/index.json"
    },
    "e16-co502-RV32IM-NoC-implementation": {
        "title": "RV32IM NoC implementation",
        "description": "",
        "batch": "E16",
        "category": "Advanced Computer Architecture (CO502)",
        "project_url": "https://projects.ce.pdn.ac.lk/co502/e16/RV32IM-NoC-implementation",
        "cover_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/cover_page.jpg",
        "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg",
        "repo_url": "https://github.com/cepdnaclk/e16-co502-RV32IM-NoC-implementation",
        "page_url": "https://cepdnaclk.github.io/e16-co502-RV32IM-NoC-implementation",
        "data_url": "https://cepdnaclk.github.io/e16-co502-RV32IM-NoC-implementation/data/index.json"
    },
    "e16-co502-RV32IM-pipeline-implementation-group1": {
        "title": "RV32IM pipeline implementation group1",
        "description": "The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pipeline CPU supports the entire RV32IM ISA which contains 45 instructions. The designed pipeline CPU was implemented using behavioral modeling in verilogHDL and icarus Verilog was used compile and simulate. gtkWave was used to observe the behavior.",
        "batch": "E16",
        "category": "Advanced Computer Architecture (CO502)",
        "project_url": "https://projects.ce.pdn.ac.lk/co502/e16/RV32IM-pipeline-implementation-group1",
        "cover_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/cover_page.jpg",
        "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg",
        "repo_url": "https://github.com/cepdnaclk/e16-co502-RV32IM-pipeline-implementation-group1",
        "page_url": "https://cepdnaclk.github.io/e16-co502-RV32IM-pipeline-implementation-group1",
        "data_url": "https://cepdnaclk.github.io/e16-co502-RV32IM-pipeline-implementation-group1/data/index.json"
    },
    "e16-co502-RV32IM-pipeline-implementation-group3": {
        "title": "RV32IM pipeline implementation group3",
        "description": "CPU and memory system including cache memory implementation according to the RISC-V Instruction set",
        "batch": "E16",
        "category": "Advanced Computer Architecture (CO502)",
        "project_url": "https://projects.ce.pdn.ac.lk/co502/e16/RV32IM-pipeline-implementation-group3",
        "cover_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/cover_page.jpg",
        "thumbnail_url": "https://projects.ce.pdn.ac.lk/data/categories/co502/thumbnail.jpg",
        "repo_url": "https://github.com/cepdnaclk/e16-co502-RV32IM-pipeline-implementation-group3",
        "page_url": "https://cepdnaclk.github.io/e16-co502-RV32IM-pipeline-implementation-group3",
        "data_url": "https://cepdnaclk.github.io/e16-co502-RV32IM-pipeline-implementation-group3/data/index.json"
    }
}