${PROJECT_ROOT}/simulation/altera_mf.v

#+incdir+${PROJECT_ROOT}/rtl/import

${PROJECT_ROOT}/rtl/lib/swrvr_clib.v
${PROJECT_ROOT}/rtl/lib/swrvr_dlib.v
${PROJECT_ROOT}/rtl/c7bexu_byp.v
${PROJECT_ROOT}/rtl/c7bexu_byplog.v
