extern MeshHeader2 _MIZUsin_room_0_meshHeader_000001D0;
extern MeshEntry2 _MIZUsin_room_0_meshDListEntry_000001DC[45];
extern Gfx _MIZUsin_room_0_dlist_000051B8[];
extern Vtx_t _MIZUsin_room_0_vertices_00004F08[32];
extern Vtx_t _MIZUsin_room_0_vertices_00005108[3];
extern Vtx_t _MIZUsin_room_0_vertices_00005138[8];
extern Gfx _MIZUsin_room_0_dlist_00003880[];
extern Vtx_t _MIZUsin_room_0_vertices_00003450[32];
extern Vtx_t _MIZUsin_room_0_vertices_00003650[27];
extern Vtx_t _MIZUsin_room_0_vertices_00003800[8];
extern Gfx _MIZUsin_room_0_dlist_00003320[];
extern Vtx_t _MIZUsin_room_0_vertices_000030C0[30];
extern Vtx_t _MIZUsin_room_0_vertices_000032A0[8];
extern Gfx _MIZUsin_room_0_dlist_00002F60[];
extern Vtx_t _MIZUsin_room_0_vertices_00002BE0[32];
extern Vtx_t _MIZUsin_room_0_vertices_00002DE0[16];
extern Vtx_t _MIZUsin_room_0_vertices_00002EE0[8];
extern Gfx _MIZUsin_room_0_dlist_000014A0[];
extern Vtx_t _MIZUsin_room_0_vertices_00001220[32];
extern Vtx_t _MIZUsin_room_0_vertices_00001420[8];
extern Gfx _MIZUsin_room_0_dlist_000010A8[];
extern Vtx_t _MIZUsin_room_0_vertices_00000CA8[32];
extern Vtx_t _MIZUsin_room_0_vertices_00000EA8[24];
extern Vtx_t _MIZUsin_room_0_vertices_00001028[8];
extern Gfx _MIZUsin_room_0_dlist_00004778[];
extern Vtx_t _MIZUsin_room_0_vertices_000042E8[65];
extern Vtx_t _MIZUsin_room_0_vertices_000046F8[8];
#define _MIZUsin_room_0_vertices_000044C8 ((u32)_MIZUsin_room_0_vertices_000042E8 + 0x000001E0)
#define _MIZUsin_room_0_vertices_000046B8 ((u32)_MIZUsin_room_0_vertices_000042E8 + 0x000003D0)
extern Gfx _MIZUsin_room_0_dlist_00015330[];
extern Vtx_t _MIZUsin_room_0_vertices_00015170[20];
extern Vtx_t _MIZUsin_room_0_vertices_000152B0[8];
extern Gfx _MIZUsin_room_0_dlist_00003E38[];
extern Vtx_t _MIZUsin_room_0_vertices_000039F8[30];
extern Vtx_t _MIZUsin_room_0_vertices_00003BD8[8];
extern Vtx_t _MIZUsin_room_0_vertices_00003C58[12];
extern Vtx_t _MIZUsin_room_0_vertices_00003D18[10];
extern Vtx_t _MIZUsin_room_0_vertices_00003DB8[8];
extern u64 _MIZUsin_room_0_tex_000125F8[];
extern Gfx _MIZUsin_room_0_dlist_000027C8[];
extern Vtx_t _MIZUsin_room_0_vertices_00001E98[22];
extern Vtx_t _MIZUsin_room_0_vertices_00001FF8[4];
extern Vtx_t _MIZUsin_room_0_vertices_00002038[18];
extern Vtx_t _MIZUsin_room_0_vertices_00002158[20];
extern Vtx_t _MIZUsin_room_0_vertices_00002298[8];
extern Vtx_t _MIZUsin_room_0_vertices_00002318[4];
extern Vtx_t _MIZUsin_room_0_vertices_00002358[55];
extern Vtx_t _MIZUsin_room_0_vertices_000026C8[4];
extern Vtx_t _MIZUsin_room_0_vertices_00002708[4];
extern Vtx_t _MIZUsin_room_0_vertices_00002748[8];
extern u64 _MIZUsin_room_0_tex_0000F5F8[];
extern u64 _MIZUsin_room_0_tex_000125F8[];
#define _MIZUsin_room_0_vertices_00002538 ((u32)_MIZUsin_room_0_vertices_00002358 + 0x000001E0)
extern Gfx _MIZUsin_room_0_dlist_00015078[];
extern Vtx_t _MIZUsin_room_0_vertices_00014FB8[4];
extern Vtx_t _MIZUsin_room_0_vertices_00014FF8[8];
extern u64 _MIZUsin_room_0_tex_00015428[];
extern Gfx _MIZUsin_room_0_dlist_00014EC0[];
extern Vtx_t _MIZUsin_room_0_vertices_00014E00[4];
extern Vtx_t _MIZUsin_room_0_vertices_00014E40[8];
extern u64 _MIZUsin_room_0_tex_00015428[];
extern Gfx _MIZUsin_room_0_dlist_00007AC0[];
extern Vtx_t _MIZUsin_room_0_vertices_00007720[32];
extern Vtx_t _MIZUsin_room_0_vertices_00007920[18];
extern Vtx_t _MIZUsin_room_0_vertices_00007A40[8];
extern u64 _MIZUsin_room_0_tex_0000DDF8[];
extern Gfx _MIZUsin_room_0_dlist_00007620[];
extern Vtx_t _MIZUsin_room_0_vertices_00007480[18];
extern Vtx_t _MIZUsin_room_0_vertices_000075A0[8];
extern u64 _MIZUsin_room_0_tex_0000DDF8[];
extern Gfx _MIZUsin_room_0_dlist_00007D78[];
extern Vtx_t _MIZUsin_room_0_vertices_00007C58[10];
extern Vtx_t _MIZUsin_room_0_vertices_00007CF8[8];
extern u64 _MIZUsin_room_0_tex_0000DDF8[];
extern Gfx _MIZUsin_room_0_dlist_00007370[];
extern Vtx_t _MIZUsin_room_0_vertices_000071B0[20];
extern Vtx_t _MIZUsin_room_0_vertices_000072F0[8];
extern u64 _MIZUsin_room_0_tex_0000DDF8[];
extern Gfx _MIZUsin_room_0_dlist_00006C60[];
extern Vtx_t _MIZUsin_room_0_vertices_000068E0[32];
extern Vtx_t _MIZUsin_room_0_vertices_00006AE0[16];
extern Vtx_t _MIZUsin_room_0_vertices_00006BE0[8];
extern u64 _MIZUsin_room_0_tex_0000DDF8[];
extern Gfx _MIZUsin_room_0_dlist_00007050[];
extern Vtx_t _MIZUsin_room_0_vertices_00006DD0[32];
extern Vtx_t _MIZUsin_room_0_vertices_00006FD0[8];
extern u64 _MIZUsin_room_0_tex_0000DDF8[];
extern Gfx _MIZUsin_room_0_dlist_000062E0[];
extern Vtx_t _MIZUsin_room_0_vertices_000060D0[25];
extern Vtx_t _MIZUsin_room_0_vertices_00006260[8];
extern u64 _MIZUsin_room_0_tex_00012DF8[];
extern Gfx _MIZUsin_room_0_dlist_000067C8[];
extern Vtx_t _MIZUsin_room_0_vertices_00006608[20];
extern Vtx_t _MIZUsin_room_0_vertices_00006748[8];
extern u64 _MIZUsin_room_0_tex_0000E5F8[];
extern Gfx _MIZUsin_room_0_dlist_00006508[];
extern Vtx_t _MIZUsin_room_0_vertices_00006438[5];
extern Vtx_t _MIZUsin_room_0_vertices_00006488[8];
extern u64 _MIZUsin_room_0_tex_0000E5F8[];
extern Gfx _MIZUsin_room_0_dlist_000008F0[];
extern Vtx_t _MIZUsin_room_0_vertices_000004B0[32];
extern Vtx_t _MIZUsin_room_0_vertices_000006B0[24];
extern Vtx_t _MIZUsin_room_0_vertices_00000830[4];
extern Vtx_t _MIZUsin_room_0_vertices_00000870[8];
extern u64 _MIZUsin_room_0_tex_0000CDF8[];
extern u64 _MIZUsin_room_0_tex_0000D5F8[];
extern Gfx _MIZUsin_room_0_dlist_00005428[];
extern Vtx_t _MIZUsin_room_0_vertices_00005308[10];
extern Vtx_t _MIZUsin_room_0_vertices_000053A8[8];
extern u64 _MIZUsin_room_0_tex_000125F8[];
extern Gfx _MIZUsin_room_0_dlist_00000B98[];
extern Vtx_t _MIZUsin_room_0_vertices_00000A68[11];
extern Vtx_t _MIZUsin_room_0_vertices_00000B18[8];
extern u64 _MIZUsin_room_0_tex_000125F8[];
extern Gfx _MIZUsin_room_0_dlist_00001A10[];
extern Vtx_t _MIZUsin_room_0_vertices_00001870[18];
extern Vtx_t _MIZUsin_room_0_vertices_00001990[8];
extern u64 _MIZUsin_room_0_tex_000125F8[];
extern Gfx _MIZUsin_room_0_dlist_000041C0[];
extern Vtx_t _MIZUsin_room_0_vertices_00004050[15];
extern Vtx_t _MIZUsin_room_0_vertices_00004140[8];
extern u64 _MIZUsin_room_0_tex_000125F8[];
extern Gfx _MIZUsin_room_0_dlist_00001750[];
extern Vtx_t _MIZUsin_room_0_vertices_000015E0[15];
extern Vtx_t _MIZUsin_room_0_vertices_000016D0[8];
extern u64 _MIZUsin_room_0_tex_000125F8[];
extern Gfx _MIZUsin_room_0_dlist_00008B98[];
extern Vtx_t _MIZUsin_room_0_vertices_00007E88[32];
extern Vtx_t _MIZUsin_room_0_vertices_00008088[32];
extern Vtx_t _MIZUsin_room_0_vertices_00008288[32];
extern Vtx_t _MIZUsin_room_0_vertices_00008488[32];
extern Vtx_t _MIZUsin_room_0_vertices_00008688[63];
extern Vtx_t _MIZUsin_room_0_vertices_00008A78[10];
extern Vtx_t _MIZUsin_room_0_vertices_00008B18[8];
extern u64 _MIZUsin_room_0_tex_0000F5F8[];
#define _MIZUsin_room_0_vertices_00008878 ((u32)_MIZUsin_room_0_vertices_00008688 + 0x000001F0)
extern Gfx _MIZUsin_room_0_dlist_00005B48[];
extern Vtx_t _MIZUsin_room_0_vertices_000059C8[16];
extern Vtx_t _MIZUsin_room_0_vertices_00005AC8[8];
extern u64 _MIZUsin_room_0_tex_0000F5F8[];
extern Gfx _MIZUsin_room_0_dlist_00005870[];
extern Vtx_t _MIZUsin_room_0_vertices_00005540[32];
extern Vtx_t _MIZUsin_room_0_vertices_00005740[11];
extern Vtx_t _MIZUsin_room_0_vertices_000057F0[8];
extern u64 _MIZUsin_room_0_tex_0000F5F8[];
extern Gfx _MIZUsin_room_0_dlist_00005F78[];
extern Vtx_t _MIZUsin_room_0_vertices_00005C58[42];
extern Vtx_t _MIZUsin_room_0_vertices_00005EF8[8];
extern u64 _MIZUsin_room_0_tex_0000F5F8[];
#define _MIZUsin_room_0_vertices_00005E38 ((u32)_MIZUsin_room_0_vertices_00005C58 + 0x000001E0)
extern Gfx _MIZUsin_room_0_dlist_00009560[];
extern Vtx_t _MIZUsin_room_0_vertices_00008E50[105];
extern Vtx_t _MIZUsin_room_0_vertices_000094E0[8];
extern u64 _MIZUsin_room_0_tex_0000F5F8[];
#define _MIZUsin_room_0_vertices_00009040 ((u32)_MIZUsin_room_0_vertices_00008E50 + 0x000001F0)
#define _MIZUsin_room_0_vertices_00009230 ((u32)_MIZUsin_room_0_vertices_00008E50 + 0x000003E0)
#define _MIZUsin_room_0_vertices_00009420 ((u32)_MIZUsin_room_0_vertices_00008E50 + 0x000005D0)
extern Gfx _MIZUsin_room_0_dlist_0000CB60[];
extern Vtx_t _MIZUsin_room_0_vertices_0000C960[24];
extern Vtx_t _MIZUsin_room_0_vertices_0000CAE0[8];
extern u64 _MIZUsin_room_0_tex_0000EDF8[];
extern Gfx _MIZUsin_room_0_dlist_0000C180[];
extern Vtx_t _MIZUsin_room_0_vertices_0000BE50[43];
extern Vtx_t _MIZUsin_room_0_vertices_0000C100[8];
extern u64 _MIZUsin_room_0_tex_00011DF8[];
#define _MIZUsin_room_0_vertices_0000C040 ((u32)_MIZUsin_room_0_vertices_0000BE50 + 0x000001F0)
extern Gfx _MIZUsin_room_0_dlist_0000B018[];
extern Vtx_t _MIZUsin_room_0_vertices_0000AD48[37];
extern Vtx_t _MIZUsin_room_0_vertices_0000AF98[8];
extern u64 _MIZUsin_room_0_tex_00010DF8[];
#define _MIZUsin_room_0_vertices_0000AF38 ((u32)_MIZUsin_room_0_vertices_0000AD48 + 0x000001F0)
extern Gfx _MIZUsin_room_0_dlist_0000B328[];
extern Vtx_t _MIZUsin_room_0_vertices_0000B188[18];
extern Vtx_t _MIZUsin_room_0_vertices_0000B2A8[8];
extern u64 _MIZUsin_room_0_tex_00010DF8[];
extern Gfx _MIZUsin_room_0_dlist_0000B730[];
extern Vtx_t _MIZUsin_room_0_vertices_0000B440[39];
extern Vtx_t _MIZUsin_room_0_vertices_0000B6B0[8];
extern u64 _MIZUsin_room_0_tex_00010DF8[];
#define _MIZUsin_room_0_vertices_0000B620 ((u32)_MIZUsin_room_0_vertices_0000B440 + 0x000001E0)
extern Gfx _MIZUsin_room_0_dlist_0000ABB8[];
extern Vtx_t _MIZUsin_room_0_vertices_0000A708[32];
extern Vtx_t _MIZUsin_room_0_vertices_0000A908[35];
extern Vtx_t _MIZUsin_room_0_vertices_0000AB38[8];
extern u64 _MIZUsin_room_0_tex_0000FDF8[];
#define _MIZUsin_room_0_vertices_0000AAF8 ((u32)_MIZUsin_room_0_vertices_0000A908 + 0x000001F0)
extern Gfx _MIZUsin_room_0_dlist_0000BCC8[];
extern Vtx_t _MIZUsin_room_0_vertices_0000B8A8[32];
extern Vtx_t _MIZUsin_room_0_vertices_0000BAA8[26];
extern Vtx_t _MIZUsin_room_0_vertices_0000BC48[8];
extern u64 _MIZUsin_room_0_tex_000115F8[];
extern Gfx _MIZUsin_room_0_dlist_0000A550[];
extern Vtx_t _MIZUsin_room_0_vertices_00009F10[32];
extern Vtx_t _MIZUsin_room_0_vertices_0000A110[32];
extern Vtx_t _MIZUsin_room_0_vertices_0000A310[28];
extern Vtx_t _MIZUsin_room_0_vertices_0000A4D0[8];
extern u64 _MIZUsin_room_0_tex_000105F8[];
extern Gfx _MIZUsin_room_0_dlist_00001D70[];
extern Vtx_t _MIZUsin_room_0_vertices_00001B30[28];
extern Vtx_t _MIZUsin_room_0_vertices_00001CF0[8];
extern Gfx _MIZUsin_room_0_dlist_00004D90[];
extern Vtx_t _MIZUsin_room_0_vertices_00004910[32];
extern Vtx_t _MIZUsin_room_0_vertices_00004B10[32];
extern Vtx_t _MIZUsin_room_0_vertices_00004D10[8];
extern Gfx _MIZUsin_room_0_dlist_0000C5D8[];
extern Vtx_t _MIZUsin_room_0_vertices_0000C2D8[32];
extern Vtx_t _MIZUsin_room_0_vertices_0000C4D8[8];
extern Vtx_t _MIZUsin_room_0_vertices_0000C558[8];
extern u64 _MIZUsin_room_0_tex_00013DF8[];
extern Gfx _MIZUsin_room_0_dlist_0000C840[];
extern Vtx_t _MIZUsin_room_0_vertices_0000C720[6];
extern Vtx_t _MIZUsin_room_0_vertices_0000C780[4];
extern Vtx_t _MIZUsin_room_0_vertices_0000C7C0[8];
extern u64 _MIZUsin_room_0_tex_000135F8[];
extern Gfx _MIZUsin_room_0_dlist_00009D60[];
extern Vtx_t _MIZUsin_room_0_vertices_00009760[32];
extern Vtx_t _MIZUsin_room_0_vertices_00009960[32];
extern Vtx_t _MIZUsin_room_0_vertices_00009B60[24];
extern Vtx_t _MIZUsin_room_0_vertices_00009CE0[8];
extern u64 _MIZUsin_room_0_tex_000145F8[];
s16 _MIZUsin_room_0_objectList_00000040[];
extern ActorEntry _MIZUsin_room_0_actorList_0000004C[24];

extern SCmdEchoSettings _MIZUsin_room_0_set0000_cmd00;
extern SCmdRoomBehavior _MIZUsin_room_0_set0000_cmd01;
extern SCmdSkyboxDisables _MIZUsin_room_0_set0000_cmd02;
extern SCmdTimeSettings _MIZUsin_room_0_set0000_cmd03;
extern SCmdMesh _MIZUsin_room_0_set0000_cmd04;
extern SCmdObjectList _MIZUsin_room_0_set0000_cmd05;
extern SCmdActorList _MIZUsin_room_0_set0030_cmd06;
extern SCmdEndMarker _MIZUsin_room_0_set0000_cmd07;





extern SCmdEchoSettings _MIZUsin_room_0_set0000_cmd00;

extern SCmdRoomBehavior _MIZUsin_room_0_set0000_cmd01;

extern SCmdSkyboxDisables _MIZUsin_room_0_set0000_cmd02;

extern SCmdTimeSettings _MIZUsin_room_0_set0000_cmd03;

extern SCmdMesh _MIZUsin_room_0_set0000_cmd04;

extern SCmdObjectList _MIZUsin_room_0_set0000_cmd05;

extern SCmdActorList _MIZUsin_room_0_set0030_cmd06;

extern SCmdEndMarker _MIZUsin_room_0_set0000_cmd07;















































