INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:56:52 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.346ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.665ns period=7.330ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.665ns period=7.330ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.330ns  (clk rise@7.330ns - clk rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 2.305ns (31.488%)  route 5.015ns (68.512%))
  Logic Levels:           24  (CARRY4=11 LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.813 - 7.330 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2492, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X36Y113        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y113        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=51, routed)          0.443     1.167    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X37Y112        LUT5 (Prop_lut5_I0_O)        0.043     1.210 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.210    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X37Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.461 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.461    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X37Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.510 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.510    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X37Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.559 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.559    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.704 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3/O[3]
                         net (fo=4, routed)           0.492     2.196    lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3_n_4
    SLICE_X36Y118        LUT3 (Prop_lut3_I1_O)        0.120     2.316 f  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_9/O
                         net (fo=33, routed)          0.414     2.730    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_15
    SLICE_X39Y120        LUT6 (Prop_lut6_I5_O)        0.043     2.773 f  lsq1/handshake_lsq_lsq1_core/dataReg[24]_i_3/O
                         net (fo=1, routed)           0.423     3.196    lsq1/handshake_lsq_lsq1_core/dataReg[24]_i_3_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I1_O)        0.043     3.239 f  lsq1/handshake_lsq_lsq1_core/dataReg[24]_i_1/O
                         net (fo=5, routed)           0.362     3.601    load2/data_tehb/control/lsq1_ldData_0[24]
    SLICE_X38Y125        LUT3 (Prop_lut3_I2_O)        0.043     3.644 f  load2/data_tehb/control/ltOp_carry__2_i_23/O
                         net (fo=4, routed)           0.447     4.091    load2/data_tehb/control/load2_dataOut[1]
    SLICE_X40Y124        LUT6 (Prop_lut6_I4_O)        0.043     4.134 r  load2/data_tehb/control/ltOp_carry_i_10/O
                         net (fo=8, routed)           0.100     4.234    load2/data_tehb/control/ltOp_carry_i_10_n_0
    SLICE_X40Y124        LUT4 (Prop_lut4_I3_O)        0.043     4.277 r  load2/data_tehb/control/level4_c1[23]_i_4/O
                         net (fo=53, routed)          0.261     4.538    load2/data_tehb/control/level4_c1[23]_i_4_n_0
    SLICE_X39Y122        LUT6 (Prop_lut6_I5_O)        0.043     4.581 f  load2/data_tehb/control/level4_c1[8]_i_3/O
                         net (fo=5, routed)           0.239     4.820    load2/data_tehb/control/dataReg_reg[6]
    SLICE_X39Y122        LUT6 (Prop_lut6_I5_O)        0.043     4.863 r  load2/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.188     5.051    addf0/operator/DI[3]
    SLICE_X37Y122        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.235 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.235    addf0/operator/ltOp_carry_n_0
    SLICE_X37Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.284 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.284    addf0/operator/ltOp_carry__0_n_0
    SLICE_X37Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.333 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.007     5.340    addf0/operator/ltOp_carry__1_n_0
    SLICE_X37Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.389 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.389    addf0/operator/ltOp_carry__2_n_0
    SLICE_X37Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.516 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, routed)          0.426     5.942    load2/data_tehb/control/CO[0]
    SLICE_X36Y123        LUT4 (Prop_lut4_I3_O)        0.136     6.078 r  load2/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.078    addf0/operator/ps_c1_reg[3][0]
    SLICE_X36Y123        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     6.305 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.305    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X36Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.409 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=5, routed)           0.308     6.716    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X36Y125        LUT4 (Prop_lut4_I2_O)        0.120     6.836 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=8, routed)           0.176     7.012    load2/data_tehb/control/ps_c1_reg[3]
    SLICE_X36Y126        LUT5 (Prop_lut5_I0_O)        0.043     7.055 f  load2/data_tehb/control/level4_c1[9]_i_4/O
                         net (fo=11, routed)          0.440     7.495    load2/data_tehb/control/level4_c1[9]_i_4_n_0
    SLICE_X23Y126        LUT3 (Prop_lut3_I1_O)        0.043     7.538 r  load2/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.290     7.828    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X23Y125        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.330     7.330 r  
                                                      0.000     7.330 r  clk (IN)
                         net (fo=2492, unset)         0.483     7.813    addf0/operator/RightShifterComponent/clk
    SLICE_X23Y125        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.813    
                         clock uncertainty           -0.035     7.777    
    SLICE_X23Y125        FDRE (Setup_fdre_C_R)       -0.295     7.482    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                 -0.346    




