
5_ADC_SingleConversion.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003104  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  080032a4  080032a4  000132a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003358  08003358  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003358  08003358  00013358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003360  08003360  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003360  08003360  00013360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003364  08003364  00013364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003368  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000070  080033d8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  080033d8  00020130  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006bc5  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001618  00000000  00000000  00026c65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000728  00000000  00000000  00028280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000658  00000000  00000000  000289a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016bb7  00000000  00000000  00029000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008d25  00000000  00000000  0003fbb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c3b8  00000000  00000000  000488dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d4c94  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002408  00000000  00000000  000d4ce4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800328c 	.word	0x0800328c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	0800328c 	.word	0x0800328c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000588:	4b0e      	ldr	r3, [pc, #56]	; (80005c4 <HAL_Init+0x40>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a0d      	ldr	r2, [pc, #52]	; (80005c4 <HAL_Init+0x40>)
 800058e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000592:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000594:	4b0b      	ldr	r3, [pc, #44]	; (80005c4 <HAL_Init+0x40>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a0a      	ldr	r2, [pc, #40]	; (80005c4 <HAL_Init+0x40>)
 800059a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800059e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005a0:	4b08      	ldr	r3, [pc, #32]	; (80005c4 <HAL_Init+0x40>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a07      	ldr	r2, [pc, #28]	; (80005c4 <HAL_Init+0x40>)
 80005a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ac:	2003      	movs	r0, #3
 80005ae:	f000 fcc9 	bl	8000f44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005b2:	200f      	movs	r0, #15
 80005b4:	f000 f810 	bl	80005d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005b8:	f000 f806 	bl	80005c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005bc:	2300      	movs	r3, #0
}
 80005be:	4618      	mov	r0, r3
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	40023c00 	.word	0x40023c00

080005c8 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
	...

080005d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005e0:	4b12      	ldr	r3, [pc, #72]	; (800062c <HAL_InitTick+0x54>)
 80005e2:	681a      	ldr	r2, [r3, #0]
 80005e4:	4b12      	ldr	r3, [pc, #72]	; (8000630 <HAL_InitTick+0x58>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	4619      	mov	r1, r3
 80005ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80005f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80005f6:	4618      	mov	r0, r3
 80005f8:	f000 fccb 	bl	8000f92 <HAL_SYSTICK_Config>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000602:	2301      	movs	r3, #1
 8000604:	e00e      	b.n	8000624 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	2b0f      	cmp	r3, #15
 800060a:	d80a      	bhi.n	8000622 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800060c:	2200      	movs	r2, #0
 800060e:	6879      	ldr	r1, [r7, #4]
 8000610:	f04f 30ff 	mov.w	r0, #4294967295
 8000614:	f000 fca1 	bl	8000f5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000618:	4a06      	ldr	r2, [pc, #24]	; (8000634 <HAL_InitTick+0x5c>)
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800061e:	2300      	movs	r3, #0
 8000620:	e000      	b.n	8000624 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000622:	2301      	movs	r3, #1
}
 8000624:	4618      	mov	r0, r3
 8000626:	3708      	adds	r7, #8
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	20000008 	.word	0x20000008
 8000630:	20000004 	.word	0x20000004
 8000634:	20000000 	.word	0x20000000

08000638 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800063c:	4b06      	ldr	r3, [pc, #24]	; (8000658 <HAL_IncTick+0x20>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	461a      	mov	r2, r3
 8000642:	4b06      	ldr	r3, [pc, #24]	; (800065c <HAL_IncTick+0x24>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	4413      	add	r3, r2
 8000648:	4a04      	ldr	r2, [pc, #16]	; (800065c <HAL_IncTick+0x24>)
 800064a:	6013      	str	r3, [r2, #0]
}
 800064c:	bf00      	nop
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	20000004 	.word	0x20000004
 800065c:	2000008c 	.word	0x2000008c

08000660 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  return uwTick;
 8000664:	4b03      	ldr	r3, [pc, #12]	; (8000674 <HAL_GetTick+0x14>)
 8000666:	681b      	ldr	r3, [r3, #0]
}
 8000668:	4618      	mov	r0, r3
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	2000008c 	.word	0x2000008c

08000678 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000680:	2300      	movs	r3, #0
 8000682:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if(hadc == NULL)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d101      	bne.n	800068e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800068a:	2301      	movs	r3, #1
 800068c:	e033      	b.n	80006f6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000692:	2b00      	cmp	r3, #0
 8000694:	d109      	bne.n	80006aa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000696:	6878      	ldr	r0, [r7, #4]
 8000698:	f000 f831 	bl	80006fe <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	2200      	movs	r2, #0
 80006a0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	2200      	movs	r2, #0
 80006a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ae:	f003 0310 	and.w	r3, r3, #16
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d118      	bne.n	80006e8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ba:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80006be:	f023 0302 	bic.w	r3, r3, #2
 80006c2:	f043 0202 	orr.w	r2, r3, #2
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80006ca:	6878      	ldr	r0, [r7, #4]
 80006cc:	f000 fa8c 	bl	8000be8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	2200      	movs	r2, #0
 80006d4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006da:	f023 0303 	bic.w	r3, r3, #3
 80006de:	f043 0201 	orr.w	r2, r3, #1
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	641a      	str	r2, [r3, #64]	; 0x40
 80006e6:	e001      	b.n	80006ec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80006e8:	2301      	movs	r3, #1
 80006ea:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	2200      	movs	r2, #0
 80006f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80006f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	3710      	adds	r7, #16
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}

080006fe <HAL_ADC_MspInit>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80006fe:	b480      	push	{r7}
 8000700:	b083      	sub	sp, #12
 8000702:	af00      	add	r7, sp, #0
 8000704:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_MspInit could be implemented in the user file
   */
}
 8000706:	bf00      	nop
 8000708:	370c      	adds	r7, #12
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
	...

08000714 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000714:	b480      	push	{r7}
 8000716:	b085      	sub	sp, #20
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800071c:	2300      	movs	r3, #0
 800071e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000726:	2b01      	cmp	r3, #1
 8000728:	d101      	bne.n	800072e <HAL_ADC_Start+0x1a>
 800072a:	2302      	movs	r3, #2
 800072c:	e08a      	b.n	8000844 <HAL_ADC_Start+0x130>
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	2201      	movs	r2, #1
 8000732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	689b      	ldr	r3, [r3, #8]
 800073c:	f003 0301 	and.w	r3, r3, #1
 8000740:	2b01      	cmp	r3, #1
 8000742:	d018      	beq.n	8000776 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	689a      	ldr	r2, [r3, #8]
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	f042 0201 	orr.w	r2, r2, #1
 8000752:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000754:	4b3e      	ldr	r3, [pc, #248]	; (8000850 <HAL_ADC_Start+0x13c>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a3e      	ldr	r2, [pc, #248]	; (8000854 <HAL_ADC_Start+0x140>)
 800075a:	fba2 2303 	umull	r2, r3, r2, r3
 800075e:	0c9a      	lsrs	r2, r3, #18
 8000760:	4613      	mov	r3, r2
 8000762:	005b      	lsls	r3, r3, #1
 8000764:	4413      	add	r3, r2
 8000766:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000768:	e002      	b.n	8000770 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800076a:	68bb      	ldr	r3, [r7, #8]
 800076c:	3b01      	subs	r3, #1
 800076e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d1f9      	bne.n	800076a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	689b      	ldr	r3, [r3, #8]
 800077c:	f003 0301 	and.w	r3, r3, #1
 8000780:	2b01      	cmp	r3, #1
 8000782:	d15e      	bne.n	8000842 <HAL_ADC_Start+0x12e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000788:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800078c:	f023 0301 	bic.w	r3, r3, #1
 8000790:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	685b      	ldr	r3, [r3, #4]
 800079e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d007      	beq.n	80007b6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80007ae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80007c2:	d106      	bne.n	80007d2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007c8:	f023 0206 	bic.w	r2, r3, #6
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	645a      	str	r2, [r3, #68]	; 0x44
 80007d0:	e002      	b.n	80007d8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	2200      	movs	r2, #0
 80007d6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2200      	movs	r2, #0
 80007dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80007e0:	4b1d      	ldr	r3, [pc, #116]	; (8000858 <HAL_ADC_Start+0x144>)
 80007e2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80007ec:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	685b      	ldr	r3, [r3, #4]
 80007f2:	f003 031f 	and.w	r3, r3, #31
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d10f      	bne.n	800081a <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	689b      	ldr	r3, [r3, #8]
 8000800:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000804:	2b00      	cmp	r3, #0
 8000806:	d11c      	bne.n	8000842 <HAL_ADC_Start+0x12e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	689a      	ldr	r2, [r3, #8]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000816:	609a      	str	r2, [r3, #8]
 8000818:	e013      	b.n	8000842 <HAL_ADC_Start+0x12e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4a0f      	ldr	r2, [pc, #60]	; (800085c <HAL_ADC_Start+0x148>)
 8000820:	4293      	cmp	r3, r2
 8000822:	d10e      	bne.n	8000842 <HAL_ADC_Start+0x12e>
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	689b      	ldr	r3, [r3, #8]
 800082a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800082e:	2b00      	cmp	r3, #0
 8000830:	d107      	bne.n	8000842 <HAL_ADC_Start+0x12e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	689a      	ldr	r2, [r3, #8]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000840:	609a      	str	r2, [r3, #8]
      }
    }
  }

  /* Return function status */
  return HAL_OK;
 8000842:	2300      	movs	r3, #0
}
 8000844:	4618      	mov	r0, r3
 8000846:	3714      	adds	r7, #20
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	20000008 	.word	0x20000008
 8000854:	431bde83 	.word	0x431bde83
 8000858:	40012300 	.word	0x40012300
 800085c:	40012000 	.word	0x40012000

08000860 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b084      	sub	sp, #16
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800086a:	2300      	movs	r3, #0
 800086c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	689b      	ldr	r3, [r3, #8]
 8000874:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000878:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800087c:	d113      	bne.n	80008a6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	689b      	ldr	r3, [r3, #8]
 8000884:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8000888:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800088c:	d10b      	bne.n	80008a6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000892:	f043 0220 	orr.w	r2, r3, #32
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	2200      	movs	r2, #0
 800089e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80008a2:	2301      	movs	r3, #1
 80008a4:	e05c      	b.n	8000960 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80008a6:	f7ff fedb 	bl	8000660 <HAL_GetTick>
 80008aa:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80008ac:	e01a      	b.n	80008e4 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008b4:	d016      	beq.n	80008e4 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d007      	beq.n	80008cc <HAL_ADC_PollForConversion+0x6c>
 80008bc:	f7ff fed0 	bl	8000660 <HAL_GetTick>
 80008c0:	4602      	mov	r2, r0
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	1ad3      	subs	r3, r2, r3
 80008c6:	683a      	ldr	r2, [r7, #0]
 80008c8:	429a      	cmp	r2, r3
 80008ca:	d20b      	bcs.n	80008e4 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d0:	f043 0204 	orr.w	r2, r3, #4
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	2200      	movs	r2, #0
 80008dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80008e0:	2303      	movs	r3, #3
 80008e2:	e03d      	b.n	8000960 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	f003 0302 	and.w	r3, r3, #2
 80008ee:	2b02      	cmp	r3, #2
 80008f0:	d1dd      	bne.n	80008ae <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	f06f 0212 	mvn.w	r2, #18
 80008fa:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000900:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	689b      	ldr	r3, [r3, #8]
 800090e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000912:	2b00      	cmp	r3, #0
 8000914:	d123      	bne.n	800095e <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800091a:	2b00      	cmp	r3, #0
 800091c:	d11f      	bne.n	800095e <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000924:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000928:	2b00      	cmp	r3, #0
 800092a:	d006      	beq.n	800093a <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	689b      	ldr	r3, [r3, #8]
 8000932:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8000936:	2b00      	cmp	r3, #0
 8000938:	d111      	bne.n	800095e <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800093e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800094a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800094e:	2b00      	cmp	r3, #0
 8000950:	d105      	bne.n	800095e <HAL_ADC_PollForConversion+0xfe>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000956:	f043 0201 	orr.w	r2, r3, #1
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800095e:	2300      	movs	r3, #0
}
 8000960:	4618      	mov	r0, r3
 8000962:	3710      	adds	r7, #16
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}

08000968 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000968:	b480      	push	{r7}
 800096a:	b083      	sub	sp, #12
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000976:	4618      	mov	r0, r3
 8000978:	370c      	adds	r7, #12
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr
	...

08000984 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000984:	b480      	push	{r7}
 8000986:	b085      	sub	sp, #20
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
 800098c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800098e:	2300      	movs	r3, #0
 8000990:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000998:	2b01      	cmp	r3, #1
 800099a:	d101      	bne.n	80009a0 <HAL_ADC_ConfigChannel+0x1c>
 800099c:	2302      	movs	r3, #2
 800099e:	e113      	b.n	8000bc8 <HAL_ADC_ConfigChannel+0x244>
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	2201      	movs	r2, #1
 80009a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	2b09      	cmp	r3, #9
 80009ae:	d925      	bls.n	80009fc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	68d9      	ldr	r1, [r3, #12]
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	b29b      	uxth	r3, r3
 80009bc:	461a      	mov	r2, r3
 80009be:	4613      	mov	r3, r2
 80009c0:	005b      	lsls	r3, r3, #1
 80009c2:	4413      	add	r3, r2
 80009c4:	3b1e      	subs	r3, #30
 80009c6:	2207      	movs	r2, #7
 80009c8:	fa02 f303 	lsl.w	r3, r2, r3
 80009cc:	43da      	mvns	r2, r3
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	400a      	ands	r2, r1
 80009d4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	68d9      	ldr	r1, [r3, #12]
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	689a      	ldr	r2, [r3, #8]
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	b29b      	uxth	r3, r3
 80009e6:	4618      	mov	r0, r3
 80009e8:	4603      	mov	r3, r0
 80009ea:	005b      	lsls	r3, r3, #1
 80009ec:	4403      	add	r3, r0
 80009ee:	3b1e      	subs	r3, #30
 80009f0:	409a      	lsls	r2, r3
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	430a      	orrs	r2, r1
 80009f8:	60da      	str	r2, [r3, #12]
 80009fa:	e022      	b.n	8000a42 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	6919      	ldr	r1, [r3, #16]
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	b29b      	uxth	r3, r3
 8000a08:	461a      	mov	r2, r3
 8000a0a:	4613      	mov	r3, r2
 8000a0c:	005b      	lsls	r3, r3, #1
 8000a0e:	4413      	add	r3, r2
 8000a10:	2207      	movs	r2, #7
 8000a12:	fa02 f303 	lsl.w	r3, r2, r3
 8000a16:	43da      	mvns	r2, r3
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	400a      	ands	r2, r1
 8000a1e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	6919      	ldr	r1, [r3, #16]
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	689a      	ldr	r2, [r3, #8]
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	b29b      	uxth	r3, r3
 8000a30:	4618      	mov	r0, r3
 8000a32:	4603      	mov	r3, r0
 8000a34:	005b      	lsls	r3, r3, #1
 8000a36:	4403      	add	r3, r0
 8000a38:	409a      	lsls	r2, r3
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	430a      	orrs	r2, r1
 8000a40:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	2b06      	cmp	r3, #6
 8000a48:	d824      	bhi.n	8000a94 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	685a      	ldr	r2, [r3, #4]
 8000a54:	4613      	mov	r3, r2
 8000a56:	009b      	lsls	r3, r3, #2
 8000a58:	4413      	add	r3, r2
 8000a5a:	3b05      	subs	r3, #5
 8000a5c:	221f      	movs	r2, #31
 8000a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a62:	43da      	mvns	r2, r3
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	400a      	ands	r2, r1
 8000a6a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	b29b      	uxth	r3, r3
 8000a78:	4618      	mov	r0, r3
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	685a      	ldr	r2, [r3, #4]
 8000a7e:	4613      	mov	r3, r2
 8000a80:	009b      	lsls	r3, r3, #2
 8000a82:	4413      	add	r3, r2
 8000a84:	3b05      	subs	r3, #5
 8000a86:	fa00 f203 	lsl.w	r2, r0, r3
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	430a      	orrs	r2, r1
 8000a90:	635a      	str	r2, [r3, #52]	; 0x34
 8000a92:	e04c      	b.n	8000b2e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	2b0c      	cmp	r3, #12
 8000a9a:	d824      	bhi.n	8000ae6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	685a      	ldr	r2, [r3, #4]
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	009b      	lsls	r3, r3, #2
 8000aaa:	4413      	add	r3, r2
 8000aac:	3b23      	subs	r3, #35	; 0x23
 8000aae:	221f      	movs	r2, #31
 8000ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab4:	43da      	mvns	r2, r3
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	400a      	ands	r2, r1
 8000abc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	b29b      	uxth	r3, r3
 8000aca:	4618      	mov	r0, r3
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	685a      	ldr	r2, [r3, #4]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	4413      	add	r3, r2
 8000ad6:	3b23      	subs	r3, #35	; 0x23
 8000ad8:	fa00 f203 	lsl.w	r2, r0, r3
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	430a      	orrs	r2, r1
 8000ae2:	631a      	str	r2, [r3, #48]	; 0x30
 8000ae4:	e023      	b.n	8000b2e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	685a      	ldr	r2, [r3, #4]
 8000af0:	4613      	mov	r3, r2
 8000af2:	009b      	lsls	r3, r3, #2
 8000af4:	4413      	add	r3, r2
 8000af6:	3b41      	subs	r3, #65	; 0x41
 8000af8:	221f      	movs	r2, #31
 8000afa:	fa02 f303 	lsl.w	r3, r2, r3
 8000afe:	43da      	mvns	r2, r3
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	400a      	ands	r2, r1
 8000b06:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	b29b      	uxth	r3, r3
 8000b14:	4618      	mov	r0, r3
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	685a      	ldr	r2, [r3, #4]
 8000b1a:	4613      	mov	r3, r2
 8000b1c:	009b      	lsls	r3, r3, #2
 8000b1e:	4413      	add	r3, r2
 8000b20:	3b41      	subs	r3, #65	; 0x41
 8000b22:	fa00 f203 	lsl.w	r2, r0, r3
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	430a      	orrs	r2, r1
 8000b2c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000b2e:	4b29      	ldr	r3, [pc, #164]	; (8000bd4 <HAL_ADC_ConfigChannel+0x250>)
 8000b30:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4a28      	ldr	r2, [pc, #160]	; (8000bd8 <HAL_ADC_ConfigChannel+0x254>)
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d10f      	bne.n	8000b5c <HAL_ADC_ConfigChannel+0x1d8>
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	2b12      	cmp	r3, #18
 8000b42:	d10b      	bne.n	8000b5c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a1d      	ldr	r2, [pc, #116]	; (8000bd8 <HAL_ADC_ConfigChannel+0x254>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d12b      	bne.n	8000bbe <HAL_ADC_ConfigChannel+0x23a>
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a1c      	ldr	r2, [pc, #112]	; (8000bdc <HAL_ADC_ConfigChannel+0x258>)
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	d003      	beq.n	8000b78 <HAL_ADC_ConfigChannel+0x1f4>
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	2b11      	cmp	r3, #17
 8000b76:	d122      	bne.n	8000bbe <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	605a      	str	r2, [r3, #4]

    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a11      	ldr	r2, [pc, #68]	; (8000bdc <HAL_ADC_ConfigChannel+0x258>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d111      	bne.n	8000bbe <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000b9a:	4b11      	ldr	r3, [pc, #68]	; (8000be0 <HAL_ADC_ConfigChannel+0x25c>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a11      	ldr	r2, [pc, #68]	; (8000be4 <HAL_ADC_ConfigChannel+0x260>)
 8000ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ba4:	0c9a      	lsrs	r2, r3, #18
 8000ba6:	4613      	mov	r3, r2
 8000ba8:	009b      	lsls	r3, r3, #2
 8000baa:	4413      	add	r3, r2
 8000bac:	005b      	lsls	r3, r3, #1
 8000bae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000bb0:	e002      	b.n	8000bb8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8000bb2:	68bb      	ldr	r3, [r7, #8]
 8000bb4:	3b01      	subs	r3, #1
 8000bb6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d1f9      	bne.n	8000bb2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8000bc6:	2300      	movs	r3, #0
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3714      	adds	r7, #20
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr
 8000bd4:	40012300 	.word	0x40012300
 8000bd8:	40012000 	.word	0x40012000
 8000bdc:	10000012 	.word	0x10000012
 8000be0:	20000008 	.word	0x20000008
 8000be4:	431bde83 	.word	0x431bde83

08000be8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b085      	sub	sp, #20
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000bf0:	4b79      	ldr	r3, [pc, #484]	; (8000dd8 <ADC_Init+0x1f0>)
 8000bf2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	685a      	ldr	r2, [r3, #4]
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	431a      	orrs	r2, r3
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	685a      	ldr	r2, [r3, #4]
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000c1c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	6859      	ldr	r1, [r3, #4]
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	691b      	ldr	r3, [r3, #16]
 8000c28:	021a      	lsls	r2, r3, #8
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	430a      	orrs	r2, r1
 8000c30:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	685a      	ldr	r2, [r3, #4]
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000c40:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	6859      	ldr	r1, [r3, #4]
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	689a      	ldr	r2, [r3, #8]
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	430a      	orrs	r2, r1
 8000c52:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	689a      	ldr	r2, [r3, #8]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000c62:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	6899      	ldr	r1, [r3, #8]
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	68da      	ldr	r2, [r3, #12]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	430a      	orrs	r2, r1
 8000c74:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c7a:	4a58      	ldr	r2, [pc, #352]	; (8000ddc <ADC_Init+0x1f4>)
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	d022      	beq.n	8000cc6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	689a      	ldr	r2, [r3, #8]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000c8e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	6899      	ldr	r1, [r3, #8]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	430a      	orrs	r2, r1
 8000ca0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	689a      	ldr	r2, [r3, #8]
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000cb0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	6899      	ldr	r1, [r3, #8]
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	430a      	orrs	r2, r1
 8000cc2:	609a      	str	r2, [r3, #8]
 8000cc4:	e00f      	b.n	8000ce6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	689a      	ldr	r2, [r3, #8]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000cd4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	689a      	ldr	r2, [r3, #8]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000ce4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	689a      	ldr	r2, [r3, #8]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f022 0202 	bic.w	r2, r2, #2
 8000cf4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	6899      	ldr	r1, [r3, #8]
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	7e1b      	ldrb	r3, [r3, #24]
 8000d00:	005a      	lsls	r2, r3, #1
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	430a      	orrs	r2, r1
 8000d08:	609a      	str	r2, [r3, #8]

  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d01b      	beq.n	8000d4c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	685a      	ldr	r2, [r3, #4]
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000d22:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	685a      	ldr	r2, [r3, #4]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000d32:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	6859      	ldr	r1, [r3, #4]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d3e:	3b01      	subs	r3, #1
 8000d40:	035a      	lsls	r2, r3, #13
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	430a      	orrs	r2, r1
 8000d48:	605a      	str	r2, [r3, #4]
 8000d4a:	e007      	b.n	8000d5c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	685a      	ldr	r2, [r3, #4]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000d5a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000d6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	69db      	ldr	r3, [r3, #28]
 8000d76:	3b01      	subs	r3, #1
 8000d78:	051a      	lsls	r2, r3, #20
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	430a      	orrs	r2, r1
 8000d80:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	689a      	ldr	r2, [r3, #8]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000d90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	6899      	ldr	r1, [r3, #8]
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000d9e:	025a      	lsls	r2, r3, #9
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	430a      	orrs	r2, r1
 8000da6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	689a      	ldr	r2, [r3, #8]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000db6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	6899      	ldr	r1, [r3, #8]
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	695b      	ldr	r3, [r3, #20]
 8000dc2:	029a      	lsls	r2, r3, #10
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	430a      	orrs	r2, r1
 8000dca:	609a      	str	r2, [r3, #8]
}
 8000dcc:	bf00      	nop
 8000dce:	3714      	adds	r7, #20
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr
 8000dd8:	40012300 	.word	0x40012300
 8000ddc:	0f000001 	.word	0x0f000001

08000de0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b085      	sub	sp, #20
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	f003 0307 	and.w	r3, r3, #7
 8000dee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000df0:	4b0c      	ldr	r3, [pc, #48]	; (8000e24 <__NVIC_SetPriorityGrouping+0x44>)
 8000df2:	68db      	ldr	r3, [r3, #12]
 8000df4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000df6:	68ba      	ldr	r2, [r7, #8]
 8000df8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e12:	4a04      	ldr	r2, [pc, #16]	; (8000e24 <__NVIC_SetPriorityGrouping+0x44>)
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	60d3      	str	r3, [r2, #12]
}
 8000e18:	bf00      	nop
 8000e1a:	3714      	adds	r7, #20
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr
 8000e24:	e000ed00 	.word	0xe000ed00

08000e28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e2c:	4b04      	ldr	r3, [pc, #16]	; (8000e40 <__NVIC_GetPriorityGrouping+0x18>)
 8000e2e:	68db      	ldr	r3, [r3, #12]
 8000e30:	0a1b      	lsrs	r3, r3, #8
 8000e32:	f003 0307 	and.w	r3, r3, #7
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	e000ed00 	.word	0xe000ed00

08000e44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	6039      	str	r1, [r7, #0]
 8000e4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	db0a      	blt.n	8000e6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	b2da      	uxtb	r2, r3
 8000e5c:	490c      	ldr	r1, [pc, #48]	; (8000e90 <__NVIC_SetPriority+0x4c>)
 8000e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e62:	0112      	lsls	r2, r2, #4
 8000e64:	b2d2      	uxtb	r2, r2
 8000e66:	440b      	add	r3, r1
 8000e68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e6c:	e00a      	b.n	8000e84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	b2da      	uxtb	r2, r3
 8000e72:	4908      	ldr	r1, [pc, #32]	; (8000e94 <__NVIC_SetPriority+0x50>)
 8000e74:	79fb      	ldrb	r3, [r7, #7]
 8000e76:	f003 030f 	and.w	r3, r3, #15
 8000e7a:	3b04      	subs	r3, #4
 8000e7c:	0112      	lsls	r2, r2, #4
 8000e7e:	b2d2      	uxtb	r2, r2
 8000e80:	440b      	add	r3, r1
 8000e82:	761a      	strb	r2, [r3, #24]
}
 8000e84:	bf00      	nop
 8000e86:	370c      	adds	r7, #12
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr
 8000e90:	e000e100 	.word	0xe000e100
 8000e94:	e000ed00 	.word	0xe000ed00

08000e98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b089      	sub	sp, #36	; 0x24
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eac:	69fb      	ldr	r3, [r7, #28]
 8000eae:	f1c3 0307 	rsb	r3, r3, #7
 8000eb2:	2b04      	cmp	r3, #4
 8000eb4:	bf28      	it	cs
 8000eb6:	2304      	movcs	r3, #4
 8000eb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	3304      	adds	r3, #4
 8000ebe:	2b06      	cmp	r3, #6
 8000ec0:	d902      	bls.n	8000ec8 <NVIC_EncodePriority+0x30>
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	3b03      	subs	r3, #3
 8000ec6:	e000      	b.n	8000eca <NVIC_EncodePriority+0x32>
 8000ec8:	2300      	movs	r3, #0
 8000eca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ecc:	f04f 32ff 	mov.w	r2, #4294967295
 8000ed0:	69bb      	ldr	r3, [r7, #24]
 8000ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed6:	43da      	mvns	r2, r3
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	401a      	ands	r2, r3
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ee0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eea:	43d9      	mvns	r1, r3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef0:	4313      	orrs	r3, r2
         );
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	3724      	adds	r7, #36	; 0x24
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
	...

08000f00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	3b01      	subs	r3, #1
 8000f0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f10:	d301      	bcc.n	8000f16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f12:	2301      	movs	r3, #1
 8000f14:	e00f      	b.n	8000f36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f16:	4a0a      	ldr	r2, [pc, #40]	; (8000f40 <SysTick_Config+0x40>)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	3b01      	subs	r3, #1
 8000f1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f1e:	210f      	movs	r1, #15
 8000f20:	f04f 30ff 	mov.w	r0, #4294967295
 8000f24:	f7ff ff8e 	bl	8000e44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f28:	4b05      	ldr	r3, [pc, #20]	; (8000f40 <SysTick_Config+0x40>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f2e:	4b04      	ldr	r3, [pc, #16]	; (8000f40 <SysTick_Config+0x40>)
 8000f30:	2207      	movs	r2, #7
 8000f32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	e000e010 	.word	0xe000e010

08000f44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f7ff ff47 	bl	8000de0 <__NVIC_SetPriorityGrouping>
}
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b086      	sub	sp, #24
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	4603      	mov	r3, r0
 8000f62:	60b9      	str	r1, [r7, #8]
 8000f64:	607a      	str	r2, [r7, #4]
 8000f66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f6c:	f7ff ff5c 	bl	8000e28 <__NVIC_GetPriorityGrouping>
 8000f70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f72:	687a      	ldr	r2, [r7, #4]
 8000f74:	68b9      	ldr	r1, [r7, #8]
 8000f76:	6978      	ldr	r0, [r7, #20]
 8000f78:	f7ff ff8e 	bl	8000e98 <NVIC_EncodePriority>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f82:	4611      	mov	r1, r2
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff ff5d 	bl	8000e44 <__NVIC_SetPriority>
}
 8000f8a:	bf00      	nop
 8000f8c:	3718      	adds	r7, #24
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f92:	b580      	push	{r7, lr}
 8000f94:	b082      	sub	sp, #8
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f7ff ffb0 	bl	8000f00 <SysTick_Config>
 8000fa0:	4603      	mov	r3, r0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b089      	sub	sp, #36	; 0x24
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	61fb      	str	r3, [r7, #28]
 8000fc6:	e159      	b.n	800127c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fc8:	2201      	movs	r2, #1
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	697a      	ldr	r2, [r7, #20]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fdc:	693a      	ldr	r2, [r7, #16]
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	f040 8148 	bne.w	8001276 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	2b01      	cmp	r3, #1
 8000fec:	d00b      	beq.n	8001006 <HAL_GPIO_Init+0x5a>
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	2b02      	cmp	r3, #2
 8000ff4:	d007      	beq.n	8001006 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ffa:	2b11      	cmp	r3, #17
 8000ffc:	d003      	beq.n	8001006 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	2b12      	cmp	r3, #18
 8001004:	d130      	bne.n	8001068 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	2203      	movs	r2, #3
 8001012:	fa02 f303 	lsl.w	r3, r2, r3
 8001016:	43db      	mvns	r3, r3
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	4013      	ands	r3, r2
 800101c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	68da      	ldr	r2, [r3, #12]
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	4313      	orrs	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	69ba      	ldr	r2, [r7, #24]
 8001034:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800103c:	2201      	movs	r2, #1
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	43db      	mvns	r3, r3
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	4013      	ands	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	091b      	lsrs	r3, r3, #4
 8001052:	f003 0201 	and.w	r2, r3, #1
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	4313      	orrs	r3, r2
 8001060:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	69ba      	ldr	r2, [r7, #24]
 8001066:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	68db      	ldr	r3, [r3, #12]
 800106c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	005b      	lsls	r3, r3, #1
 8001072:	2203      	movs	r2, #3
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	43db      	mvns	r3, r3
 800107a:	69ba      	ldr	r2, [r7, #24]
 800107c:	4013      	ands	r3, r2
 800107e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	689a      	ldr	r2, [r3, #8]
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	005b      	lsls	r3, r3, #1
 8001088:	fa02 f303 	lsl.w	r3, r2, r3
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	4313      	orrs	r3, r2
 8001090:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	2b02      	cmp	r3, #2
 800109e:	d003      	beq.n	80010a8 <HAL_GPIO_Init+0xfc>
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	2b12      	cmp	r3, #18
 80010a6:	d123      	bne.n	80010f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	08da      	lsrs	r2, r3, #3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	3208      	adds	r2, #8
 80010b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	f003 0307 	and.w	r3, r3, #7
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	220f      	movs	r2, #15
 80010c0:	fa02 f303 	lsl.w	r3, r2, r3
 80010c4:	43db      	mvns	r3, r3
 80010c6:	69ba      	ldr	r2, [r7, #24]
 80010c8:	4013      	ands	r3, r2
 80010ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	691a      	ldr	r2, [r3, #16]
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	fa02 f303 	lsl.w	r3, r2, r3
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	4313      	orrs	r3, r2
 80010e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	08da      	lsrs	r2, r3, #3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	3208      	adds	r2, #8
 80010ea:	69b9      	ldr	r1, [r7, #24]
 80010ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	2203      	movs	r2, #3
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	43db      	mvns	r3, r3
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4013      	ands	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f003 0203 	and.w	r2, r3, #3
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	4313      	orrs	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800112c:	2b00      	cmp	r3, #0
 800112e:	f000 80a2 	beq.w	8001276 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	4b57      	ldr	r3, [pc, #348]	; (8001294 <HAL_GPIO_Init+0x2e8>)
 8001138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800113a:	4a56      	ldr	r2, [pc, #344]	; (8001294 <HAL_GPIO_Init+0x2e8>)
 800113c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001140:	6453      	str	r3, [r2, #68]	; 0x44
 8001142:	4b54      	ldr	r3, [pc, #336]	; (8001294 <HAL_GPIO_Init+0x2e8>)
 8001144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001146:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800114e:	4a52      	ldr	r2, [pc, #328]	; (8001298 <HAL_GPIO_Init+0x2ec>)
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	089b      	lsrs	r3, r3, #2
 8001154:	3302      	adds	r3, #2
 8001156:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800115a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	f003 0303 	and.w	r3, r3, #3
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	220f      	movs	r2, #15
 8001166:	fa02 f303 	lsl.w	r3, r2, r3
 800116a:	43db      	mvns	r3, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4013      	ands	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a49      	ldr	r2, [pc, #292]	; (800129c <HAL_GPIO_Init+0x2f0>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d019      	beq.n	80011ae <HAL_GPIO_Init+0x202>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a48      	ldr	r2, [pc, #288]	; (80012a0 <HAL_GPIO_Init+0x2f4>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d013      	beq.n	80011aa <HAL_GPIO_Init+0x1fe>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a47      	ldr	r2, [pc, #284]	; (80012a4 <HAL_GPIO_Init+0x2f8>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d00d      	beq.n	80011a6 <HAL_GPIO_Init+0x1fa>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a46      	ldr	r2, [pc, #280]	; (80012a8 <HAL_GPIO_Init+0x2fc>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d007      	beq.n	80011a2 <HAL_GPIO_Init+0x1f6>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a45      	ldr	r2, [pc, #276]	; (80012ac <HAL_GPIO_Init+0x300>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d101      	bne.n	800119e <HAL_GPIO_Init+0x1f2>
 800119a:	2304      	movs	r3, #4
 800119c:	e008      	b.n	80011b0 <HAL_GPIO_Init+0x204>
 800119e:	2307      	movs	r3, #7
 80011a0:	e006      	b.n	80011b0 <HAL_GPIO_Init+0x204>
 80011a2:	2303      	movs	r3, #3
 80011a4:	e004      	b.n	80011b0 <HAL_GPIO_Init+0x204>
 80011a6:	2302      	movs	r3, #2
 80011a8:	e002      	b.n	80011b0 <HAL_GPIO_Init+0x204>
 80011aa:	2301      	movs	r3, #1
 80011ac:	e000      	b.n	80011b0 <HAL_GPIO_Init+0x204>
 80011ae:	2300      	movs	r3, #0
 80011b0:	69fa      	ldr	r2, [r7, #28]
 80011b2:	f002 0203 	and.w	r2, r2, #3
 80011b6:	0092      	lsls	r2, r2, #2
 80011b8:	4093      	lsls	r3, r2
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	4313      	orrs	r3, r2
 80011be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011c0:	4935      	ldr	r1, [pc, #212]	; (8001298 <HAL_GPIO_Init+0x2ec>)
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	089b      	lsrs	r3, r3, #2
 80011c6:	3302      	adds	r3, #2
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011ce:	4b38      	ldr	r3, [pc, #224]	; (80012b0 <HAL_GPIO_Init+0x304>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011d4:	693b      	ldr	r3, [r7, #16]
 80011d6:	43db      	mvns	r3, r3
 80011d8:	69ba      	ldr	r2, [r7, #24]
 80011da:	4013      	ands	r3, r2
 80011dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d003      	beq.n	80011f2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	4313      	orrs	r3, r2
 80011f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011f2:	4a2f      	ldr	r2, [pc, #188]	; (80012b0 <HAL_GPIO_Init+0x304>)
 80011f4:	69bb      	ldr	r3, [r7, #24]
 80011f6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80011f8:	4b2d      	ldr	r3, [pc, #180]	; (80012b0 <HAL_GPIO_Init+0x304>)
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	43db      	mvns	r3, r3
 8001202:	69ba      	ldr	r2, [r7, #24]
 8001204:	4013      	ands	r3, r2
 8001206:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001210:	2b00      	cmp	r3, #0
 8001212:	d003      	beq.n	800121c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001214:	69ba      	ldr	r2, [r7, #24]
 8001216:	693b      	ldr	r3, [r7, #16]
 8001218:	4313      	orrs	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800121c:	4a24      	ldr	r2, [pc, #144]	; (80012b0 <HAL_GPIO_Init+0x304>)
 800121e:	69bb      	ldr	r3, [r7, #24]
 8001220:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001222:	4b23      	ldr	r3, [pc, #140]	; (80012b0 <HAL_GPIO_Init+0x304>)
 8001224:	689b      	ldr	r3, [r3, #8]
 8001226:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	43db      	mvns	r3, r3
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	4013      	ands	r3, r2
 8001230:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800123a:	2b00      	cmp	r3, #0
 800123c:	d003      	beq.n	8001246 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800123e:	69ba      	ldr	r2, [r7, #24]
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	4313      	orrs	r3, r2
 8001244:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001246:	4a1a      	ldr	r2, [pc, #104]	; (80012b0 <HAL_GPIO_Init+0x304>)
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800124c:	4b18      	ldr	r3, [pc, #96]	; (80012b0 <HAL_GPIO_Init+0x304>)
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	43db      	mvns	r3, r3
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	4013      	ands	r3, r2
 800125a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001264:	2b00      	cmp	r3, #0
 8001266:	d003      	beq.n	8001270 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	693b      	ldr	r3, [r7, #16]
 800126c:	4313      	orrs	r3, r2
 800126e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001270:	4a0f      	ldr	r2, [pc, #60]	; (80012b0 <HAL_GPIO_Init+0x304>)
 8001272:	69bb      	ldr	r3, [r7, #24]
 8001274:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	3301      	adds	r3, #1
 800127a:	61fb      	str	r3, [r7, #28]
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	2b0f      	cmp	r3, #15
 8001280:	f67f aea2 	bls.w	8000fc8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001284:	bf00      	nop
 8001286:	bf00      	nop
 8001288:	3724      	adds	r7, #36	; 0x24
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	40023800 	.word	0x40023800
 8001298:	40013800 	.word	0x40013800
 800129c:	40020000 	.word	0x40020000
 80012a0:	40020400 	.word	0x40020400
 80012a4:	40020800 	.word	0x40020800
 80012a8:	40020c00 	.word	0x40020c00
 80012ac:	40021000 	.word	0x40021000
 80012b0:	40013c00 	.word	0x40013c00

080012b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012b8:	4b03      	ldr	r3, [pc, #12]	; (80012c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80012ba:	681b      	ldr	r3, [r3, #0]
}
 80012bc:	4618      	mov	r0, r3
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	20000008 	.word	0x20000008

080012cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80012d0:	f7ff fff0 	bl	80012b4 <HAL_RCC_GetHCLKFreq>
 80012d4:	4602      	mov	r2, r0
 80012d6:	4b05      	ldr	r3, [pc, #20]	; (80012ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	0a9b      	lsrs	r3, r3, #10
 80012dc:	f003 0307 	and.w	r3, r3, #7
 80012e0:	4903      	ldr	r1, [pc, #12]	; (80012f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80012e2:	5ccb      	ldrb	r3, [r1, r3]
 80012e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	40023800 	.word	0x40023800
 80012f0:	080032b8 	.word	0x080032b8

080012f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80012f8:	f7ff ffdc 	bl	80012b4 <HAL_RCC_GetHCLKFreq>
 80012fc:	4602      	mov	r2, r0
 80012fe:	4b05      	ldr	r3, [pc, #20]	; (8001314 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	0b5b      	lsrs	r3, r3, #13
 8001304:	f003 0307 	and.w	r3, r3, #7
 8001308:	4903      	ldr	r1, [pc, #12]	; (8001318 <HAL_RCC_GetPCLK2Freq+0x24>)
 800130a:	5ccb      	ldrb	r3, [r1, r3]
 800130c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001310:	4618      	mov	r0, r3
 8001312:	bd80      	pop	{r7, pc}
 8001314:	40023800 	.word	0x40023800
 8001318:	080032b8 	.word	0x080032b8

0800131c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d101      	bne.n	800132e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	e03f      	b.n	80013ae <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001334:	b2db      	uxtb	r3, r3
 8001336:	2b00      	cmp	r3, #0
 8001338:	d106      	bne.n	8001348 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2200      	movs	r2, #0
 800133e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f000 f837 	bl	80013b6 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2224      	movs	r2, #36	; 0x24
 800134c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	68da      	ldr	r2, [r3, #12]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800135e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f000 f915 	bl	8001590 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	691a      	ldr	r2, [r3, #16]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001374:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	695a      	ldr	r2, [r3, #20]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001384:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	68da      	ldr	r2, [r3, #12]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001394:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2200      	movs	r2, #0
 800139a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2220      	movs	r2, #32
 80013a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2220      	movs	r2, #32
 80013a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80013ac:	2300      	movs	r3, #0
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80013b6:	b480      	push	{r7}
 80013b8:	b083      	sub	sp, #12
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 80013be:	bf00      	nop
 80013c0:	370c      	adds	r7, #12
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr

080013ca <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	b088      	sub	sp, #32
 80013ce:	af02      	add	r7, sp, #8
 80013d0:	60f8      	str	r0, [r7, #12]
 80013d2:	60b9      	str	r1, [r7, #8]
 80013d4:	603b      	str	r3, [r7, #0]
 80013d6:	4613      	mov	r3, r2
 80013d8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80013da:	2300      	movs	r3, #0
 80013dc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	2b20      	cmp	r3, #32
 80013e8:	f040 8083 	bne.w	80014f2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d002      	beq.n	80013f8 <HAL_UART_Transmit+0x2e>
 80013f2:	88fb      	ldrh	r3, [r7, #6]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d101      	bne.n	80013fc <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	e07b      	b.n	80014f4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001402:	2b01      	cmp	r3, #1
 8001404:	d101      	bne.n	800140a <HAL_UART_Transmit+0x40>
 8001406:	2302      	movs	r3, #2
 8001408:	e074      	b.n	80014f4 <HAL_UART_Transmit+0x12a>
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	2201      	movs	r2, #1
 800140e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	2200      	movs	r2, #0
 8001416:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	2221      	movs	r2, #33	; 0x21
 800141c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001420:	f7ff f91e 	bl	8000660 <HAL_GetTick>
 8001424:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	88fa      	ldrh	r2, [r7, #6]
 800142a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	88fa      	ldrh	r2, [r7, #6]
 8001430:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	2200      	movs	r2, #0
 8001436:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800143a:	e042      	b.n	80014c2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001440:	b29b      	uxth	r3, r3
 8001442:	3b01      	subs	r3, #1
 8001444:	b29a      	uxth	r2, r3
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001452:	d122      	bne.n	800149a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	9300      	str	r3, [sp, #0]
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	2200      	movs	r2, #0
 800145c:	2180      	movs	r1, #128	; 0x80
 800145e:	68f8      	ldr	r0, [r7, #12]
 8001460:	f000 f84c 	bl	80014fc <UART_WaitOnFlagUntilTimeout>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800146a:	2303      	movs	r3, #3
 800146c:	e042      	b.n	80014f4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	881b      	ldrh	r3, [r3, #0]
 8001476:	461a      	mov	r2, r3
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001480:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	691b      	ldr	r3, [r3, #16]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d103      	bne.n	8001492 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	3302      	adds	r3, #2
 800148e:	60bb      	str	r3, [r7, #8]
 8001490:	e017      	b.n	80014c2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8001492:	68bb      	ldr	r3, [r7, #8]
 8001494:	3301      	adds	r3, #1
 8001496:	60bb      	str	r3, [r7, #8]
 8001498:	e013      	b.n	80014c2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	9300      	str	r3, [sp, #0]
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	2200      	movs	r2, #0
 80014a2:	2180      	movs	r1, #128	; 0x80
 80014a4:	68f8      	ldr	r0, [r7, #12]
 80014a6:	f000 f829 	bl	80014fc <UART_WaitOnFlagUntilTimeout>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80014b0:	2303      	movs	r3, #3
 80014b2:	e01f      	b.n	80014f4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	1c5a      	adds	r2, r3, #1
 80014b8:	60ba      	str	r2, [r7, #8]
 80014ba:	781a      	ldrb	r2, [r3, #0]
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80014c6:	b29b      	uxth	r3, r3
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d1b7      	bne.n	800143c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	9300      	str	r3, [sp, #0]
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	2200      	movs	r2, #0
 80014d4:	2140      	movs	r1, #64	; 0x40
 80014d6:	68f8      	ldr	r0, [r7, #12]
 80014d8:	f000 f810 	bl	80014fc <UART_WaitOnFlagUntilTimeout>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80014e2:	2303      	movs	r3, #3
 80014e4:	e006      	b.n	80014f4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	2220      	movs	r2, #32
 80014ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80014ee:	2300      	movs	r3, #0
 80014f0:	e000      	b.n	80014f4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80014f2:	2302      	movs	r3, #2
  }
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3718      	adds	r7, #24
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}

080014fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	60f8      	str	r0, [r7, #12]
 8001504:	60b9      	str	r1, [r7, #8]
 8001506:	603b      	str	r3, [r7, #0]
 8001508:	4613      	mov	r3, r2
 800150a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800150c:	e02c      	b.n	8001568 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800150e:	69bb      	ldr	r3, [r7, #24]
 8001510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001514:	d028      	beq.n	8001568 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001516:	69bb      	ldr	r3, [r7, #24]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d007      	beq.n	800152c <UART_WaitOnFlagUntilTimeout+0x30>
 800151c:	f7ff f8a0 	bl	8000660 <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	69ba      	ldr	r2, [r7, #24]
 8001528:	429a      	cmp	r2, r3
 800152a:	d21d      	bcs.n	8001568 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	68da      	ldr	r2, [r3, #12]
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800153a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	695a      	ldr	r2, [r3, #20]
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f022 0201 	bic.w	r2, r2, #1
 800154a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	2220      	movs	r2, #32
 8001550:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	2220      	movs	r2, #32
 8001558:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2200      	movs	r2, #0
 8001560:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001564:	2303      	movs	r3, #3
 8001566:	e00f      	b.n	8001588 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	4013      	ands	r3, r2
 8001572:	68ba      	ldr	r2, [r7, #8]
 8001574:	429a      	cmp	r2, r3
 8001576:	bf0c      	ite	eq
 8001578:	2301      	moveq	r3, #1
 800157a:	2300      	movne	r3, #0
 800157c:	b2db      	uxtb	r3, r3
 800157e:	461a      	mov	r2, r3
 8001580:	79fb      	ldrb	r3, [r7, #7]
 8001582:	429a      	cmp	r2, r3
 8001584:	d0c3      	beq.n	800150e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001586:	2300      	movs	r3, #0
}
 8001588:	4618      	mov	r0, r3
 800158a:	3710      	adds	r7, #16
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001590:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001594:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001598:	af00      	add	r7, sp, #0
 800159a:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800159e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	691b      	ldr	r3, [r3, #16]
 80015a6:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80015aa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015ae:	68d9      	ldr	r1, [r3, #12]
 80015b0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	ea40 0301 	orr.w	r3, r0, r1
 80015ba:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80015bc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015c0:	689a      	ldr	r2, [r3, #8]
 80015c2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015c6:	691b      	ldr	r3, [r3, #16]
 80015c8:	431a      	orrs	r2, r3
 80015ca:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015ce:	695b      	ldr	r3, [r3, #20]
 80015d0:	431a      	orrs	r2, r3
 80015d2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015d6:	69db      	ldr	r3, [r3, #28]
 80015d8:	4313      	orrs	r3, r2
 80015da:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 80015de:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	68db      	ldr	r3, [r3, #12]
 80015e6:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80015ea:	f021 010c 	bic.w	r1, r1, #12
 80015ee:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 80015f8:	430b      	orrs	r3, r1
 80015fa:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80015fc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	695b      	ldr	r3, [r3, #20]
 8001604:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001608:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800160c:	6999      	ldr	r1, [r3, #24]
 800160e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	ea40 0301 	orr.w	r3, r0, r1
 8001618:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800161a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800161e:	69db      	ldr	r3, [r3, #28]
 8001620:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001624:	f040 824a 	bne.w	8001abc <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001628:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	4b96      	ldr	r3, [pc, #600]	; (8001888 <UART_SetConfig+0x2f8>)
 8001630:	429a      	cmp	r2, r3
 8001632:	d006      	beq.n	8001642 <UART_SetConfig+0xb2>
 8001634:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	4b94      	ldr	r3, [pc, #592]	; (800188c <UART_SetConfig+0x2fc>)
 800163c:	429a      	cmp	r2, r3
 800163e:	f040 8129 	bne.w	8001894 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001642:	f7ff fe57 	bl	80012f4 <HAL_RCC_GetPCLK2Freq>
 8001646:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800164a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800164e:	2200      	movs	r2, #0
 8001650:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8001654:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 8001658:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 800165c:	4622      	mov	r2, r4
 800165e:	462b      	mov	r3, r5
 8001660:	1891      	adds	r1, r2, r2
 8001662:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8001666:	415b      	adcs	r3, r3
 8001668:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800166c:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8001670:	4621      	mov	r1, r4
 8001672:	1851      	adds	r1, r2, r1
 8001674:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 8001678:	4629      	mov	r1, r5
 800167a:	414b      	adcs	r3, r1
 800167c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001680:	f04f 0200 	mov.w	r2, #0
 8001684:	f04f 0300 	mov.w	r3, #0
 8001688:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 800168c:	4649      	mov	r1, r9
 800168e:	00cb      	lsls	r3, r1, #3
 8001690:	4641      	mov	r1, r8
 8001692:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001696:	4641      	mov	r1, r8
 8001698:	00ca      	lsls	r2, r1, #3
 800169a:	4610      	mov	r0, r2
 800169c:	4619      	mov	r1, r3
 800169e:	4603      	mov	r3, r0
 80016a0:	4622      	mov	r2, r4
 80016a2:	189b      	adds	r3, r3, r2
 80016a4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80016a8:	462b      	mov	r3, r5
 80016aa:	460a      	mov	r2, r1
 80016ac:	eb42 0303 	adc.w	r3, r2, r3
 80016b0:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 80016b4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	2200      	movs	r2, #0
 80016bc:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80016c0:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 80016c4:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 80016c8:	460b      	mov	r3, r1
 80016ca:	18db      	adds	r3, r3, r3
 80016cc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80016d0:	4613      	mov	r3, r2
 80016d2:	eb42 0303 	adc.w	r3, r2, r3
 80016d6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80016da:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 80016de:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 80016e2:	f7fe fdcd 	bl	8000280 <__aeabi_uldivmod>
 80016e6:	4602      	mov	r2, r0
 80016e8:	460b      	mov	r3, r1
 80016ea:	4b69      	ldr	r3, [pc, #420]	; (8001890 <UART_SetConfig+0x300>)
 80016ec:	fba3 2302 	umull	r2, r3, r3, r2
 80016f0:	095b      	lsrs	r3, r3, #5
 80016f2:	011c      	lsls	r4, r3, #4
 80016f4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80016f8:	2200      	movs	r2, #0
 80016fa:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 80016fe:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001702:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 8001706:	4642      	mov	r2, r8
 8001708:	464b      	mov	r3, r9
 800170a:	1891      	adds	r1, r2, r2
 800170c:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8001710:	415b      	adcs	r3, r3
 8001712:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001716:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 800171a:	4641      	mov	r1, r8
 800171c:	1851      	adds	r1, r2, r1
 800171e:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 8001722:	4649      	mov	r1, r9
 8001724:	414b      	adcs	r3, r1
 8001726:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	f04f 0300 	mov.w	r3, #0
 8001732:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 8001736:	4659      	mov	r1, fp
 8001738:	00cb      	lsls	r3, r1, #3
 800173a:	4651      	mov	r1, sl
 800173c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001740:	4651      	mov	r1, sl
 8001742:	00ca      	lsls	r2, r1, #3
 8001744:	4610      	mov	r0, r2
 8001746:	4619      	mov	r1, r3
 8001748:	4603      	mov	r3, r0
 800174a:	4642      	mov	r2, r8
 800174c:	189b      	adds	r3, r3, r2
 800174e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8001752:	464b      	mov	r3, r9
 8001754:	460a      	mov	r2, r1
 8001756:	eb42 0303 	adc.w	r3, r2, r3
 800175a:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 800175e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	2200      	movs	r2, #0
 8001766:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800176a:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 800176e:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 8001772:	460b      	mov	r3, r1
 8001774:	18db      	adds	r3, r3, r3
 8001776:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800177a:	4613      	mov	r3, r2
 800177c:	eb42 0303 	adc.w	r3, r2, r3
 8001780:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001784:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8001788:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 800178c:	f7fe fd78 	bl	8000280 <__aeabi_uldivmod>
 8001790:	4602      	mov	r2, r0
 8001792:	460b      	mov	r3, r1
 8001794:	4611      	mov	r1, r2
 8001796:	4b3e      	ldr	r3, [pc, #248]	; (8001890 <UART_SetConfig+0x300>)
 8001798:	fba3 2301 	umull	r2, r3, r3, r1
 800179c:	095b      	lsrs	r3, r3, #5
 800179e:	2264      	movs	r2, #100	; 0x64
 80017a0:	fb02 f303 	mul.w	r3, r2, r3
 80017a4:	1acb      	subs	r3, r1, r3
 80017a6:	00db      	lsls	r3, r3, #3
 80017a8:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80017ac:	4b38      	ldr	r3, [pc, #224]	; (8001890 <UART_SetConfig+0x300>)
 80017ae:	fba3 2302 	umull	r2, r3, r3, r2
 80017b2:	095b      	lsrs	r3, r3, #5
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80017ba:	441c      	add	r4, r3
 80017bc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80017c0:	2200      	movs	r2, #0
 80017c2:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80017c6:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 80017ca:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 80017ce:	4642      	mov	r2, r8
 80017d0:	464b      	mov	r3, r9
 80017d2:	1891      	adds	r1, r2, r2
 80017d4:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 80017d8:	415b      	adcs	r3, r3
 80017da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80017de:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 80017e2:	4641      	mov	r1, r8
 80017e4:	1851      	adds	r1, r2, r1
 80017e6:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 80017ea:	4649      	mov	r1, r9
 80017ec:	414b      	adcs	r3, r1
 80017ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80017f2:	f04f 0200 	mov.w	r2, #0
 80017f6:	f04f 0300 	mov.w	r3, #0
 80017fa:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 80017fe:	4659      	mov	r1, fp
 8001800:	00cb      	lsls	r3, r1, #3
 8001802:	4651      	mov	r1, sl
 8001804:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001808:	4651      	mov	r1, sl
 800180a:	00ca      	lsls	r2, r1, #3
 800180c:	4610      	mov	r0, r2
 800180e:	4619      	mov	r1, r3
 8001810:	4603      	mov	r3, r0
 8001812:	4642      	mov	r2, r8
 8001814:	189b      	adds	r3, r3, r2
 8001816:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 800181a:	464b      	mov	r3, r9
 800181c:	460a      	mov	r2, r1
 800181e:	eb42 0303 	adc.w	r3, r2, r3
 8001822:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001826:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 8001832:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 8001836:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 800183a:	460b      	mov	r3, r1
 800183c:	18db      	adds	r3, r3, r3
 800183e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001842:	4613      	mov	r3, r2
 8001844:	eb42 0303 	adc.w	r3, r2, r3
 8001848:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800184c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8001850:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8001854:	f7fe fd14 	bl	8000280 <__aeabi_uldivmod>
 8001858:	4602      	mov	r2, r0
 800185a:	460b      	mov	r3, r1
 800185c:	4b0c      	ldr	r3, [pc, #48]	; (8001890 <UART_SetConfig+0x300>)
 800185e:	fba3 1302 	umull	r1, r3, r3, r2
 8001862:	095b      	lsrs	r3, r3, #5
 8001864:	2164      	movs	r1, #100	; 0x64
 8001866:	fb01 f303 	mul.w	r3, r1, r3
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	00db      	lsls	r3, r3, #3
 800186e:	3332      	adds	r3, #50	; 0x32
 8001870:	4a07      	ldr	r2, [pc, #28]	; (8001890 <UART_SetConfig+0x300>)
 8001872:	fba2 2303 	umull	r2, r3, r2, r3
 8001876:	095b      	lsrs	r3, r3, #5
 8001878:	f003 0207 	and.w	r2, r3, #7
 800187c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4422      	add	r2, r4
 8001884:	609a      	str	r2, [r3, #8]
 8001886:	e349      	b.n	8001f1c <UART_SetConfig+0x98c>
 8001888:	40011000 	.word	0x40011000
 800188c:	40011400 	.word	0x40011400
 8001890:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001894:	f7ff fd1a 	bl	80012cc <HAL_RCC_GetPCLK1Freq>
 8001898:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800189c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80018a0:	2200      	movs	r2, #0
 80018a2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80018a6:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 80018aa:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 80018ae:	4622      	mov	r2, r4
 80018b0:	462b      	mov	r3, r5
 80018b2:	1891      	adds	r1, r2, r2
 80018b4:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 80018b8:	415b      	adcs	r3, r3
 80018ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80018be:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80018c2:	4621      	mov	r1, r4
 80018c4:	eb12 0a01 	adds.w	sl, r2, r1
 80018c8:	4629      	mov	r1, r5
 80018ca:	eb43 0b01 	adc.w	fp, r3, r1
 80018ce:	f04f 0200 	mov.w	r2, #0
 80018d2:	f04f 0300 	mov.w	r3, #0
 80018d6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80018da:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80018de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80018e2:	4692      	mov	sl, r2
 80018e4:	469b      	mov	fp, r3
 80018e6:	4623      	mov	r3, r4
 80018e8:	eb1a 0303 	adds.w	r3, sl, r3
 80018ec:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80018f0:	462b      	mov	r3, r5
 80018f2:	eb4b 0303 	adc.w	r3, fp, r3
 80018f6:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80018fa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	2200      	movs	r2, #0
 8001902:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 8001906:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800190a:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 800190e:	460b      	mov	r3, r1
 8001910:	18db      	adds	r3, r3, r3
 8001912:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001916:	4613      	mov	r3, r2
 8001918:	eb42 0303 	adc.w	r3, r2, r3
 800191c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001920:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8001924:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 8001928:	f7fe fcaa 	bl	8000280 <__aeabi_uldivmod>
 800192c:	4602      	mov	r2, r0
 800192e:	460b      	mov	r3, r1
 8001930:	4b61      	ldr	r3, [pc, #388]	; (8001ab8 <UART_SetConfig+0x528>)
 8001932:	fba3 2302 	umull	r2, r3, r3, r2
 8001936:	095b      	lsrs	r3, r3, #5
 8001938:	011c      	lsls	r4, r3, #4
 800193a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800193e:	2200      	movs	r2, #0
 8001940:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 8001944:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 8001948:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 800194c:	4642      	mov	r2, r8
 800194e:	464b      	mov	r3, r9
 8001950:	1891      	adds	r1, r2, r2
 8001952:	67b9      	str	r1, [r7, #120]	; 0x78
 8001954:	415b      	adcs	r3, r3
 8001956:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001958:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800195c:	4641      	mov	r1, r8
 800195e:	1851      	adds	r1, r2, r1
 8001960:	6739      	str	r1, [r7, #112]	; 0x70
 8001962:	4649      	mov	r1, r9
 8001964:	414b      	adcs	r3, r1
 8001966:	677b      	str	r3, [r7, #116]	; 0x74
 8001968:	f04f 0200 	mov.w	r2, #0
 800196c:	f04f 0300 	mov.w	r3, #0
 8001970:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 8001974:	4659      	mov	r1, fp
 8001976:	00cb      	lsls	r3, r1, #3
 8001978:	4651      	mov	r1, sl
 800197a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800197e:	4651      	mov	r1, sl
 8001980:	00ca      	lsls	r2, r1, #3
 8001982:	4610      	mov	r0, r2
 8001984:	4619      	mov	r1, r3
 8001986:	4603      	mov	r3, r0
 8001988:	4642      	mov	r2, r8
 800198a:	189b      	adds	r3, r3, r2
 800198c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001990:	464b      	mov	r3, r9
 8001992:	460a      	mov	r2, r1
 8001994:	eb42 0303 	adc.w	r3, r2, r3
 8001998:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 800199c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	2200      	movs	r2, #0
 80019a4:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80019a8:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 80019ac:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 80019b0:	460b      	mov	r3, r1
 80019b2:	18db      	adds	r3, r3, r3
 80019b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80019b6:	4613      	mov	r3, r2
 80019b8:	eb42 0303 	adc.w	r3, r2, r3
 80019bc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80019be:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80019c2:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80019c6:	f7fe fc5b 	bl	8000280 <__aeabi_uldivmod>
 80019ca:	4602      	mov	r2, r0
 80019cc:	460b      	mov	r3, r1
 80019ce:	4611      	mov	r1, r2
 80019d0:	4b39      	ldr	r3, [pc, #228]	; (8001ab8 <UART_SetConfig+0x528>)
 80019d2:	fba3 2301 	umull	r2, r3, r3, r1
 80019d6:	095b      	lsrs	r3, r3, #5
 80019d8:	2264      	movs	r2, #100	; 0x64
 80019da:	fb02 f303 	mul.w	r3, r2, r3
 80019de:	1acb      	subs	r3, r1, r3
 80019e0:	00db      	lsls	r3, r3, #3
 80019e2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80019e6:	4b34      	ldr	r3, [pc, #208]	; (8001ab8 <UART_SetConfig+0x528>)
 80019e8:	fba3 2302 	umull	r2, r3, r3, r2
 80019ec:	095b      	lsrs	r3, r3, #5
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80019f4:	441c      	add	r4, r3
 80019f6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80019fa:	2200      	movs	r2, #0
 80019fc:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 8001a00:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001a04:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 8001a08:	4642      	mov	r2, r8
 8001a0a:	464b      	mov	r3, r9
 8001a0c:	1891      	adds	r1, r2, r2
 8001a0e:	6639      	str	r1, [r7, #96]	; 0x60
 8001a10:	415b      	adcs	r3, r3
 8001a12:	667b      	str	r3, [r7, #100]	; 0x64
 8001a14:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001a18:	4641      	mov	r1, r8
 8001a1a:	1851      	adds	r1, r2, r1
 8001a1c:	65b9      	str	r1, [r7, #88]	; 0x58
 8001a1e:	4649      	mov	r1, r9
 8001a20:	414b      	adcs	r3, r1
 8001a22:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001a24:	f04f 0200 	mov.w	r2, #0
 8001a28:	f04f 0300 	mov.w	r3, #0
 8001a2c:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 8001a30:	4659      	mov	r1, fp
 8001a32:	00cb      	lsls	r3, r1, #3
 8001a34:	4651      	mov	r1, sl
 8001a36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001a3a:	4651      	mov	r1, sl
 8001a3c:	00ca      	lsls	r2, r1, #3
 8001a3e:	4610      	mov	r0, r2
 8001a40:	4619      	mov	r1, r3
 8001a42:	4603      	mov	r3, r0
 8001a44:	4642      	mov	r2, r8
 8001a46:	189b      	adds	r3, r3, r2
 8001a48:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8001a4c:	464b      	mov	r3, r9
 8001a4e:	460a      	mov	r2, r1
 8001a50:	eb42 0303 	adc.w	r3, r2, r3
 8001a54:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 8001a58:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 8001a64:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 8001a68:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	18db      	adds	r3, r3, r3
 8001a70:	653b      	str	r3, [r7, #80]	; 0x50
 8001a72:	4613      	mov	r3, r2
 8001a74:	eb42 0303 	adc.w	r3, r2, r3
 8001a78:	657b      	str	r3, [r7, #84]	; 0x54
 8001a7a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001a7e:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8001a82:	f7fe fbfd 	bl	8000280 <__aeabi_uldivmod>
 8001a86:	4602      	mov	r2, r0
 8001a88:	460b      	mov	r3, r1
 8001a8a:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <UART_SetConfig+0x528>)
 8001a8c:	fba3 1302 	umull	r1, r3, r3, r2
 8001a90:	095b      	lsrs	r3, r3, #5
 8001a92:	2164      	movs	r1, #100	; 0x64
 8001a94:	fb01 f303 	mul.w	r3, r1, r3
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	00db      	lsls	r3, r3, #3
 8001a9c:	3332      	adds	r3, #50	; 0x32
 8001a9e:	4a06      	ldr	r2, [pc, #24]	; (8001ab8 <UART_SetConfig+0x528>)
 8001aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8001aa4:	095b      	lsrs	r3, r3, #5
 8001aa6:	f003 0207 	and.w	r2, r3, #7
 8001aaa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4422      	add	r2, r4
 8001ab2:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8001ab4:	e232      	b.n	8001f1c <UART_SetConfig+0x98c>
 8001ab6:	bf00      	nop
 8001ab8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001abc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	4b8d      	ldr	r3, [pc, #564]	; (8001cf8 <UART_SetConfig+0x768>)
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d006      	beq.n	8001ad6 <UART_SetConfig+0x546>
 8001ac8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	4b8b      	ldr	r3, [pc, #556]	; (8001cfc <UART_SetConfig+0x76c>)
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	f040 8117 	bne.w	8001d04 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 8001ad6:	f7ff fc0d 	bl	80012f4 <HAL_RCC_GetPCLK2Freq>
 8001ada:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001ade:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8001ae8:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8001aec:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 8001af0:	4622      	mov	r2, r4
 8001af2:	462b      	mov	r3, r5
 8001af4:	1891      	adds	r1, r2, r2
 8001af6:	64b9      	str	r1, [r7, #72]	; 0x48
 8001af8:	415b      	adcs	r3, r3
 8001afa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001afc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001b00:	4621      	mov	r1, r4
 8001b02:	eb12 0801 	adds.w	r8, r2, r1
 8001b06:	4629      	mov	r1, r5
 8001b08:	eb43 0901 	adc.w	r9, r3, r1
 8001b0c:	f04f 0200 	mov.w	r2, #0
 8001b10:	f04f 0300 	mov.w	r3, #0
 8001b14:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b18:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b1c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b20:	4690      	mov	r8, r2
 8001b22:	4699      	mov	r9, r3
 8001b24:	4623      	mov	r3, r4
 8001b26:	eb18 0303 	adds.w	r3, r8, r3
 8001b2a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001b2e:	462b      	mov	r3, r5
 8001b30:	eb49 0303 	adc.w	r3, r9, r3
 8001b34:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8001b38:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001b44:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 8001b48:	f04f 0200 	mov.w	r2, #0
 8001b4c:	f04f 0300 	mov.w	r3, #0
 8001b50:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 8001b54:	4629      	mov	r1, r5
 8001b56:	008b      	lsls	r3, r1, #2
 8001b58:	4621      	mov	r1, r4
 8001b5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001b5e:	4621      	mov	r1, r4
 8001b60:	008a      	lsls	r2, r1, #2
 8001b62:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 8001b66:	f7fe fb8b 	bl	8000280 <__aeabi_uldivmod>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	4b64      	ldr	r3, [pc, #400]	; (8001d00 <UART_SetConfig+0x770>)
 8001b70:	fba3 2302 	umull	r2, r3, r3, r2
 8001b74:	095b      	lsrs	r3, r3, #5
 8001b76:	011c      	lsls	r4, r3, #4
 8001b78:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8001b82:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001b86:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 8001b8a:	4642      	mov	r2, r8
 8001b8c:	464b      	mov	r3, r9
 8001b8e:	1891      	adds	r1, r2, r2
 8001b90:	6439      	str	r1, [r7, #64]	; 0x40
 8001b92:	415b      	adcs	r3, r3
 8001b94:	647b      	str	r3, [r7, #68]	; 0x44
 8001b96:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001b9a:	4641      	mov	r1, r8
 8001b9c:	1851      	adds	r1, r2, r1
 8001b9e:	63b9      	str	r1, [r7, #56]	; 0x38
 8001ba0:	4649      	mov	r1, r9
 8001ba2:	414b      	adcs	r3, r1
 8001ba4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ba6:	f04f 0200 	mov.w	r2, #0
 8001baa:	f04f 0300 	mov.w	r3, #0
 8001bae:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 8001bb2:	4659      	mov	r1, fp
 8001bb4:	00cb      	lsls	r3, r1, #3
 8001bb6:	4651      	mov	r1, sl
 8001bb8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001bbc:	4651      	mov	r1, sl
 8001bbe:	00ca      	lsls	r2, r1, #3
 8001bc0:	4610      	mov	r0, r2
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	4642      	mov	r2, r8
 8001bc8:	189b      	adds	r3, r3, r2
 8001bca:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8001bce:	464b      	mov	r3, r9
 8001bd0:	460a      	mov	r2, r1
 8001bd2:	eb42 0303 	adc.w	r3, r2, r3
 8001bd6:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8001bda:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8001be6:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	f04f 0300 	mov.w	r3, #0
 8001bf2:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 8001bf6:	4649      	mov	r1, r9
 8001bf8:	008b      	lsls	r3, r1, #2
 8001bfa:	4641      	mov	r1, r8
 8001bfc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001c00:	4641      	mov	r1, r8
 8001c02:	008a      	lsls	r2, r1, #2
 8001c04:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 8001c08:	f7fe fb3a 	bl	8000280 <__aeabi_uldivmod>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	460b      	mov	r3, r1
 8001c10:	4b3b      	ldr	r3, [pc, #236]	; (8001d00 <UART_SetConfig+0x770>)
 8001c12:	fba3 1302 	umull	r1, r3, r3, r2
 8001c16:	095b      	lsrs	r3, r3, #5
 8001c18:	2164      	movs	r1, #100	; 0x64
 8001c1a:	fb01 f303 	mul.w	r3, r1, r3
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	011b      	lsls	r3, r3, #4
 8001c22:	3332      	adds	r3, #50	; 0x32
 8001c24:	4a36      	ldr	r2, [pc, #216]	; (8001d00 <UART_SetConfig+0x770>)
 8001c26:	fba2 2303 	umull	r2, r3, r2, r3
 8001c2a:	095b      	lsrs	r3, r3, #5
 8001c2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c30:	441c      	add	r4, r3
 8001c32:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001c36:	2200      	movs	r2, #0
 8001c38:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8001c3c:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 8001c40:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 8001c44:	4642      	mov	r2, r8
 8001c46:	464b      	mov	r3, r9
 8001c48:	1891      	adds	r1, r2, r2
 8001c4a:	6339      	str	r1, [r7, #48]	; 0x30
 8001c4c:	415b      	adcs	r3, r3
 8001c4e:	637b      	str	r3, [r7, #52]	; 0x34
 8001c50:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001c54:	4641      	mov	r1, r8
 8001c56:	1851      	adds	r1, r2, r1
 8001c58:	62b9      	str	r1, [r7, #40]	; 0x28
 8001c5a:	4649      	mov	r1, r9
 8001c5c:	414b      	adcs	r3, r1
 8001c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c60:	f04f 0200 	mov.w	r2, #0
 8001c64:	f04f 0300 	mov.w	r3, #0
 8001c68:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 8001c6c:	4659      	mov	r1, fp
 8001c6e:	00cb      	lsls	r3, r1, #3
 8001c70:	4651      	mov	r1, sl
 8001c72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001c76:	4651      	mov	r1, sl
 8001c78:	00ca      	lsls	r2, r1, #3
 8001c7a:	4610      	mov	r0, r2
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4603      	mov	r3, r0
 8001c80:	4642      	mov	r2, r8
 8001c82:	189b      	adds	r3, r3, r2
 8001c84:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001c88:	464b      	mov	r3, r9
 8001c8a:	460a      	mov	r2, r1
 8001c8c:	eb42 0303 	adc.w	r3, r2, r3
 8001c90:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8001c94:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001ca0:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 8001ca4:	f04f 0200 	mov.w	r2, #0
 8001ca8:	f04f 0300 	mov.w	r3, #0
 8001cac:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 8001cb0:	4649      	mov	r1, r9
 8001cb2:	008b      	lsls	r3, r1, #2
 8001cb4:	4641      	mov	r1, r8
 8001cb6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001cba:	4641      	mov	r1, r8
 8001cbc:	008a      	lsls	r2, r1, #2
 8001cbe:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8001cc2:	f7fe fadd 	bl	8000280 <__aeabi_uldivmod>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	460b      	mov	r3, r1
 8001cca:	4b0d      	ldr	r3, [pc, #52]	; (8001d00 <UART_SetConfig+0x770>)
 8001ccc:	fba3 1302 	umull	r1, r3, r3, r2
 8001cd0:	095b      	lsrs	r3, r3, #5
 8001cd2:	2164      	movs	r1, #100	; 0x64
 8001cd4:	fb01 f303 	mul.w	r3, r1, r3
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	011b      	lsls	r3, r3, #4
 8001cdc:	3332      	adds	r3, #50	; 0x32
 8001cde:	4a08      	ldr	r2, [pc, #32]	; (8001d00 <UART_SetConfig+0x770>)
 8001ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce4:	095b      	lsrs	r3, r3, #5
 8001ce6:	f003 020f 	and.w	r2, r3, #15
 8001cea:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4422      	add	r2, r4
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	e112      	b.n	8001f1c <UART_SetConfig+0x98c>
 8001cf6:	bf00      	nop
 8001cf8:	40011000 	.word	0x40011000
 8001cfc:	40011400 	.word	0x40011400
 8001d00:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 8001d04:	f7ff fae2 	bl	80012cc <HAL_RCC_GetPCLK1Freq>
 8001d08:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001d0c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001d10:	2200      	movs	r2, #0
 8001d12:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8001d16:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001d1a:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 8001d1e:	4642      	mov	r2, r8
 8001d20:	464b      	mov	r3, r9
 8001d22:	1891      	adds	r1, r2, r2
 8001d24:	6239      	str	r1, [r7, #32]
 8001d26:	415b      	adcs	r3, r3
 8001d28:	627b      	str	r3, [r7, #36]	; 0x24
 8001d2a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d2e:	4641      	mov	r1, r8
 8001d30:	1854      	adds	r4, r2, r1
 8001d32:	4649      	mov	r1, r9
 8001d34:	eb43 0501 	adc.w	r5, r3, r1
 8001d38:	f04f 0200 	mov.w	r2, #0
 8001d3c:	f04f 0300 	mov.w	r3, #0
 8001d40:	00eb      	lsls	r3, r5, #3
 8001d42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d46:	00e2      	lsls	r2, r4, #3
 8001d48:	4614      	mov	r4, r2
 8001d4a:	461d      	mov	r5, r3
 8001d4c:	4643      	mov	r3, r8
 8001d4e:	18e3      	adds	r3, r4, r3
 8001d50:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8001d54:	464b      	mov	r3, r9
 8001d56:	eb45 0303 	adc.w	r3, r5, r3
 8001d5a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8001d5e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	2200      	movs	r2, #0
 8001d66:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8001d6a:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8001d6e:	f04f 0200 	mov.w	r2, #0
 8001d72:	f04f 0300 	mov.w	r3, #0
 8001d76:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8001d7a:	4629      	mov	r1, r5
 8001d7c:	008b      	lsls	r3, r1, #2
 8001d7e:	4621      	mov	r1, r4
 8001d80:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001d84:	4621      	mov	r1, r4
 8001d86:	008a      	lsls	r2, r1, #2
 8001d88:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8001d8c:	f7fe fa78 	bl	8000280 <__aeabi_uldivmod>
 8001d90:	4602      	mov	r2, r0
 8001d92:	460b      	mov	r3, r1
 8001d94:	4b64      	ldr	r3, [pc, #400]	; (8001f28 <UART_SetConfig+0x998>)
 8001d96:	fba3 2302 	umull	r2, r3, r3, r2
 8001d9a:	095b      	lsrs	r3, r3, #5
 8001d9c:	011c      	lsls	r4, r3, #4
 8001d9e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001da2:	2200      	movs	r2, #0
 8001da4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001da8:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8001dac:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 8001db0:	4642      	mov	r2, r8
 8001db2:	464b      	mov	r3, r9
 8001db4:	1891      	adds	r1, r2, r2
 8001db6:	61b9      	str	r1, [r7, #24]
 8001db8:	415b      	adcs	r3, r3
 8001dba:	61fb      	str	r3, [r7, #28]
 8001dbc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001dc0:	4641      	mov	r1, r8
 8001dc2:	1851      	adds	r1, r2, r1
 8001dc4:	6139      	str	r1, [r7, #16]
 8001dc6:	4649      	mov	r1, r9
 8001dc8:	414b      	adcs	r3, r1
 8001dca:	617b      	str	r3, [r7, #20]
 8001dcc:	f04f 0200 	mov.w	r2, #0
 8001dd0:	f04f 0300 	mov.w	r3, #0
 8001dd4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001dd8:	4659      	mov	r1, fp
 8001dda:	00cb      	lsls	r3, r1, #3
 8001ddc:	4651      	mov	r1, sl
 8001dde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001de2:	4651      	mov	r1, sl
 8001de4:	00ca      	lsls	r2, r1, #3
 8001de6:	4610      	mov	r0, r2
 8001de8:	4619      	mov	r1, r3
 8001dea:	4603      	mov	r3, r0
 8001dec:	4642      	mov	r2, r8
 8001dee:	189b      	adds	r3, r3, r2
 8001df0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8001df4:	464b      	mov	r3, r9
 8001df6:	460a      	mov	r2, r1
 8001df8:	eb42 0303 	adc.w	r3, r2, r3
 8001dfc:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001e00:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	2200      	movs	r2, #0
 8001e08:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8001e0c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8001e10:	f04f 0200 	mov.w	r2, #0
 8001e14:	f04f 0300 	mov.w	r3, #0
 8001e18:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 8001e1c:	4649      	mov	r1, r9
 8001e1e:	008b      	lsls	r3, r1, #2
 8001e20:	4641      	mov	r1, r8
 8001e22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e26:	4641      	mov	r1, r8
 8001e28:	008a      	lsls	r2, r1, #2
 8001e2a:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8001e2e:	f7fe fa27 	bl	8000280 <__aeabi_uldivmod>
 8001e32:	4602      	mov	r2, r0
 8001e34:	460b      	mov	r3, r1
 8001e36:	4b3c      	ldr	r3, [pc, #240]	; (8001f28 <UART_SetConfig+0x998>)
 8001e38:	fba3 1302 	umull	r1, r3, r3, r2
 8001e3c:	095b      	lsrs	r3, r3, #5
 8001e3e:	2164      	movs	r1, #100	; 0x64
 8001e40:	fb01 f303 	mul.w	r3, r1, r3
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	011b      	lsls	r3, r3, #4
 8001e48:	3332      	adds	r3, #50	; 0x32
 8001e4a:	4a37      	ldr	r2, [pc, #220]	; (8001f28 <UART_SetConfig+0x998>)
 8001e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e50:	095b      	lsrs	r3, r3, #5
 8001e52:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e56:	441c      	add	r4, r3
 8001e58:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001e62:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001e66:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8001e6a:	4642      	mov	r2, r8
 8001e6c:	464b      	mov	r3, r9
 8001e6e:	1891      	adds	r1, r2, r2
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	415b      	adcs	r3, r3
 8001e74:	60fb      	str	r3, [r7, #12]
 8001e76:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e7a:	4641      	mov	r1, r8
 8001e7c:	1851      	adds	r1, r2, r1
 8001e7e:	6039      	str	r1, [r7, #0]
 8001e80:	4649      	mov	r1, r9
 8001e82:	414b      	adcs	r3, r1
 8001e84:	607b      	str	r3, [r7, #4]
 8001e86:	f04f 0200 	mov.w	r2, #0
 8001e8a:	f04f 0300 	mov.w	r3, #0
 8001e8e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001e92:	4659      	mov	r1, fp
 8001e94:	00cb      	lsls	r3, r1, #3
 8001e96:	4651      	mov	r1, sl
 8001e98:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001e9c:	4651      	mov	r1, sl
 8001e9e:	00ca      	lsls	r2, r1, #3
 8001ea0:	4610      	mov	r0, r2
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	4642      	mov	r2, r8
 8001ea8:	189b      	adds	r3, r3, r2
 8001eaa:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001eae:	464b      	mov	r3, r9
 8001eb0:	460a      	mov	r2, r1
 8001eb2:	eb42 0303 	adc.w	r3, r2, r3
 8001eb6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001eba:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001ec6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001eca:	f04f 0200 	mov.w	r2, #0
 8001ece:	f04f 0300 	mov.w	r3, #0
 8001ed2:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8001ed6:	4649      	mov	r1, r9
 8001ed8:	008b      	lsls	r3, r1, #2
 8001eda:	4641      	mov	r1, r8
 8001edc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001ee0:	4641      	mov	r1, r8
 8001ee2:	008a      	lsls	r2, r1, #2
 8001ee4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8001ee8:	f7fe f9ca 	bl	8000280 <__aeabi_uldivmod>
 8001eec:	4602      	mov	r2, r0
 8001eee:	460b      	mov	r3, r1
 8001ef0:	4b0d      	ldr	r3, [pc, #52]	; (8001f28 <UART_SetConfig+0x998>)
 8001ef2:	fba3 1302 	umull	r1, r3, r3, r2
 8001ef6:	095b      	lsrs	r3, r3, #5
 8001ef8:	2164      	movs	r1, #100	; 0x64
 8001efa:	fb01 f303 	mul.w	r3, r1, r3
 8001efe:	1ad3      	subs	r3, r2, r3
 8001f00:	011b      	lsls	r3, r3, #4
 8001f02:	3332      	adds	r3, #50	; 0x32
 8001f04:	4a08      	ldr	r2, [pc, #32]	; (8001f28 <UART_SetConfig+0x998>)
 8001f06:	fba2 2303 	umull	r2, r3, r2, r3
 8001f0a:	095b      	lsrs	r3, r3, #5
 8001f0c:	f003 020f 	and.w	r2, r3, #15
 8001f10:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4422      	add	r2, r4
 8001f18:	609a      	str	r2, [r3, #8]
}
 8001f1a:	e7ff      	b.n	8001f1c <UART_SetConfig+0x98c>
 8001f1c:	bf00      	nop
 8001f1e:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001f22:	46bd      	mov	sp, r7
 8001f24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f28:	51eb851f 	.word	0x51eb851f

08001f2c <pa0_adc_read>:


extern ADC_HandleTypeDef hadc1;

uint32_t pa0_adc_read(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
	return HAL_ADC_GetValue(&hadc1);
 8001f30:	4802      	ldr	r0, [pc, #8]	; (8001f3c <pa0_adc_read+0x10>)
 8001f32:	f7fe fd19 	bl	8000968 <HAL_ADC_GetValue>
 8001f36:	4603      	mov	r3, r0
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	20000094 	.word	0x20000094

08001f40 <adc_pa0_single_conv_init>:

void adc_pa0_single_conv_init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08c      	sub	sp, #48	; 0x30
 8001f44:	af00      	add	r7, sp, #0
	// Configure pa0 as analog pin
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f46:	f107 031c 	add.w	r3, r7, #28
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	601a      	str	r2, [r3, #0]
 8001f4e:	605a      	str	r2, [r3, #4]
 8001f50:	609a      	str	r2, [r3, #8]
 8001f52:	60da      	str	r2, [r3, #12]
 8001f54:	611a      	str	r2, [r3, #16]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001f56:	f107 030c 	add.w	r3, r7, #12
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	605a      	str	r2, [r3, #4]
 8001f60:	609a      	str	r2, [r3, #8]
 8001f62:	60da      	str	r2, [r3, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001f64:	2300      	movs	r3, #0
 8001f66:	60bb      	str	r3, [r7, #8]
 8001f68:	4b2f      	ldr	r3, [pc, #188]	; (8002028 <adc_pa0_single_conv_init+0xe8>)
 8001f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6c:	4a2e      	ldr	r2, [pc, #184]	; (8002028 <adc_pa0_single_conv_init+0xe8>)
 8001f6e:	f043 0301 	orr.w	r3, r3, #1
 8001f72:	6313      	str	r3, [r2, #48]	; 0x30
 8001f74:	4b2c      	ldr	r3, [pc, #176]	; (8002028 <adc_pa0_single_conv_init+0xe8>)
 8001f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f78:	f003 0301 	and.w	r3, r3, #1
 8001f7c:	60bb      	str	r3, [r7, #8]
 8001f7e:	68bb      	ldr	r3, [r7, #8]

	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f80:	2301      	movs	r3, #1
 8001f82:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f84:	2303      	movs	r3, #3
 8001f86:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f8c:	f107 031c 	add.w	r3, r7, #28
 8001f90:	4619      	mov	r1, r3
 8001f92:	4826      	ldr	r0, [pc, #152]	; (800202c <adc_pa0_single_conv_init+0xec>)
 8001f94:	f7ff f80a 	bl	8000fac <HAL_GPIO_Init>

	// Configure adc module for continuos conversion
	__HAL_RCC_ADC1_CLK_ENABLE();
 8001f98:	2300      	movs	r3, #0
 8001f9a:	607b      	str	r3, [r7, #4]
 8001f9c:	4b22      	ldr	r3, [pc, #136]	; (8002028 <adc_pa0_single_conv_init+0xe8>)
 8001f9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa0:	4a21      	ldr	r2, [pc, #132]	; (8002028 <adc_pa0_single_conv_init+0xe8>)
 8001fa2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fa6:	6453      	str	r3, [r2, #68]	; 0x44
 8001fa8:	4b1f      	ldr	r3, [pc, #124]	; (8002028 <adc_pa0_single_conv_init+0xe8>)
 8001faa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fb0:	607b      	str	r3, [r7, #4]
 8001fb2:	687b      	ldr	r3, [r7, #4]

	hadc1.Instance = ADC1;
 8001fb4:	4b1e      	ldr	r3, [pc, #120]	; (8002030 <adc_pa0_single_conv_init+0xf0>)
 8001fb6:	4a1f      	ldr	r2, [pc, #124]	; (8002034 <adc_pa0_single_conv_init+0xf4>)
 8001fb8:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001fba:	4b1d      	ldr	r3, [pc, #116]	; (8002030 <adc_pa0_single_conv_init+0xf0>)
 8001fbc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001fc0:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001fc2:	4b1b      	ldr	r3, [pc, #108]	; (8002030 <adc_pa0_single_conv_init+0xf0>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8001fc8:	4b19      	ldr	r3, [pc, #100]	; (8002030 <adc_pa0_single_conv_init+0xf0>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001fce:	4b18      	ldr	r3, [pc, #96]	; (8002030 <adc_pa0_single_conv_init+0xf0>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.NbrOfDiscConversion = 0;
 8001fd6:	4b16      	ldr	r3, [pc, #88]	; (8002030 <adc_pa0_single_conv_init+0xf0>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	625a      	str	r2, [r3, #36]	; 0x24
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001fdc:	4b14      	ldr	r3, [pc, #80]	; (8002030 <adc_pa0_single_conv_init+0xf0>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001fe2:	4b13      	ldr	r3, [pc, #76]	; (8002030 <adc_pa0_single_conv_init+0xf0>)
 8001fe4:	4a14      	ldr	r2, [pc, #80]	; (8002038 <adc_pa0_single_conv_init+0xf8>)
 8001fe6:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001fe8:	4b11      	ldr	r3, [pc, #68]	; (8002030 <adc_pa0_single_conv_init+0xf0>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8001fee:	4b10      	ldr	r3, [pc, #64]	; (8002030 <adc_pa0_single_conv_init+0xf0>)
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8001ff4:	4b0e      	ldr	r3, [pc, #56]	; (8002030 <adc_pa0_single_conv_init+0xf0>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = DISABLE;
 8001ffc:	4b0c      	ldr	r3, [pc, #48]	; (8002030 <adc_pa0_single_conv_init+0xf0>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	615a      	str	r2, [r3, #20]
	HAL_ADC_Init(&hadc1);
 8002002:	480b      	ldr	r0, [pc, #44]	; (8002030 <adc_pa0_single_conv_init+0xf0>)
 8002004:	f7fe fb38 	bl	8000678 <HAL_ADC_Init>

	// Configure ADC Channels
	sConfig.Channel = ADC_CHANNEL_0;
 8002008:	2300      	movs	r3, #0
 800200a:	60fb      	str	r3, [r7, #12]
	sConfig.Rank = 1;
 800200c:	2301      	movs	r3, #1
 800200e:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002010:	2307      	movs	r3, #7
 8002012:	617b      	str	r3, [r7, #20]

	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8002014:	f107 030c 	add.w	r3, r7, #12
 8002018:	4619      	mov	r1, r3
 800201a:	4805      	ldr	r0, [pc, #20]	; (8002030 <adc_pa0_single_conv_init+0xf0>)
 800201c:	f7fe fcb2 	bl	8000984 <HAL_ADC_ConfigChannel>
}
 8002020:	bf00      	nop
 8002022:	3730      	adds	r7, #48	; 0x30
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40023800 	.word	0x40023800
 800202c:	40020000 	.word	0x40020000
 8002030:	20000094 	.word	0x20000094
 8002034:	40012000 	.word	0x40012000
 8002038:	0f000001 	.word	0x0f000001

0800203c <main>:
#include <string.h>
uint32_t sensorValue;
ADC_HandleTypeDef hadc1;
char value[5];
int main()
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0

	HAL_Init();
 8002040:	f7fe faa0 	bl	8000584 <HAL_Init>
	uart_init();
 8002044:	f000 f8d8 	bl	80021f8 <uart_init>

	adc_pa0_single_conv_init();
 8002048:	f7ff ff7a 	bl	8001f40 <adc_pa0_single_conv_init>

	while(1)
	{
		// 1. Start ADC
		HAL_ADC_Start(&hadc1); // start ADC for each time
 800204c:	4809      	ldr	r0, [pc, #36]	; (8002074 <main+0x38>)
 800204e:	f7fe fb61 	bl	8000714 <HAL_ADC_Start>

		// 2. Poll for Conversion
		HAL_ADC_PollForConversion(&hadc1, 1);
 8002052:	2101      	movs	r1, #1
 8002054:	4807      	ldr	r0, [pc, #28]	; (8002074 <main+0x38>)
 8002056:	f7fe fc03 	bl	8000860 <HAL_ADC_PollForConversion>

		// 3. Get Conversion
		sensorValue = pa0_adc_read();
 800205a:	f7ff ff67 	bl	8001f2c <pa0_adc_read>
 800205e:	4603      	mov	r3, r0
 8002060:	4a05      	ldr	r2, [pc, #20]	; (8002078 <main+0x3c>)
 8002062:	6013      	str	r3, [r2, #0]

		printf("Sensor Value: %d\r\n", sensorValue);
 8002064:	4b04      	ldr	r3, [pc, #16]	; (8002078 <main+0x3c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4619      	mov	r1, r3
 800206a:	4804      	ldr	r0, [pc, #16]	; (800207c <main+0x40>)
 800206c:	f000 f980 	bl	8002370 <iprintf>
		HAL_ADC_Start(&hadc1); // start ADC for each time
 8002070:	e7ec      	b.n	800204c <main+0x10>
 8002072:	bf00      	nop
 8002074:	20000094 	.word	0x20000094
 8002078:	20000090 	.word	0x20000090
 800207c:	080032a4 	.word	0x080032a4

08002080 <SysTick_Handler>:


// Interrupt Service Routine
// callback function
void SysTick_Handler(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8002084:	f7fe fad8 	bl	8000638 <HAL_IncTick>
}
 8002088:	bf00      	nop
 800208a:	bd80      	pop	{r7, pc}

0800208c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b086      	sub	sp, #24
 8002090:	af00      	add	r7, sp, #0
 8002092:	60f8      	str	r0, [r7, #12]
 8002094:	60b9      	str	r1, [r7, #8]
 8002096:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002098:	2300      	movs	r3, #0
 800209a:	617b      	str	r3, [r7, #20]
 800209c:	e00a      	b.n	80020b4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800209e:	f3af 8000 	nop.w
 80020a2:	4601      	mov	r1, r0
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	1c5a      	adds	r2, r3, #1
 80020a8:	60ba      	str	r2, [r7, #8]
 80020aa:	b2ca      	uxtb	r2, r1
 80020ac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ae:	697b      	ldr	r3, [r7, #20]
 80020b0:	3301      	adds	r3, #1
 80020b2:	617b      	str	r3, [r7, #20]
 80020b4:	697a      	ldr	r2, [r7, #20]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	dbf0      	blt.n	800209e <_read+0x12>
  }

  return len;
 80020bc:	687b      	ldr	r3, [r7, #4]
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3718      	adds	r7, #24
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b086      	sub	sp, #24
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	60f8      	str	r0, [r7, #12]
 80020ce:	60b9      	str	r1, [r7, #8]
 80020d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020d2:	2300      	movs	r3, #0
 80020d4:	617b      	str	r3, [r7, #20]
 80020d6:	e009      	b.n	80020ec <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	1c5a      	adds	r2, r3, #1
 80020dc:	60ba      	str	r2, [r7, #8]
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f000 f877 	bl	80021d4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	3301      	adds	r3, #1
 80020ea:	617b      	str	r3, [r7, #20]
 80020ec:	697a      	ldr	r2, [r7, #20]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	dbf1      	blt.n	80020d8 <_write+0x12>
  }
  return len;
 80020f4:	687b      	ldr	r3, [r7, #4]
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3718      	adds	r7, #24
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}

080020fe <_close>:

int _close(int file)
{
 80020fe:	b480      	push	{r7}
 8002100:	b083      	sub	sp, #12
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002106:	f04f 33ff 	mov.w	r3, #4294967295
}
 800210a:	4618      	mov	r0, r3
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002116:	b480      	push	{r7}
 8002118:	b083      	sub	sp, #12
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
 800211e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002126:	605a      	str	r2, [r3, #4]
  return 0;
 8002128:	2300      	movs	r3, #0
}
 800212a:	4618      	mov	r0, r3
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <_isatty>:

int _isatty(int file)
{
 8002136:	b480      	push	{r7}
 8002138:	b083      	sub	sp, #12
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800213e:	2301      	movs	r3, #1
}
 8002140:	4618      	mov	r0, r3
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800214c:	b480      	push	{r7}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3714      	adds	r7, #20
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
	...

08002168 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b086      	sub	sp, #24
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002170:	4a14      	ldr	r2, [pc, #80]	; (80021c4 <_sbrk+0x5c>)
 8002172:	4b15      	ldr	r3, [pc, #84]	; (80021c8 <_sbrk+0x60>)
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800217c:	4b13      	ldr	r3, [pc, #76]	; (80021cc <_sbrk+0x64>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d102      	bne.n	800218a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002184:	4b11      	ldr	r3, [pc, #68]	; (80021cc <_sbrk+0x64>)
 8002186:	4a12      	ldr	r2, [pc, #72]	; (80021d0 <_sbrk+0x68>)
 8002188:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800218a:	4b10      	ldr	r3, [pc, #64]	; (80021cc <_sbrk+0x64>)
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4413      	add	r3, r2
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	429a      	cmp	r2, r3
 8002196:	d207      	bcs.n	80021a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002198:	f000 f8b8 	bl	800230c <__errno>
 800219c:	4603      	mov	r3, r0
 800219e:	220c      	movs	r2, #12
 80021a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021a2:	f04f 33ff 	mov.w	r3, #4294967295
 80021a6:	e009      	b.n	80021bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021a8:	4b08      	ldr	r3, [pc, #32]	; (80021cc <_sbrk+0x64>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021ae:	4b07      	ldr	r3, [pc, #28]	; (80021cc <_sbrk+0x64>)
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4413      	add	r3, r2
 80021b6:	4a05      	ldr	r2, [pc, #20]	; (80021cc <_sbrk+0x64>)
 80021b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ba:	68fb      	ldr	r3, [r7, #12]
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3718      	adds	r7, #24
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	20020000 	.word	0x20020000
 80021c8:	00000400 	.word	0x00000400
 80021cc:	200000dc 	.word	0x200000dc
 80021d0:	20000130 	.word	0x20000130

080021d4 <__io_putchar>:
#include "stm32f4xx_hal.h"
#include <stdlib.h>
UART_HandleTypeDef huart2;

int __io_putchar(int ch)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 10);
 80021dc:	1d39      	adds	r1, r7, #4
 80021de:	230a      	movs	r3, #10
 80021e0:	2201      	movs	r2, #1
 80021e2:	4804      	ldr	r0, [pc, #16]	; (80021f4 <__io_putchar+0x20>)
 80021e4:	f7ff f8f1 	bl	80013ca <HAL_UART_Transmit>
	return ch;
 80021e8:	687b      	ldr	r3, [r7, #4]
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3708      	adds	r7, #8
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	200000e0 	.word	0x200000e0

080021f8 <uart_init>:

void uart_init(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b088      	sub	sp, #32
 80021fc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fe:	f107 030c 	add.w	r3, r7, #12
 8002202:	2200      	movs	r2, #0
 8002204:	601a      	str	r2, [r3, #0]
 8002206:	605a      	str	r2, [r3, #4]
 8002208:	609a      	str	r2, [r3, #8]
 800220a:	60da      	str	r2, [r3, #12]
 800220c:	611a      	str	r2, [r3, #16]

	// Enable UART Pins Clock Access
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800220e:	2300      	movs	r3, #0
 8002210:	60bb      	str	r3, [r7, #8]
 8002212:	4b25      	ldr	r3, [pc, #148]	; (80022a8 <uart_init+0xb0>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002216:	4a24      	ldr	r2, [pc, #144]	; (80022a8 <uart_init+0xb0>)
 8002218:	f043 0301 	orr.w	r3, r3, #1
 800221c:	6313      	str	r3, [r2, #48]	; 0x30
 800221e:	4b22      	ldr	r3, [pc, #136]	; (80022a8 <uart_init+0xb0>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002222:	f003 0301 	and.w	r3, r3, #1
 8002226:	60bb      	str	r3, [r7, #8]
 8002228:	68bb      	ldr	r3, [r7, #8]

	// Enable UART Module Clock Access
	__HAL_RCC_USART2_CLK_ENABLE();
 800222a:	2300      	movs	r3, #0
 800222c:	607b      	str	r3, [r7, #4]
 800222e:	4b1e      	ldr	r3, [pc, #120]	; (80022a8 <uart_init+0xb0>)
 8002230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002232:	4a1d      	ldr	r2, [pc, #116]	; (80022a8 <uart_init+0xb0>)
 8002234:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002238:	6413      	str	r3, [r2, #64]	; 0x40
 800223a:	4b1b      	ldr	r3, [pc, #108]	; (80022a8 <uart_init+0xb0>)
 800223c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002242:	607b      	str	r3, [r7, #4]
 8002244:	687b      	ldr	r3, [r7, #4]

	// Configure Pins to Act as Alternate Func Pins
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8002246:	230c      	movs	r3, #12
 8002248:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800224a:	2302      	movs	r3, #2
 800224c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800224e:	2307      	movs	r3, #7
 8002250:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002252:	2300      	movs	r3, #0
 8002254:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002256:	2303      	movs	r3, #3
 8002258:	61bb      	str	r3, [r7, #24]

	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800225a:	f107 030c 	add.w	r3, r7, #12
 800225e:	4619      	mov	r1, r3
 8002260:	4812      	ldr	r0, [pc, #72]	; (80022ac <uart_init+0xb4>)
 8002262:	f7fe fea3 	bl	8000fac <HAL_GPIO_Init>

	// Configure UART Module
	huart2.Instance = USART2;
 8002266:	4b12      	ldr	r3, [pc, #72]	; (80022b0 <uart_init+0xb8>)
 8002268:	4a12      	ldr	r2, [pc, #72]	; (80022b4 <uart_init+0xbc>)
 800226a:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800226c:	4b10      	ldr	r3, [pc, #64]	; (80022b0 <uart_init+0xb8>)
 800226e:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002272:	605a      	str	r2, [r3, #4]
	huart2.Init.Parity = UART_PARITY_NONE;
 8002274:	4b0e      	ldr	r3, [pc, #56]	; (80022b0 <uart_init+0xb8>)
 8002276:	2200      	movs	r2, #0
 8002278:	611a      	str	r2, [r3, #16]
	huart2.Init.WordLength = USART_WORDLENGTH_8B;
 800227a:	4b0d      	ldr	r3, [pc, #52]	; (80022b0 <uart_init+0xb8>)
 800227c:	2200      	movs	r2, #0
 800227e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002280:	4b0b      	ldr	r3, [pc, #44]	; (80022b0 <uart_init+0xb8>)
 8002282:	2200      	movs	r2, #0
 8002284:	60da      	str	r2, [r3, #12]
	huart2.Init.Mode = UART_MODE_TX;
 8002286:	4b0a      	ldr	r3, [pc, #40]	; (80022b0 <uart_init+0xb8>)
 8002288:	2208      	movs	r2, #8
 800228a:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800228c:	4b08      	ldr	r3, [pc, #32]	; (80022b0 <uart_init+0xb8>)
 800228e:	2200      	movs	r2, #0
 8002290:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002292:	4b07      	ldr	r3, [pc, #28]	; (80022b0 <uart_init+0xb8>)
 8002294:	2200      	movs	r2, #0
 8002296:	61da      	str	r2, [r3, #28]
	HAL_UART_Init(&huart2);
 8002298:	4805      	ldr	r0, [pc, #20]	; (80022b0 <uart_init+0xb8>)
 800229a:	f7ff f83f 	bl	800131c <HAL_UART_Init>

}
 800229e:	bf00      	nop
 80022a0:	3720      	adds	r7, #32
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	40023800 	.word	0x40023800
 80022ac:	40020000 	.word	0x40020000
 80022b0:	200000e0 	.word	0x200000e0
 80022b4:	40004400 	.word	0x40004400

080022b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80022b8:	480d      	ldr	r0, [pc, #52]	; (80022f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80022ba:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80022bc:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022c0:	480c      	ldr	r0, [pc, #48]	; (80022f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80022c2:	490d      	ldr	r1, [pc, #52]	; (80022f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022c4:	4a0d      	ldr	r2, [pc, #52]	; (80022fc <LoopForever+0xe>)
  movs r3, #0
 80022c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022c8:	e002      	b.n	80022d0 <LoopCopyDataInit>

080022ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022ce:	3304      	adds	r3, #4

080022d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022d4:	d3f9      	bcc.n	80022ca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022d6:	4a0a      	ldr	r2, [pc, #40]	; (8002300 <LoopForever+0x12>)
  ldr r4, =_ebss
 80022d8:	4c0a      	ldr	r4, [pc, #40]	; (8002304 <LoopForever+0x16>)
  movs r3, #0
 80022da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022dc:	e001      	b.n	80022e2 <LoopFillZerobss>

080022de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022e0:	3204      	adds	r2, #4

080022e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022e4:	d3fb      	bcc.n	80022de <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80022e6:	f000 f817 	bl	8002318 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80022ea:	f7ff fea7 	bl	800203c <main>

080022ee <LoopForever>:

LoopForever:
    b LoopForever
 80022ee:	e7fe      	b.n	80022ee <LoopForever>
  ldr   r0, =_estack
 80022f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022f8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80022fc:	08003368 	.word	0x08003368
  ldr r2, =_sbss
 8002300:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002304:	20000130 	.word	0x20000130

08002308 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002308:	e7fe      	b.n	8002308 <ADC_IRQHandler>
	...

0800230c <__errno>:
 800230c:	4b01      	ldr	r3, [pc, #4]	; (8002314 <__errno+0x8>)
 800230e:	6818      	ldr	r0, [r3, #0]
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	2000000c 	.word	0x2000000c

08002318 <__libc_init_array>:
 8002318:	b570      	push	{r4, r5, r6, lr}
 800231a:	4d0d      	ldr	r5, [pc, #52]	; (8002350 <__libc_init_array+0x38>)
 800231c:	4c0d      	ldr	r4, [pc, #52]	; (8002354 <__libc_init_array+0x3c>)
 800231e:	1b64      	subs	r4, r4, r5
 8002320:	10a4      	asrs	r4, r4, #2
 8002322:	2600      	movs	r6, #0
 8002324:	42a6      	cmp	r6, r4
 8002326:	d109      	bne.n	800233c <__libc_init_array+0x24>
 8002328:	4d0b      	ldr	r5, [pc, #44]	; (8002358 <__libc_init_array+0x40>)
 800232a:	4c0c      	ldr	r4, [pc, #48]	; (800235c <__libc_init_array+0x44>)
 800232c:	f000 ffae 	bl	800328c <_init>
 8002330:	1b64      	subs	r4, r4, r5
 8002332:	10a4      	asrs	r4, r4, #2
 8002334:	2600      	movs	r6, #0
 8002336:	42a6      	cmp	r6, r4
 8002338:	d105      	bne.n	8002346 <__libc_init_array+0x2e>
 800233a:	bd70      	pop	{r4, r5, r6, pc}
 800233c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002340:	4798      	blx	r3
 8002342:	3601      	adds	r6, #1
 8002344:	e7ee      	b.n	8002324 <__libc_init_array+0xc>
 8002346:	f855 3b04 	ldr.w	r3, [r5], #4
 800234a:	4798      	blx	r3
 800234c:	3601      	adds	r6, #1
 800234e:	e7f2      	b.n	8002336 <__libc_init_array+0x1e>
 8002350:	08003360 	.word	0x08003360
 8002354:	08003360 	.word	0x08003360
 8002358:	08003360 	.word	0x08003360
 800235c:	08003364 	.word	0x08003364

08002360 <memset>:
 8002360:	4402      	add	r2, r0
 8002362:	4603      	mov	r3, r0
 8002364:	4293      	cmp	r3, r2
 8002366:	d100      	bne.n	800236a <memset+0xa>
 8002368:	4770      	bx	lr
 800236a:	f803 1b01 	strb.w	r1, [r3], #1
 800236e:	e7f9      	b.n	8002364 <memset+0x4>

08002370 <iprintf>:
 8002370:	b40f      	push	{r0, r1, r2, r3}
 8002372:	4b0a      	ldr	r3, [pc, #40]	; (800239c <iprintf+0x2c>)
 8002374:	b513      	push	{r0, r1, r4, lr}
 8002376:	681c      	ldr	r4, [r3, #0]
 8002378:	b124      	cbz	r4, 8002384 <iprintf+0x14>
 800237a:	69a3      	ldr	r3, [r4, #24]
 800237c:	b913      	cbnz	r3, 8002384 <iprintf+0x14>
 800237e:	4620      	mov	r0, r4
 8002380:	f000 f866 	bl	8002450 <__sinit>
 8002384:	ab05      	add	r3, sp, #20
 8002386:	9a04      	ldr	r2, [sp, #16]
 8002388:	68a1      	ldr	r1, [r4, #8]
 800238a:	9301      	str	r3, [sp, #4]
 800238c:	4620      	mov	r0, r4
 800238e:	f000 f9bd 	bl	800270c <_vfiprintf_r>
 8002392:	b002      	add	sp, #8
 8002394:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002398:	b004      	add	sp, #16
 800239a:	4770      	bx	lr
 800239c:	2000000c 	.word	0x2000000c

080023a0 <std>:
 80023a0:	2300      	movs	r3, #0
 80023a2:	b510      	push	{r4, lr}
 80023a4:	4604      	mov	r4, r0
 80023a6:	e9c0 3300 	strd	r3, r3, [r0]
 80023aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80023ae:	6083      	str	r3, [r0, #8]
 80023b0:	8181      	strh	r1, [r0, #12]
 80023b2:	6643      	str	r3, [r0, #100]	; 0x64
 80023b4:	81c2      	strh	r2, [r0, #14]
 80023b6:	6183      	str	r3, [r0, #24]
 80023b8:	4619      	mov	r1, r3
 80023ba:	2208      	movs	r2, #8
 80023bc:	305c      	adds	r0, #92	; 0x5c
 80023be:	f7ff ffcf 	bl	8002360 <memset>
 80023c2:	4b05      	ldr	r3, [pc, #20]	; (80023d8 <std+0x38>)
 80023c4:	6263      	str	r3, [r4, #36]	; 0x24
 80023c6:	4b05      	ldr	r3, [pc, #20]	; (80023dc <std+0x3c>)
 80023c8:	62a3      	str	r3, [r4, #40]	; 0x28
 80023ca:	4b05      	ldr	r3, [pc, #20]	; (80023e0 <std+0x40>)
 80023cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80023ce:	4b05      	ldr	r3, [pc, #20]	; (80023e4 <std+0x44>)
 80023d0:	6224      	str	r4, [r4, #32]
 80023d2:	6323      	str	r3, [r4, #48]	; 0x30
 80023d4:	bd10      	pop	{r4, pc}
 80023d6:	bf00      	nop
 80023d8:	08002cb5 	.word	0x08002cb5
 80023dc:	08002cd7 	.word	0x08002cd7
 80023e0:	08002d0f 	.word	0x08002d0f
 80023e4:	08002d33 	.word	0x08002d33

080023e8 <_cleanup_r>:
 80023e8:	4901      	ldr	r1, [pc, #4]	; (80023f0 <_cleanup_r+0x8>)
 80023ea:	f000 b8af 	b.w	800254c <_fwalk_reent>
 80023ee:	bf00      	nop
 80023f0:	0800300d 	.word	0x0800300d

080023f4 <__sfmoreglue>:
 80023f4:	b570      	push	{r4, r5, r6, lr}
 80023f6:	2268      	movs	r2, #104	; 0x68
 80023f8:	1e4d      	subs	r5, r1, #1
 80023fa:	4355      	muls	r5, r2
 80023fc:	460e      	mov	r6, r1
 80023fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002402:	f000 f8e5 	bl	80025d0 <_malloc_r>
 8002406:	4604      	mov	r4, r0
 8002408:	b140      	cbz	r0, 800241c <__sfmoreglue+0x28>
 800240a:	2100      	movs	r1, #0
 800240c:	e9c0 1600 	strd	r1, r6, [r0]
 8002410:	300c      	adds	r0, #12
 8002412:	60a0      	str	r0, [r4, #8]
 8002414:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002418:	f7ff ffa2 	bl	8002360 <memset>
 800241c:	4620      	mov	r0, r4
 800241e:	bd70      	pop	{r4, r5, r6, pc}

08002420 <__sfp_lock_acquire>:
 8002420:	4801      	ldr	r0, [pc, #4]	; (8002428 <__sfp_lock_acquire+0x8>)
 8002422:	f000 b8b3 	b.w	800258c <__retarget_lock_acquire_recursive>
 8002426:	bf00      	nop
 8002428:	20000121 	.word	0x20000121

0800242c <__sfp_lock_release>:
 800242c:	4801      	ldr	r0, [pc, #4]	; (8002434 <__sfp_lock_release+0x8>)
 800242e:	f000 b8ae 	b.w	800258e <__retarget_lock_release_recursive>
 8002432:	bf00      	nop
 8002434:	20000121 	.word	0x20000121

08002438 <__sinit_lock_acquire>:
 8002438:	4801      	ldr	r0, [pc, #4]	; (8002440 <__sinit_lock_acquire+0x8>)
 800243a:	f000 b8a7 	b.w	800258c <__retarget_lock_acquire_recursive>
 800243e:	bf00      	nop
 8002440:	20000122 	.word	0x20000122

08002444 <__sinit_lock_release>:
 8002444:	4801      	ldr	r0, [pc, #4]	; (800244c <__sinit_lock_release+0x8>)
 8002446:	f000 b8a2 	b.w	800258e <__retarget_lock_release_recursive>
 800244a:	bf00      	nop
 800244c:	20000122 	.word	0x20000122

08002450 <__sinit>:
 8002450:	b510      	push	{r4, lr}
 8002452:	4604      	mov	r4, r0
 8002454:	f7ff fff0 	bl	8002438 <__sinit_lock_acquire>
 8002458:	69a3      	ldr	r3, [r4, #24]
 800245a:	b11b      	cbz	r3, 8002464 <__sinit+0x14>
 800245c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002460:	f7ff bff0 	b.w	8002444 <__sinit_lock_release>
 8002464:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002468:	6523      	str	r3, [r4, #80]	; 0x50
 800246a:	4b13      	ldr	r3, [pc, #76]	; (80024b8 <__sinit+0x68>)
 800246c:	4a13      	ldr	r2, [pc, #76]	; (80024bc <__sinit+0x6c>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	62a2      	str	r2, [r4, #40]	; 0x28
 8002472:	42a3      	cmp	r3, r4
 8002474:	bf04      	itt	eq
 8002476:	2301      	moveq	r3, #1
 8002478:	61a3      	streq	r3, [r4, #24]
 800247a:	4620      	mov	r0, r4
 800247c:	f000 f820 	bl	80024c0 <__sfp>
 8002480:	6060      	str	r0, [r4, #4]
 8002482:	4620      	mov	r0, r4
 8002484:	f000 f81c 	bl	80024c0 <__sfp>
 8002488:	60a0      	str	r0, [r4, #8]
 800248a:	4620      	mov	r0, r4
 800248c:	f000 f818 	bl	80024c0 <__sfp>
 8002490:	2200      	movs	r2, #0
 8002492:	60e0      	str	r0, [r4, #12]
 8002494:	2104      	movs	r1, #4
 8002496:	6860      	ldr	r0, [r4, #4]
 8002498:	f7ff ff82 	bl	80023a0 <std>
 800249c:	68a0      	ldr	r0, [r4, #8]
 800249e:	2201      	movs	r2, #1
 80024a0:	2109      	movs	r1, #9
 80024a2:	f7ff ff7d 	bl	80023a0 <std>
 80024a6:	68e0      	ldr	r0, [r4, #12]
 80024a8:	2202      	movs	r2, #2
 80024aa:	2112      	movs	r1, #18
 80024ac:	f7ff ff78 	bl	80023a0 <std>
 80024b0:	2301      	movs	r3, #1
 80024b2:	61a3      	str	r3, [r4, #24]
 80024b4:	e7d2      	b.n	800245c <__sinit+0xc>
 80024b6:	bf00      	nop
 80024b8:	080032c0 	.word	0x080032c0
 80024bc:	080023e9 	.word	0x080023e9

080024c0 <__sfp>:
 80024c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024c2:	4607      	mov	r7, r0
 80024c4:	f7ff ffac 	bl	8002420 <__sfp_lock_acquire>
 80024c8:	4b1e      	ldr	r3, [pc, #120]	; (8002544 <__sfp+0x84>)
 80024ca:	681e      	ldr	r6, [r3, #0]
 80024cc:	69b3      	ldr	r3, [r6, #24]
 80024ce:	b913      	cbnz	r3, 80024d6 <__sfp+0x16>
 80024d0:	4630      	mov	r0, r6
 80024d2:	f7ff ffbd 	bl	8002450 <__sinit>
 80024d6:	3648      	adds	r6, #72	; 0x48
 80024d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80024dc:	3b01      	subs	r3, #1
 80024de:	d503      	bpl.n	80024e8 <__sfp+0x28>
 80024e0:	6833      	ldr	r3, [r6, #0]
 80024e2:	b30b      	cbz	r3, 8002528 <__sfp+0x68>
 80024e4:	6836      	ldr	r6, [r6, #0]
 80024e6:	e7f7      	b.n	80024d8 <__sfp+0x18>
 80024e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80024ec:	b9d5      	cbnz	r5, 8002524 <__sfp+0x64>
 80024ee:	4b16      	ldr	r3, [pc, #88]	; (8002548 <__sfp+0x88>)
 80024f0:	60e3      	str	r3, [r4, #12]
 80024f2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80024f6:	6665      	str	r5, [r4, #100]	; 0x64
 80024f8:	f000 f847 	bl	800258a <__retarget_lock_init_recursive>
 80024fc:	f7ff ff96 	bl	800242c <__sfp_lock_release>
 8002500:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002504:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002508:	6025      	str	r5, [r4, #0]
 800250a:	61a5      	str	r5, [r4, #24]
 800250c:	2208      	movs	r2, #8
 800250e:	4629      	mov	r1, r5
 8002510:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002514:	f7ff ff24 	bl	8002360 <memset>
 8002518:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800251c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002520:	4620      	mov	r0, r4
 8002522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002524:	3468      	adds	r4, #104	; 0x68
 8002526:	e7d9      	b.n	80024dc <__sfp+0x1c>
 8002528:	2104      	movs	r1, #4
 800252a:	4638      	mov	r0, r7
 800252c:	f7ff ff62 	bl	80023f4 <__sfmoreglue>
 8002530:	4604      	mov	r4, r0
 8002532:	6030      	str	r0, [r6, #0]
 8002534:	2800      	cmp	r0, #0
 8002536:	d1d5      	bne.n	80024e4 <__sfp+0x24>
 8002538:	f7ff ff78 	bl	800242c <__sfp_lock_release>
 800253c:	230c      	movs	r3, #12
 800253e:	603b      	str	r3, [r7, #0]
 8002540:	e7ee      	b.n	8002520 <__sfp+0x60>
 8002542:	bf00      	nop
 8002544:	080032c0 	.word	0x080032c0
 8002548:	ffff0001 	.word	0xffff0001

0800254c <_fwalk_reent>:
 800254c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002550:	4606      	mov	r6, r0
 8002552:	4688      	mov	r8, r1
 8002554:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002558:	2700      	movs	r7, #0
 800255a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800255e:	f1b9 0901 	subs.w	r9, r9, #1
 8002562:	d505      	bpl.n	8002570 <_fwalk_reent+0x24>
 8002564:	6824      	ldr	r4, [r4, #0]
 8002566:	2c00      	cmp	r4, #0
 8002568:	d1f7      	bne.n	800255a <_fwalk_reent+0xe>
 800256a:	4638      	mov	r0, r7
 800256c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002570:	89ab      	ldrh	r3, [r5, #12]
 8002572:	2b01      	cmp	r3, #1
 8002574:	d907      	bls.n	8002586 <_fwalk_reent+0x3a>
 8002576:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800257a:	3301      	adds	r3, #1
 800257c:	d003      	beq.n	8002586 <_fwalk_reent+0x3a>
 800257e:	4629      	mov	r1, r5
 8002580:	4630      	mov	r0, r6
 8002582:	47c0      	blx	r8
 8002584:	4307      	orrs	r7, r0
 8002586:	3568      	adds	r5, #104	; 0x68
 8002588:	e7e9      	b.n	800255e <_fwalk_reent+0x12>

0800258a <__retarget_lock_init_recursive>:
 800258a:	4770      	bx	lr

0800258c <__retarget_lock_acquire_recursive>:
 800258c:	4770      	bx	lr

0800258e <__retarget_lock_release_recursive>:
 800258e:	4770      	bx	lr

08002590 <sbrk_aligned>:
 8002590:	b570      	push	{r4, r5, r6, lr}
 8002592:	4e0e      	ldr	r6, [pc, #56]	; (80025cc <sbrk_aligned+0x3c>)
 8002594:	460c      	mov	r4, r1
 8002596:	6831      	ldr	r1, [r6, #0]
 8002598:	4605      	mov	r5, r0
 800259a:	b911      	cbnz	r1, 80025a2 <sbrk_aligned+0x12>
 800259c:	f000 fb7a 	bl	8002c94 <_sbrk_r>
 80025a0:	6030      	str	r0, [r6, #0]
 80025a2:	4621      	mov	r1, r4
 80025a4:	4628      	mov	r0, r5
 80025a6:	f000 fb75 	bl	8002c94 <_sbrk_r>
 80025aa:	1c43      	adds	r3, r0, #1
 80025ac:	d00a      	beq.n	80025c4 <sbrk_aligned+0x34>
 80025ae:	1cc4      	adds	r4, r0, #3
 80025b0:	f024 0403 	bic.w	r4, r4, #3
 80025b4:	42a0      	cmp	r0, r4
 80025b6:	d007      	beq.n	80025c8 <sbrk_aligned+0x38>
 80025b8:	1a21      	subs	r1, r4, r0
 80025ba:	4628      	mov	r0, r5
 80025bc:	f000 fb6a 	bl	8002c94 <_sbrk_r>
 80025c0:	3001      	adds	r0, #1
 80025c2:	d101      	bne.n	80025c8 <sbrk_aligned+0x38>
 80025c4:	f04f 34ff 	mov.w	r4, #4294967295
 80025c8:	4620      	mov	r0, r4
 80025ca:	bd70      	pop	{r4, r5, r6, pc}
 80025cc:	20000128 	.word	0x20000128

080025d0 <_malloc_r>:
 80025d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025d4:	1ccd      	adds	r5, r1, #3
 80025d6:	f025 0503 	bic.w	r5, r5, #3
 80025da:	3508      	adds	r5, #8
 80025dc:	2d0c      	cmp	r5, #12
 80025de:	bf38      	it	cc
 80025e0:	250c      	movcc	r5, #12
 80025e2:	2d00      	cmp	r5, #0
 80025e4:	4607      	mov	r7, r0
 80025e6:	db01      	blt.n	80025ec <_malloc_r+0x1c>
 80025e8:	42a9      	cmp	r1, r5
 80025ea:	d905      	bls.n	80025f8 <_malloc_r+0x28>
 80025ec:	230c      	movs	r3, #12
 80025ee:	603b      	str	r3, [r7, #0]
 80025f0:	2600      	movs	r6, #0
 80025f2:	4630      	mov	r0, r6
 80025f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80025f8:	4e2e      	ldr	r6, [pc, #184]	; (80026b4 <_malloc_r+0xe4>)
 80025fa:	f000 fdbb 	bl	8003174 <__malloc_lock>
 80025fe:	6833      	ldr	r3, [r6, #0]
 8002600:	461c      	mov	r4, r3
 8002602:	bb34      	cbnz	r4, 8002652 <_malloc_r+0x82>
 8002604:	4629      	mov	r1, r5
 8002606:	4638      	mov	r0, r7
 8002608:	f7ff ffc2 	bl	8002590 <sbrk_aligned>
 800260c:	1c43      	adds	r3, r0, #1
 800260e:	4604      	mov	r4, r0
 8002610:	d14d      	bne.n	80026ae <_malloc_r+0xde>
 8002612:	6834      	ldr	r4, [r6, #0]
 8002614:	4626      	mov	r6, r4
 8002616:	2e00      	cmp	r6, #0
 8002618:	d140      	bne.n	800269c <_malloc_r+0xcc>
 800261a:	6823      	ldr	r3, [r4, #0]
 800261c:	4631      	mov	r1, r6
 800261e:	4638      	mov	r0, r7
 8002620:	eb04 0803 	add.w	r8, r4, r3
 8002624:	f000 fb36 	bl	8002c94 <_sbrk_r>
 8002628:	4580      	cmp	r8, r0
 800262a:	d13a      	bne.n	80026a2 <_malloc_r+0xd2>
 800262c:	6821      	ldr	r1, [r4, #0]
 800262e:	3503      	adds	r5, #3
 8002630:	1a6d      	subs	r5, r5, r1
 8002632:	f025 0503 	bic.w	r5, r5, #3
 8002636:	3508      	adds	r5, #8
 8002638:	2d0c      	cmp	r5, #12
 800263a:	bf38      	it	cc
 800263c:	250c      	movcc	r5, #12
 800263e:	4629      	mov	r1, r5
 8002640:	4638      	mov	r0, r7
 8002642:	f7ff ffa5 	bl	8002590 <sbrk_aligned>
 8002646:	3001      	adds	r0, #1
 8002648:	d02b      	beq.n	80026a2 <_malloc_r+0xd2>
 800264a:	6823      	ldr	r3, [r4, #0]
 800264c:	442b      	add	r3, r5
 800264e:	6023      	str	r3, [r4, #0]
 8002650:	e00e      	b.n	8002670 <_malloc_r+0xa0>
 8002652:	6822      	ldr	r2, [r4, #0]
 8002654:	1b52      	subs	r2, r2, r5
 8002656:	d41e      	bmi.n	8002696 <_malloc_r+0xc6>
 8002658:	2a0b      	cmp	r2, #11
 800265a:	d916      	bls.n	800268a <_malloc_r+0xba>
 800265c:	1961      	adds	r1, r4, r5
 800265e:	42a3      	cmp	r3, r4
 8002660:	6025      	str	r5, [r4, #0]
 8002662:	bf18      	it	ne
 8002664:	6059      	strne	r1, [r3, #4]
 8002666:	6863      	ldr	r3, [r4, #4]
 8002668:	bf08      	it	eq
 800266a:	6031      	streq	r1, [r6, #0]
 800266c:	5162      	str	r2, [r4, r5]
 800266e:	604b      	str	r3, [r1, #4]
 8002670:	4638      	mov	r0, r7
 8002672:	f104 060b 	add.w	r6, r4, #11
 8002676:	f000 fd83 	bl	8003180 <__malloc_unlock>
 800267a:	f026 0607 	bic.w	r6, r6, #7
 800267e:	1d23      	adds	r3, r4, #4
 8002680:	1af2      	subs	r2, r6, r3
 8002682:	d0b6      	beq.n	80025f2 <_malloc_r+0x22>
 8002684:	1b9b      	subs	r3, r3, r6
 8002686:	50a3      	str	r3, [r4, r2]
 8002688:	e7b3      	b.n	80025f2 <_malloc_r+0x22>
 800268a:	6862      	ldr	r2, [r4, #4]
 800268c:	42a3      	cmp	r3, r4
 800268e:	bf0c      	ite	eq
 8002690:	6032      	streq	r2, [r6, #0]
 8002692:	605a      	strne	r2, [r3, #4]
 8002694:	e7ec      	b.n	8002670 <_malloc_r+0xa0>
 8002696:	4623      	mov	r3, r4
 8002698:	6864      	ldr	r4, [r4, #4]
 800269a:	e7b2      	b.n	8002602 <_malloc_r+0x32>
 800269c:	4634      	mov	r4, r6
 800269e:	6876      	ldr	r6, [r6, #4]
 80026a0:	e7b9      	b.n	8002616 <_malloc_r+0x46>
 80026a2:	230c      	movs	r3, #12
 80026a4:	603b      	str	r3, [r7, #0]
 80026a6:	4638      	mov	r0, r7
 80026a8:	f000 fd6a 	bl	8003180 <__malloc_unlock>
 80026ac:	e7a1      	b.n	80025f2 <_malloc_r+0x22>
 80026ae:	6025      	str	r5, [r4, #0]
 80026b0:	e7de      	b.n	8002670 <_malloc_r+0xa0>
 80026b2:	bf00      	nop
 80026b4:	20000124 	.word	0x20000124

080026b8 <__sfputc_r>:
 80026b8:	6893      	ldr	r3, [r2, #8]
 80026ba:	3b01      	subs	r3, #1
 80026bc:	2b00      	cmp	r3, #0
 80026be:	b410      	push	{r4}
 80026c0:	6093      	str	r3, [r2, #8]
 80026c2:	da08      	bge.n	80026d6 <__sfputc_r+0x1e>
 80026c4:	6994      	ldr	r4, [r2, #24]
 80026c6:	42a3      	cmp	r3, r4
 80026c8:	db01      	blt.n	80026ce <__sfputc_r+0x16>
 80026ca:	290a      	cmp	r1, #10
 80026cc:	d103      	bne.n	80026d6 <__sfputc_r+0x1e>
 80026ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80026d2:	f000 bb33 	b.w	8002d3c <__swbuf_r>
 80026d6:	6813      	ldr	r3, [r2, #0]
 80026d8:	1c58      	adds	r0, r3, #1
 80026da:	6010      	str	r0, [r2, #0]
 80026dc:	7019      	strb	r1, [r3, #0]
 80026de:	4608      	mov	r0, r1
 80026e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80026e4:	4770      	bx	lr

080026e6 <__sfputs_r>:
 80026e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026e8:	4606      	mov	r6, r0
 80026ea:	460f      	mov	r7, r1
 80026ec:	4614      	mov	r4, r2
 80026ee:	18d5      	adds	r5, r2, r3
 80026f0:	42ac      	cmp	r4, r5
 80026f2:	d101      	bne.n	80026f8 <__sfputs_r+0x12>
 80026f4:	2000      	movs	r0, #0
 80026f6:	e007      	b.n	8002708 <__sfputs_r+0x22>
 80026f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80026fc:	463a      	mov	r2, r7
 80026fe:	4630      	mov	r0, r6
 8002700:	f7ff ffda 	bl	80026b8 <__sfputc_r>
 8002704:	1c43      	adds	r3, r0, #1
 8002706:	d1f3      	bne.n	80026f0 <__sfputs_r+0xa>
 8002708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800270c <_vfiprintf_r>:
 800270c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002710:	460d      	mov	r5, r1
 8002712:	b09d      	sub	sp, #116	; 0x74
 8002714:	4614      	mov	r4, r2
 8002716:	4698      	mov	r8, r3
 8002718:	4606      	mov	r6, r0
 800271a:	b118      	cbz	r0, 8002724 <_vfiprintf_r+0x18>
 800271c:	6983      	ldr	r3, [r0, #24]
 800271e:	b90b      	cbnz	r3, 8002724 <_vfiprintf_r+0x18>
 8002720:	f7ff fe96 	bl	8002450 <__sinit>
 8002724:	4b89      	ldr	r3, [pc, #548]	; (800294c <_vfiprintf_r+0x240>)
 8002726:	429d      	cmp	r5, r3
 8002728:	d11b      	bne.n	8002762 <_vfiprintf_r+0x56>
 800272a:	6875      	ldr	r5, [r6, #4]
 800272c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800272e:	07d9      	lsls	r1, r3, #31
 8002730:	d405      	bmi.n	800273e <_vfiprintf_r+0x32>
 8002732:	89ab      	ldrh	r3, [r5, #12]
 8002734:	059a      	lsls	r2, r3, #22
 8002736:	d402      	bmi.n	800273e <_vfiprintf_r+0x32>
 8002738:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800273a:	f7ff ff27 	bl	800258c <__retarget_lock_acquire_recursive>
 800273e:	89ab      	ldrh	r3, [r5, #12]
 8002740:	071b      	lsls	r3, r3, #28
 8002742:	d501      	bpl.n	8002748 <_vfiprintf_r+0x3c>
 8002744:	692b      	ldr	r3, [r5, #16]
 8002746:	b9eb      	cbnz	r3, 8002784 <_vfiprintf_r+0x78>
 8002748:	4629      	mov	r1, r5
 800274a:	4630      	mov	r0, r6
 800274c:	f000 fb5a 	bl	8002e04 <__swsetup_r>
 8002750:	b1c0      	cbz	r0, 8002784 <_vfiprintf_r+0x78>
 8002752:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002754:	07dc      	lsls	r4, r3, #31
 8002756:	d50e      	bpl.n	8002776 <_vfiprintf_r+0x6a>
 8002758:	f04f 30ff 	mov.w	r0, #4294967295
 800275c:	b01d      	add	sp, #116	; 0x74
 800275e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002762:	4b7b      	ldr	r3, [pc, #492]	; (8002950 <_vfiprintf_r+0x244>)
 8002764:	429d      	cmp	r5, r3
 8002766:	d101      	bne.n	800276c <_vfiprintf_r+0x60>
 8002768:	68b5      	ldr	r5, [r6, #8]
 800276a:	e7df      	b.n	800272c <_vfiprintf_r+0x20>
 800276c:	4b79      	ldr	r3, [pc, #484]	; (8002954 <_vfiprintf_r+0x248>)
 800276e:	429d      	cmp	r5, r3
 8002770:	bf08      	it	eq
 8002772:	68f5      	ldreq	r5, [r6, #12]
 8002774:	e7da      	b.n	800272c <_vfiprintf_r+0x20>
 8002776:	89ab      	ldrh	r3, [r5, #12]
 8002778:	0598      	lsls	r0, r3, #22
 800277a:	d4ed      	bmi.n	8002758 <_vfiprintf_r+0x4c>
 800277c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800277e:	f7ff ff06 	bl	800258e <__retarget_lock_release_recursive>
 8002782:	e7e9      	b.n	8002758 <_vfiprintf_r+0x4c>
 8002784:	2300      	movs	r3, #0
 8002786:	9309      	str	r3, [sp, #36]	; 0x24
 8002788:	2320      	movs	r3, #32
 800278a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800278e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002792:	2330      	movs	r3, #48	; 0x30
 8002794:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002958 <_vfiprintf_r+0x24c>
 8002798:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800279c:	f04f 0901 	mov.w	r9, #1
 80027a0:	4623      	mov	r3, r4
 80027a2:	469a      	mov	sl, r3
 80027a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80027a8:	b10a      	cbz	r2, 80027ae <_vfiprintf_r+0xa2>
 80027aa:	2a25      	cmp	r2, #37	; 0x25
 80027ac:	d1f9      	bne.n	80027a2 <_vfiprintf_r+0x96>
 80027ae:	ebba 0b04 	subs.w	fp, sl, r4
 80027b2:	d00b      	beq.n	80027cc <_vfiprintf_r+0xc0>
 80027b4:	465b      	mov	r3, fp
 80027b6:	4622      	mov	r2, r4
 80027b8:	4629      	mov	r1, r5
 80027ba:	4630      	mov	r0, r6
 80027bc:	f7ff ff93 	bl	80026e6 <__sfputs_r>
 80027c0:	3001      	adds	r0, #1
 80027c2:	f000 80aa 	beq.w	800291a <_vfiprintf_r+0x20e>
 80027c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80027c8:	445a      	add	r2, fp
 80027ca:	9209      	str	r2, [sp, #36]	; 0x24
 80027cc:	f89a 3000 	ldrb.w	r3, [sl]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	f000 80a2 	beq.w	800291a <_vfiprintf_r+0x20e>
 80027d6:	2300      	movs	r3, #0
 80027d8:	f04f 32ff 	mov.w	r2, #4294967295
 80027dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80027e0:	f10a 0a01 	add.w	sl, sl, #1
 80027e4:	9304      	str	r3, [sp, #16]
 80027e6:	9307      	str	r3, [sp, #28]
 80027e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80027ec:	931a      	str	r3, [sp, #104]	; 0x68
 80027ee:	4654      	mov	r4, sl
 80027f0:	2205      	movs	r2, #5
 80027f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80027f6:	4858      	ldr	r0, [pc, #352]	; (8002958 <_vfiprintf_r+0x24c>)
 80027f8:	f7fd fcf2 	bl	80001e0 <memchr>
 80027fc:	9a04      	ldr	r2, [sp, #16]
 80027fe:	b9d8      	cbnz	r0, 8002838 <_vfiprintf_r+0x12c>
 8002800:	06d1      	lsls	r1, r2, #27
 8002802:	bf44      	itt	mi
 8002804:	2320      	movmi	r3, #32
 8002806:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800280a:	0713      	lsls	r3, r2, #28
 800280c:	bf44      	itt	mi
 800280e:	232b      	movmi	r3, #43	; 0x2b
 8002810:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002814:	f89a 3000 	ldrb.w	r3, [sl]
 8002818:	2b2a      	cmp	r3, #42	; 0x2a
 800281a:	d015      	beq.n	8002848 <_vfiprintf_r+0x13c>
 800281c:	9a07      	ldr	r2, [sp, #28]
 800281e:	4654      	mov	r4, sl
 8002820:	2000      	movs	r0, #0
 8002822:	f04f 0c0a 	mov.w	ip, #10
 8002826:	4621      	mov	r1, r4
 8002828:	f811 3b01 	ldrb.w	r3, [r1], #1
 800282c:	3b30      	subs	r3, #48	; 0x30
 800282e:	2b09      	cmp	r3, #9
 8002830:	d94e      	bls.n	80028d0 <_vfiprintf_r+0x1c4>
 8002832:	b1b0      	cbz	r0, 8002862 <_vfiprintf_r+0x156>
 8002834:	9207      	str	r2, [sp, #28]
 8002836:	e014      	b.n	8002862 <_vfiprintf_r+0x156>
 8002838:	eba0 0308 	sub.w	r3, r0, r8
 800283c:	fa09 f303 	lsl.w	r3, r9, r3
 8002840:	4313      	orrs	r3, r2
 8002842:	9304      	str	r3, [sp, #16]
 8002844:	46a2      	mov	sl, r4
 8002846:	e7d2      	b.n	80027ee <_vfiprintf_r+0xe2>
 8002848:	9b03      	ldr	r3, [sp, #12]
 800284a:	1d19      	adds	r1, r3, #4
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	9103      	str	r1, [sp, #12]
 8002850:	2b00      	cmp	r3, #0
 8002852:	bfbb      	ittet	lt
 8002854:	425b      	neglt	r3, r3
 8002856:	f042 0202 	orrlt.w	r2, r2, #2
 800285a:	9307      	strge	r3, [sp, #28]
 800285c:	9307      	strlt	r3, [sp, #28]
 800285e:	bfb8      	it	lt
 8002860:	9204      	strlt	r2, [sp, #16]
 8002862:	7823      	ldrb	r3, [r4, #0]
 8002864:	2b2e      	cmp	r3, #46	; 0x2e
 8002866:	d10c      	bne.n	8002882 <_vfiprintf_r+0x176>
 8002868:	7863      	ldrb	r3, [r4, #1]
 800286a:	2b2a      	cmp	r3, #42	; 0x2a
 800286c:	d135      	bne.n	80028da <_vfiprintf_r+0x1ce>
 800286e:	9b03      	ldr	r3, [sp, #12]
 8002870:	1d1a      	adds	r2, r3, #4
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	9203      	str	r2, [sp, #12]
 8002876:	2b00      	cmp	r3, #0
 8002878:	bfb8      	it	lt
 800287a:	f04f 33ff 	movlt.w	r3, #4294967295
 800287e:	3402      	adds	r4, #2
 8002880:	9305      	str	r3, [sp, #20]
 8002882:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002968 <_vfiprintf_r+0x25c>
 8002886:	7821      	ldrb	r1, [r4, #0]
 8002888:	2203      	movs	r2, #3
 800288a:	4650      	mov	r0, sl
 800288c:	f7fd fca8 	bl	80001e0 <memchr>
 8002890:	b140      	cbz	r0, 80028a4 <_vfiprintf_r+0x198>
 8002892:	2340      	movs	r3, #64	; 0x40
 8002894:	eba0 000a 	sub.w	r0, r0, sl
 8002898:	fa03 f000 	lsl.w	r0, r3, r0
 800289c:	9b04      	ldr	r3, [sp, #16]
 800289e:	4303      	orrs	r3, r0
 80028a0:	3401      	adds	r4, #1
 80028a2:	9304      	str	r3, [sp, #16]
 80028a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028a8:	482c      	ldr	r0, [pc, #176]	; (800295c <_vfiprintf_r+0x250>)
 80028aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80028ae:	2206      	movs	r2, #6
 80028b0:	f7fd fc96 	bl	80001e0 <memchr>
 80028b4:	2800      	cmp	r0, #0
 80028b6:	d03f      	beq.n	8002938 <_vfiprintf_r+0x22c>
 80028b8:	4b29      	ldr	r3, [pc, #164]	; (8002960 <_vfiprintf_r+0x254>)
 80028ba:	bb1b      	cbnz	r3, 8002904 <_vfiprintf_r+0x1f8>
 80028bc:	9b03      	ldr	r3, [sp, #12]
 80028be:	3307      	adds	r3, #7
 80028c0:	f023 0307 	bic.w	r3, r3, #7
 80028c4:	3308      	adds	r3, #8
 80028c6:	9303      	str	r3, [sp, #12]
 80028c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80028ca:	443b      	add	r3, r7
 80028cc:	9309      	str	r3, [sp, #36]	; 0x24
 80028ce:	e767      	b.n	80027a0 <_vfiprintf_r+0x94>
 80028d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80028d4:	460c      	mov	r4, r1
 80028d6:	2001      	movs	r0, #1
 80028d8:	e7a5      	b.n	8002826 <_vfiprintf_r+0x11a>
 80028da:	2300      	movs	r3, #0
 80028dc:	3401      	adds	r4, #1
 80028de:	9305      	str	r3, [sp, #20]
 80028e0:	4619      	mov	r1, r3
 80028e2:	f04f 0c0a 	mov.w	ip, #10
 80028e6:	4620      	mov	r0, r4
 80028e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80028ec:	3a30      	subs	r2, #48	; 0x30
 80028ee:	2a09      	cmp	r2, #9
 80028f0:	d903      	bls.n	80028fa <_vfiprintf_r+0x1ee>
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d0c5      	beq.n	8002882 <_vfiprintf_r+0x176>
 80028f6:	9105      	str	r1, [sp, #20]
 80028f8:	e7c3      	b.n	8002882 <_vfiprintf_r+0x176>
 80028fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80028fe:	4604      	mov	r4, r0
 8002900:	2301      	movs	r3, #1
 8002902:	e7f0      	b.n	80028e6 <_vfiprintf_r+0x1da>
 8002904:	ab03      	add	r3, sp, #12
 8002906:	9300      	str	r3, [sp, #0]
 8002908:	462a      	mov	r2, r5
 800290a:	4b16      	ldr	r3, [pc, #88]	; (8002964 <_vfiprintf_r+0x258>)
 800290c:	a904      	add	r1, sp, #16
 800290e:	4630      	mov	r0, r6
 8002910:	f3af 8000 	nop.w
 8002914:	4607      	mov	r7, r0
 8002916:	1c78      	adds	r0, r7, #1
 8002918:	d1d6      	bne.n	80028c8 <_vfiprintf_r+0x1bc>
 800291a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800291c:	07d9      	lsls	r1, r3, #31
 800291e:	d405      	bmi.n	800292c <_vfiprintf_r+0x220>
 8002920:	89ab      	ldrh	r3, [r5, #12]
 8002922:	059a      	lsls	r2, r3, #22
 8002924:	d402      	bmi.n	800292c <_vfiprintf_r+0x220>
 8002926:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002928:	f7ff fe31 	bl	800258e <__retarget_lock_release_recursive>
 800292c:	89ab      	ldrh	r3, [r5, #12]
 800292e:	065b      	lsls	r3, r3, #25
 8002930:	f53f af12 	bmi.w	8002758 <_vfiprintf_r+0x4c>
 8002934:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002936:	e711      	b.n	800275c <_vfiprintf_r+0x50>
 8002938:	ab03      	add	r3, sp, #12
 800293a:	9300      	str	r3, [sp, #0]
 800293c:	462a      	mov	r2, r5
 800293e:	4b09      	ldr	r3, [pc, #36]	; (8002964 <_vfiprintf_r+0x258>)
 8002940:	a904      	add	r1, sp, #16
 8002942:	4630      	mov	r0, r6
 8002944:	f000 f880 	bl	8002a48 <_printf_i>
 8002948:	e7e4      	b.n	8002914 <_vfiprintf_r+0x208>
 800294a:	bf00      	nop
 800294c:	080032e4 	.word	0x080032e4
 8002950:	08003304 	.word	0x08003304
 8002954:	080032c4 	.word	0x080032c4
 8002958:	08003324 	.word	0x08003324
 800295c:	0800332e 	.word	0x0800332e
 8002960:	00000000 	.word	0x00000000
 8002964:	080026e7 	.word	0x080026e7
 8002968:	0800332a 	.word	0x0800332a

0800296c <_printf_common>:
 800296c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002970:	4616      	mov	r6, r2
 8002972:	4699      	mov	r9, r3
 8002974:	688a      	ldr	r2, [r1, #8]
 8002976:	690b      	ldr	r3, [r1, #16]
 8002978:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800297c:	4293      	cmp	r3, r2
 800297e:	bfb8      	it	lt
 8002980:	4613      	movlt	r3, r2
 8002982:	6033      	str	r3, [r6, #0]
 8002984:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002988:	4607      	mov	r7, r0
 800298a:	460c      	mov	r4, r1
 800298c:	b10a      	cbz	r2, 8002992 <_printf_common+0x26>
 800298e:	3301      	adds	r3, #1
 8002990:	6033      	str	r3, [r6, #0]
 8002992:	6823      	ldr	r3, [r4, #0]
 8002994:	0699      	lsls	r1, r3, #26
 8002996:	bf42      	ittt	mi
 8002998:	6833      	ldrmi	r3, [r6, #0]
 800299a:	3302      	addmi	r3, #2
 800299c:	6033      	strmi	r3, [r6, #0]
 800299e:	6825      	ldr	r5, [r4, #0]
 80029a0:	f015 0506 	ands.w	r5, r5, #6
 80029a4:	d106      	bne.n	80029b4 <_printf_common+0x48>
 80029a6:	f104 0a19 	add.w	sl, r4, #25
 80029aa:	68e3      	ldr	r3, [r4, #12]
 80029ac:	6832      	ldr	r2, [r6, #0]
 80029ae:	1a9b      	subs	r3, r3, r2
 80029b0:	42ab      	cmp	r3, r5
 80029b2:	dc26      	bgt.n	8002a02 <_printf_common+0x96>
 80029b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80029b8:	1e13      	subs	r3, r2, #0
 80029ba:	6822      	ldr	r2, [r4, #0]
 80029bc:	bf18      	it	ne
 80029be:	2301      	movne	r3, #1
 80029c0:	0692      	lsls	r2, r2, #26
 80029c2:	d42b      	bmi.n	8002a1c <_printf_common+0xb0>
 80029c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80029c8:	4649      	mov	r1, r9
 80029ca:	4638      	mov	r0, r7
 80029cc:	47c0      	blx	r8
 80029ce:	3001      	adds	r0, #1
 80029d0:	d01e      	beq.n	8002a10 <_printf_common+0xa4>
 80029d2:	6823      	ldr	r3, [r4, #0]
 80029d4:	68e5      	ldr	r5, [r4, #12]
 80029d6:	6832      	ldr	r2, [r6, #0]
 80029d8:	f003 0306 	and.w	r3, r3, #6
 80029dc:	2b04      	cmp	r3, #4
 80029de:	bf08      	it	eq
 80029e0:	1aad      	subeq	r5, r5, r2
 80029e2:	68a3      	ldr	r3, [r4, #8]
 80029e4:	6922      	ldr	r2, [r4, #16]
 80029e6:	bf0c      	ite	eq
 80029e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80029ec:	2500      	movne	r5, #0
 80029ee:	4293      	cmp	r3, r2
 80029f0:	bfc4      	itt	gt
 80029f2:	1a9b      	subgt	r3, r3, r2
 80029f4:	18ed      	addgt	r5, r5, r3
 80029f6:	2600      	movs	r6, #0
 80029f8:	341a      	adds	r4, #26
 80029fa:	42b5      	cmp	r5, r6
 80029fc:	d11a      	bne.n	8002a34 <_printf_common+0xc8>
 80029fe:	2000      	movs	r0, #0
 8002a00:	e008      	b.n	8002a14 <_printf_common+0xa8>
 8002a02:	2301      	movs	r3, #1
 8002a04:	4652      	mov	r2, sl
 8002a06:	4649      	mov	r1, r9
 8002a08:	4638      	mov	r0, r7
 8002a0a:	47c0      	blx	r8
 8002a0c:	3001      	adds	r0, #1
 8002a0e:	d103      	bne.n	8002a18 <_printf_common+0xac>
 8002a10:	f04f 30ff 	mov.w	r0, #4294967295
 8002a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a18:	3501      	adds	r5, #1
 8002a1a:	e7c6      	b.n	80029aa <_printf_common+0x3e>
 8002a1c:	18e1      	adds	r1, r4, r3
 8002a1e:	1c5a      	adds	r2, r3, #1
 8002a20:	2030      	movs	r0, #48	; 0x30
 8002a22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002a26:	4422      	add	r2, r4
 8002a28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002a2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002a30:	3302      	adds	r3, #2
 8002a32:	e7c7      	b.n	80029c4 <_printf_common+0x58>
 8002a34:	2301      	movs	r3, #1
 8002a36:	4622      	mov	r2, r4
 8002a38:	4649      	mov	r1, r9
 8002a3a:	4638      	mov	r0, r7
 8002a3c:	47c0      	blx	r8
 8002a3e:	3001      	adds	r0, #1
 8002a40:	d0e6      	beq.n	8002a10 <_printf_common+0xa4>
 8002a42:	3601      	adds	r6, #1
 8002a44:	e7d9      	b.n	80029fa <_printf_common+0x8e>
	...

08002a48 <_printf_i>:
 8002a48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a4c:	7e0f      	ldrb	r7, [r1, #24]
 8002a4e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002a50:	2f78      	cmp	r7, #120	; 0x78
 8002a52:	4691      	mov	r9, r2
 8002a54:	4680      	mov	r8, r0
 8002a56:	460c      	mov	r4, r1
 8002a58:	469a      	mov	sl, r3
 8002a5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002a5e:	d807      	bhi.n	8002a70 <_printf_i+0x28>
 8002a60:	2f62      	cmp	r7, #98	; 0x62
 8002a62:	d80a      	bhi.n	8002a7a <_printf_i+0x32>
 8002a64:	2f00      	cmp	r7, #0
 8002a66:	f000 80d8 	beq.w	8002c1a <_printf_i+0x1d2>
 8002a6a:	2f58      	cmp	r7, #88	; 0x58
 8002a6c:	f000 80a3 	beq.w	8002bb6 <_printf_i+0x16e>
 8002a70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002a74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002a78:	e03a      	b.n	8002af0 <_printf_i+0xa8>
 8002a7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002a7e:	2b15      	cmp	r3, #21
 8002a80:	d8f6      	bhi.n	8002a70 <_printf_i+0x28>
 8002a82:	a101      	add	r1, pc, #4	; (adr r1, 8002a88 <_printf_i+0x40>)
 8002a84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002a88:	08002ae1 	.word	0x08002ae1
 8002a8c:	08002af5 	.word	0x08002af5
 8002a90:	08002a71 	.word	0x08002a71
 8002a94:	08002a71 	.word	0x08002a71
 8002a98:	08002a71 	.word	0x08002a71
 8002a9c:	08002a71 	.word	0x08002a71
 8002aa0:	08002af5 	.word	0x08002af5
 8002aa4:	08002a71 	.word	0x08002a71
 8002aa8:	08002a71 	.word	0x08002a71
 8002aac:	08002a71 	.word	0x08002a71
 8002ab0:	08002a71 	.word	0x08002a71
 8002ab4:	08002c01 	.word	0x08002c01
 8002ab8:	08002b25 	.word	0x08002b25
 8002abc:	08002be3 	.word	0x08002be3
 8002ac0:	08002a71 	.word	0x08002a71
 8002ac4:	08002a71 	.word	0x08002a71
 8002ac8:	08002c23 	.word	0x08002c23
 8002acc:	08002a71 	.word	0x08002a71
 8002ad0:	08002b25 	.word	0x08002b25
 8002ad4:	08002a71 	.word	0x08002a71
 8002ad8:	08002a71 	.word	0x08002a71
 8002adc:	08002beb 	.word	0x08002beb
 8002ae0:	682b      	ldr	r3, [r5, #0]
 8002ae2:	1d1a      	adds	r2, r3, #4
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	602a      	str	r2, [r5, #0]
 8002ae8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002aec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002af0:	2301      	movs	r3, #1
 8002af2:	e0a3      	b.n	8002c3c <_printf_i+0x1f4>
 8002af4:	6820      	ldr	r0, [r4, #0]
 8002af6:	6829      	ldr	r1, [r5, #0]
 8002af8:	0606      	lsls	r6, r0, #24
 8002afa:	f101 0304 	add.w	r3, r1, #4
 8002afe:	d50a      	bpl.n	8002b16 <_printf_i+0xce>
 8002b00:	680e      	ldr	r6, [r1, #0]
 8002b02:	602b      	str	r3, [r5, #0]
 8002b04:	2e00      	cmp	r6, #0
 8002b06:	da03      	bge.n	8002b10 <_printf_i+0xc8>
 8002b08:	232d      	movs	r3, #45	; 0x2d
 8002b0a:	4276      	negs	r6, r6
 8002b0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b10:	485e      	ldr	r0, [pc, #376]	; (8002c8c <_printf_i+0x244>)
 8002b12:	230a      	movs	r3, #10
 8002b14:	e019      	b.n	8002b4a <_printf_i+0x102>
 8002b16:	680e      	ldr	r6, [r1, #0]
 8002b18:	602b      	str	r3, [r5, #0]
 8002b1a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002b1e:	bf18      	it	ne
 8002b20:	b236      	sxthne	r6, r6
 8002b22:	e7ef      	b.n	8002b04 <_printf_i+0xbc>
 8002b24:	682b      	ldr	r3, [r5, #0]
 8002b26:	6820      	ldr	r0, [r4, #0]
 8002b28:	1d19      	adds	r1, r3, #4
 8002b2a:	6029      	str	r1, [r5, #0]
 8002b2c:	0601      	lsls	r1, r0, #24
 8002b2e:	d501      	bpl.n	8002b34 <_printf_i+0xec>
 8002b30:	681e      	ldr	r6, [r3, #0]
 8002b32:	e002      	b.n	8002b3a <_printf_i+0xf2>
 8002b34:	0646      	lsls	r6, r0, #25
 8002b36:	d5fb      	bpl.n	8002b30 <_printf_i+0xe8>
 8002b38:	881e      	ldrh	r6, [r3, #0]
 8002b3a:	4854      	ldr	r0, [pc, #336]	; (8002c8c <_printf_i+0x244>)
 8002b3c:	2f6f      	cmp	r7, #111	; 0x6f
 8002b3e:	bf0c      	ite	eq
 8002b40:	2308      	moveq	r3, #8
 8002b42:	230a      	movne	r3, #10
 8002b44:	2100      	movs	r1, #0
 8002b46:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002b4a:	6865      	ldr	r5, [r4, #4]
 8002b4c:	60a5      	str	r5, [r4, #8]
 8002b4e:	2d00      	cmp	r5, #0
 8002b50:	bfa2      	ittt	ge
 8002b52:	6821      	ldrge	r1, [r4, #0]
 8002b54:	f021 0104 	bicge.w	r1, r1, #4
 8002b58:	6021      	strge	r1, [r4, #0]
 8002b5a:	b90e      	cbnz	r6, 8002b60 <_printf_i+0x118>
 8002b5c:	2d00      	cmp	r5, #0
 8002b5e:	d04d      	beq.n	8002bfc <_printf_i+0x1b4>
 8002b60:	4615      	mov	r5, r2
 8002b62:	fbb6 f1f3 	udiv	r1, r6, r3
 8002b66:	fb03 6711 	mls	r7, r3, r1, r6
 8002b6a:	5dc7      	ldrb	r7, [r0, r7]
 8002b6c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002b70:	4637      	mov	r7, r6
 8002b72:	42bb      	cmp	r3, r7
 8002b74:	460e      	mov	r6, r1
 8002b76:	d9f4      	bls.n	8002b62 <_printf_i+0x11a>
 8002b78:	2b08      	cmp	r3, #8
 8002b7a:	d10b      	bne.n	8002b94 <_printf_i+0x14c>
 8002b7c:	6823      	ldr	r3, [r4, #0]
 8002b7e:	07de      	lsls	r6, r3, #31
 8002b80:	d508      	bpl.n	8002b94 <_printf_i+0x14c>
 8002b82:	6923      	ldr	r3, [r4, #16]
 8002b84:	6861      	ldr	r1, [r4, #4]
 8002b86:	4299      	cmp	r1, r3
 8002b88:	bfde      	ittt	le
 8002b8a:	2330      	movle	r3, #48	; 0x30
 8002b8c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002b90:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002b94:	1b52      	subs	r2, r2, r5
 8002b96:	6122      	str	r2, [r4, #16]
 8002b98:	f8cd a000 	str.w	sl, [sp]
 8002b9c:	464b      	mov	r3, r9
 8002b9e:	aa03      	add	r2, sp, #12
 8002ba0:	4621      	mov	r1, r4
 8002ba2:	4640      	mov	r0, r8
 8002ba4:	f7ff fee2 	bl	800296c <_printf_common>
 8002ba8:	3001      	adds	r0, #1
 8002baa:	d14c      	bne.n	8002c46 <_printf_i+0x1fe>
 8002bac:	f04f 30ff 	mov.w	r0, #4294967295
 8002bb0:	b004      	add	sp, #16
 8002bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bb6:	4835      	ldr	r0, [pc, #212]	; (8002c8c <_printf_i+0x244>)
 8002bb8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002bbc:	6829      	ldr	r1, [r5, #0]
 8002bbe:	6823      	ldr	r3, [r4, #0]
 8002bc0:	f851 6b04 	ldr.w	r6, [r1], #4
 8002bc4:	6029      	str	r1, [r5, #0]
 8002bc6:	061d      	lsls	r5, r3, #24
 8002bc8:	d514      	bpl.n	8002bf4 <_printf_i+0x1ac>
 8002bca:	07df      	lsls	r7, r3, #31
 8002bcc:	bf44      	itt	mi
 8002bce:	f043 0320 	orrmi.w	r3, r3, #32
 8002bd2:	6023      	strmi	r3, [r4, #0]
 8002bd4:	b91e      	cbnz	r6, 8002bde <_printf_i+0x196>
 8002bd6:	6823      	ldr	r3, [r4, #0]
 8002bd8:	f023 0320 	bic.w	r3, r3, #32
 8002bdc:	6023      	str	r3, [r4, #0]
 8002bde:	2310      	movs	r3, #16
 8002be0:	e7b0      	b.n	8002b44 <_printf_i+0xfc>
 8002be2:	6823      	ldr	r3, [r4, #0]
 8002be4:	f043 0320 	orr.w	r3, r3, #32
 8002be8:	6023      	str	r3, [r4, #0]
 8002bea:	2378      	movs	r3, #120	; 0x78
 8002bec:	4828      	ldr	r0, [pc, #160]	; (8002c90 <_printf_i+0x248>)
 8002bee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002bf2:	e7e3      	b.n	8002bbc <_printf_i+0x174>
 8002bf4:	0659      	lsls	r1, r3, #25
 8002bf6:	bf48      	it	mi
 8002bf8:	b2b6      	uxthmi	r6, r6
 8002bfa:	e7e6      	b.n	8002bca <_printf_i+0x182>
 8002bfc:	4615      	mov	r5, r2
 8002bfe:	e7bb      	b.n	8002b78 <_printf_i+0x130>
 8002c00:	682b      	ldr	r3, [r5, #0]
 8002c02:	6826      	ldr	r6, [r4, #0]
 8002c04:	6961      	ldr	r1, [r4, #20]
 8002c06:	1d18      	adds	r0, r3, #4
 8002c08:	6028      	str	r0, [r5, #0]
 8002c0a:	0635      	lsls	r5, r6, #24
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	d501      	bpl.n	8002c14 <_printf_i+0x1cc>
 8002c10:	6019      	str	r1, [r3, #0]
 8002c12:	e002      	b.n	8002c1a <_printf_i+0x1d2>
 8002c14:	0670      	lsls	r0, r6, #25
 8002c16:	d5fb      	bpl.n	8002c10 <_printf_i+0x1c8>
 8002c18:	8019      	strh	r1, [r3, #0]
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	6123      	str	r3, [r4, #16]
 8002c1e:	4615      	mov	r5, r2
 8002c20:	e7ba      	b.n	8002b98 <_printf_i+0x150>
 8002c22:	682b      	ldr	r3, [r5, #0]
 8002c24:	1d1a      	adds	r2, r3, #4
 8002c26:	602a      	str	r2, [r5, #0]
 8002c28:	681d      	ldr	r5, [r3, #0]
 8002c2a:	6862      	ldr	r2, [r4, #4]
 8002c2c:	2100      	movs	r1, #0
 8002c2e:	4628      	mov	r0, r5
 8002c30:	f7fd fad6 	bl	80001e0 <memchr>
 8002c34:	b108      	cbz	r0, 8002c3a <_printf_i+0x1f2>
 8002c36:	1b40      	subs	r0, r0, r5
 8002c38:	6060      	str	r0, [r4, #4]
 8002c3a:	6863      	ldr	r3, [r4, #4]
 8002c3c:	6123      	str	r3, [r4, #16]
 8002c3e:	2300      	movs	r3, #0
 8002c40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c44:	e7a8      	b.n	8002b98 <_printf_i+0x150>
 8002c46:	6923      	ldr	r3, [r4, #16]
 8002c48:	462a      	mov	r2, r5
 8002c4a:	4649      	mov	r1, r9
 8002c4c:	4640      	mov	r0, r8
 8002c4e:	47d0      	blx	sl
 8002c50:	3001      	adds	r0, #1
 8002c52:	d0ab      	beq.n	8002bac <_printf_i+0x164>
 8002c54:	6823      	ldr	r3, [r4, #0]
 8002c56:	079b      	lsls	r3, r3, #30
 8002c58:	d413      	bmi.n	8002c82 <_printf_i+0x23a>
 8002c5a:	68e0      	ldr	r0, [r4, #12]
 8002c5c:	9b03      	ldr	r3, [sp, #12]
 8002c5e:	4298      	cmp	r0, r3
 8002c60:	bfb8      	it	lt
 8002c62:	4618      	movlt	r0, r3
 8002c64:	e7a4      	b.n	8002bb0 <_printf_i+0x168>
 8002c66:	2301      	movs	r3, #1
 8002c68:	4632      	mov	r2, r6
 8002c6a:	4649      	mov	r1, r9
 8002c6c:	4640      	mov	r0, r8
 8002c6e:	47d0      	blx	sl
 8002c70:	3001      	adds	r0, #1
 8002c72:	d09b      	beq.n	8002bac <_printf_i+0x164>
 8002c74:	3501      	adds	r5, #1
 8002c76:	68e3      	ldr	r3, [r4, #12]
 8002c78:	9903      	ldr	r1, [sp, #12]
 8002c7a:	1a5b      	subs	r3, r3, r1
 8002c7c:	42ab      	cmp	r3, r5
 8002c7e:	dcf2      	bgt.n	8002c66 <_printf_i+0x21e>
 8002c80:	e7eb      	b.n	8002c5a <_printf_i+0x212>
 8002c82:	2500      	movs	r5, #0
 8002c84:	f104 0619 	add.w	r6, r4, #25
 8002c88:	e7f5      	b.n	8002c76 <_printf_i+0x22e>
 8002c8a:	bf00      	nop
 8002c8c:	08003335 	.word	0x08003335
 8002c90:	08003346 	.word	0x08003346

08002c94 <_sbrk_r>:
 8002c94:	b538      	push	{r3, r4, r5, lr}
 8002c96:	4d06      	ldr	r5, [pc, #24]	; (8002cb0 <_sbrk_r+0x1c>)
 8002c98:	2300      	movs	r3, #0
 8002c9a:	4604      	mov	r4, r0
 8002c9c:	4608      	mov	r0, r1
 8002c9e:	602b      	str	r3, [r5, #0]
 8002ca0:	f7ff fa62 	bl	8002168 <_sbrk>
 8002ca4:	1c43      	adds	r3, r0, #1
 8002ca6:	d102      	bne.n	8002cae <_sbrk_r+0x1a>
 8002ca8:	682b      	ldr	r3, [r5, #0]
 8002caa:	b103      	cbz	r3, 8002cae <_sbrk_r+0x1a>
 8002cac:	6023      	str	r3, [r4, #0]
 8002cae:	bd38      	pop	{r3, r4, r5, pc}
 8002cb0:	2000012c 	.word	0x2000012c

08002cb4 <__sread>:
 8002cb4:	b510      	push	{r4, lr}
 8002cb6:	460c      	mov	r4, r1
 8002cb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cbc:	f000 fab2 	bl	8003224 <_read_r>
 8002cc0:	2800      	cmp	r0, #0
 8002cc2:	bfab      	itete	ge
 8002cc4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002cc6:	89a3      	ldrhlt	r3, [r4, #12]
 8002cc8:	181b      	addge	r3, r3, r0
 8002cca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002cce:	bfac      	ite	ge
 8002cd0:	6563      	strge	r3, [r4, #84]	; 0x54
 8002cd2:	81a3      	strhlt	r3, [r4, #12]
 8002cd4:	bd10      	pop	{r4, pc}

08002cd6 <__swrite>:
 8002cd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cda:	461f      	mov	r7, r3
 8002cdc:	898b      	ldrh	r3, [r1, #12]
 8002cde:	05db      	lsls	r3, r3, #23
 8002ce0:	4605      	mov	r5, r0
 8002ce2:	460c      	mov	r4, r1
 8002ce4:	4616      	mov	r6, r2
 8002ce6:	d505      	bpl.n	8002cf4 <__swrite+0x1e>
 8002ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cec:	2302      	movs	r3, #2
 8002cee:	2200      	movs	r2, #0
 8002cf0:	f000 f9c8 	bl	8003084 <_lseek_r>
 8002cf4:	89a3      	ldrh	r3, [r4, #12]
 8002cf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002cfa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002cfe:	81a3      	strh	r3, [r4, #12]
 8002d00:	4632      	mov	r2, r6
 8002d02:	463b      	mov	r3, r7
 8002d04:	4628      	mov	r0, r5
 8002d06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002d0a:	f000 b869 	b.w	8002de0 <_write_r>

08002d0e <__sseek>:
 8002d0e:	b510      	push	{r4, lr}
 8002d10:	460c      	mov	r4, r1
 8002d12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d16:	f000 f9b5 	bl	8003084 <_lseek_r>
 8002d1a:	1c43      	adds	r3, r0, #1
 8002d1c:	89a3      	ldrh	r3, [r4, #12]
 8002d1e:	bf15      	itete	ne
 8002d20:	6560      	strne	r0, [r4, #84]	; 0x54
 8002d22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002d26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002d2a:	81a3      	strheq	r3, [r4, #12]
 8002d2c:	bf18      	it	ne
 8002d2e:	81a3      	strhne	r3, [r4, #12]
 8002d30:	bd10      	pop	{r4, pc}

08002d32 <__sclose>:
 8002d32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d36:	f000 b8d3 	b.w	8002ee0 <_close_r>
	...

08002d3c <__swbuf_r>:
 8002d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d3e:	460e      	mov	r6, r1
 8002d40:	4614      	mov	r4, r2
 8002d42:	4605      	mov	r5, r0
 8002d44:	b118      	cbz	r0, 8002d4e <__swbuf_r+0x12>
 8002d46:	6983      	ldr	r3, [r0, #24]
 8002d48:	b90b      	cbnz	r3, 8002d4e <__swbuf_r+0x12>
 8002d4a:	f7ff fb81 	bl	8002450 <__sinit>
 8002d4e:	4b21      	ldr	r3, [pc, #132]	; (8002dd4 <__swbuf_r+0x98>)
 8002d50:	429c      	cmp	r4, r3
 8002d52:	d12b      	bne.n	8002dac <__swbuf_r+0x70>
 8002d54:	686c      	ldr	r4, [r5, #4]
 8002d56:	69a3      	ldr	r3, [r4, #24]
 8002d58:	60a3      	str	r3, [r4, #8]
 8002d5a:	89a3      	ldrh	r3, [r4, #12]
 8002d5c:	071a      	lsls	r2, r3, #28
 8002d5e:	d52f      	bpl.n	8002dc0 <__swbuf_r+0x84>
 8002d60:	6923      	ldr	r3, [r4, #16]
 8002d62:	b36b      	cbz	r3, 8002dc0 <__swbuf_r+0x84>
 8002d64:	6923      	ldr	r3, [r4, #16]
 8002d66:	6820      	ldr	r0, [r4, #0]
 8002d68:	1ac0      	subs	r0, r0, r3
 8002d6a:	6963      	ldr	r3, [r4, #20]
 8002d6c:	b2f6      	uxtb	r6, r6
 8002d6e:	4283      	cmp	r3, r0
 8002d70:	4637      	mov	r7, r6
 8002d72:	dc04      	bgt.n	8002d7e <__swbuf_r+0x42>
 8002d74:	4621      	mov	r1, r4
 8002d76:	4628      	mov	r0, r5
 8002d78:	f000 f948 	bl	800300c <_fflush_r>
 8002d7c:	bb30      	cbnz	r0, 8002dcc <__swbuf_r+0x90>
 8002d7e:	68a3      	ldr	r3, [r4, #8]
 8002d80:	3b01      	subs	r3, #1
 8002d82:	60a3      	str	r3, [r4, #8]
 8002d84:	6823      	ldr	r3, [r4, #0]
 8002d86:	1c5a      	adds	r2, r3, #1
 8002d88:	6022      	str	r2, [r4, #0]
 8002d8a:	701e      	strb	r6, [r3, #0]
 8002d8c:	6963      	ldr	r3, [r4, #20]
 8002d8e:	3001      	adds	r0, #1
 8002d90:	4283      	cmp	r3, r0
 8002d92:	d004      	beq.n	8002d9e <__swbuf_r+0x62>
 8002d94:	89a3      	ldrh	r3, [r4, #12]
 8002d96:	07db      	lsls	r3, r3, #31
 8002d98:	d506      	bpl.n	8002da8 <__swbuf_r+0x6c>
 8002d9a:	2e0a      	cmp	r6, #10
 8002d9c:	d104      	bne.n	8002da8 <__swbuf_r+0x6c>
 8002d9e:	4621      	mov	r1, r4
 8002da0:	4628      	mov	r0, r5
 8002da2:	f000 f933 	bl	800300c <_fflush_r>
 8002da6:	b988      	cbnz	r0, 8002dcc <__swbuf_r+0x90>
 8002da8:	4638      	mov	r0, r7
 8002daa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002dac:	4b0a      	ldr	r3, [pc, #40]	; (8002dd8 <__swbuf_r+0x9c>)
 8002dae:	429c      	cmp	r4, r3
 8002db0:	d101      	bne.n	8002db6 <__swbuf_r+0x7a>
 8002db2:	68ac      	ldr	r4, [r5, #8]
 8002db4:	e7cf      	b.n	8002d56 <__swbuf_r+0x1a>
 8002db6:	4b09      	ldr	r3, [pc, #36]	; (8002ddc <__swbuf_r+0xa0>)
 8002db8:	429c      	cmp	r4, r3
 8002dba:	bf08      	it	eq
 8002dbc:	68ec      	ldreq	r4, [r5, #12]
 8002dbe:	e7ca      	b.n	8002d56 <__swbuf_r+0x1a>
 8002dc0:	4621      	mov	r1, r4
 8002dc2:	4628      	mov	r0, r5
 8002dc4:	f000 f81e 	bl	8002e04 <__swsetup_r>
 8002dc8:	2800      	cmp	r0, #0
 8002dca:	d0cb      	beq.n	8002d64 <__swbuf_r+0x28>
 8002dcc:	f04f 37ff 	mov.w	r7, #4294967295
 8002dd0:	e7ea      	b.n	8002da8 <__swbuf_r+0x6c>
 8002dd2:	bf00      	nop
 8002dd4:	080032e4 	.word	0x080032e4
 8002dd8:	08003304 	.word	0x08003304
 8002ddc:	080032c4 	.word	0x080032c4

08002de0 <_write_r>:
 8002de0:	b538      	push	{r3, r4, r5, lr}
 8002de2:	4d07      	ldr	r5, [pc, #28]	; (8002e00 <_write_r+0x20>)
 8002de4:	4604      	mov	r4, r0
 8002de6:	4608      	mov	r0, r1
 8002de8:	4611      	mov	r1, r2
 8002dea:	2200      	movs	r2, #0
 8002dec:	602a      	str	r2, [r5, #0]
 8002dee:	461a      	mov	r2, r3
 8002df0:	f7ff f969 	bl	80020c6 <_write>
 8002df4:	1c43      	adds	r3, r0, #1
 8002df6:	d102      	bne.n	8002dfe <_write_r+0x1e>
 8002df8:	682b      	ldr	r3, [r5, #0]
 8002dfa:	b103      	cbz	r3, 8002dfe <_write_r+0x1e>
 8002dfc:	6023      	str	r3, [r4, #0]
 8002dfe:	bd38      	pop	{r3, r4, r5, pc}
 8002e00:	2000012c 	.word	0x2000012c

08002e04 <__swsetup_r>:
 8002e04:	4b32      	ldr	r3, [pc, #200]	; (8002ed0 <__swsetup_r+0xcc>)
 8002e06:	b570      	push	{r4, r5, r6, lr}
 8002e08:	681d      	ldr	r5, [r3, #0]
 8002e0a:	4606      	mov	r6, r0
 8002e0c:	460c      	mov	r4, r1
 8002e0e:	b125      	cbz	r5, 8002e1a <__swsetup_r+0x16>
 8002e10:	69ab      	ldr	r3, [r5, #24]
 8002e12:	b913      	cbnz	r3, 8002e1a <__swsetup_r+0x16>
 8002e14:	4628      	mov	r0, r5
 8002e16:	f7ff fb1b 	bl	8002450 <__sinit>
 8002e1a:	4b2e      	ldr	r3, [pc, #184]	; (8002ed4 <__swsetup_r+0xd0>)
 8002e1c:	429c      	cmp	r4, r3
 8002e1e:	d10f      	bne.n	8002e40 <__swsetup_r+0x3c>
 8002e20:	686c      	ldr	r4, [r5, #4]
 8002e22:	89a3      	ldrh	r3, [r4, #12]
 8002e24:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002e28:	0719      	lsls	r1, r3, #28
 8002e2a:	d42c      	bmi.n	8002e86 <__swsetup_r+0x82>
 8002e2c:	06dd      	lsls	r5, r3, #27
 8002e2e:	d411      	bmi.n	8002e54 <__swsetup_r+0x50>
 8002e30:	2309      	movs	r3, #9
 8002e32:	6033      	str	r3, [r6, #0]
 8002e34:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002e38:	81a3      	strh	r3, [r4, #12]
 8002e3a:	f04f 30ff 	mov.w	r0, #4294967295
 8002e3e:	e03e      	b.n	8002ebe <__swsetup_r+0xba>
 8002e40:	4b25      	ldr	r3, [pc, #148]	; (8002ed8 <__swsetup_r+0xd4>)
 8002e42:	429c      	cmp	r4, r3
 8002e44:	d101      	bne.n	8002e4a <__swsetup_r+0x46>
 8002e46:	68ac      	ldr	r4, [r5, #8]
 8002e48:	e7eb      	b.n	8002e22 <__swsetup_r+0x1e>
 8002e4a:	4b24      	ldr	r3, [pc, #144]	; (8002edc <__swsetup_r+0xd8>)
 8002e4c:	429c      	cmp	r4, r3
 8002e4e:	bf08      	it	eq
 8002e50:	68ec      	ldreq	r4, [r5, #12]
 8002e52:	e7e6      	b.n	8002e22 <__swsetup_r+0x1e>
 8002e54:	0758      	lsls	r0, r3, #29
 8002e56:	d512      	bpl.n	8002e7e <__swsetup_r+0x7a>
 8002e58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002e5a:	b141      	cbz	r1, 8002e6e <__swsetup_r+0x6a>
 8002e5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002e60:	4299      	cmp	r1, r3
 8002e62:	d002      	beq.n	8002e6a <__swsetup_r+0x66>
 8002e64:	4630      	mov	r0, r6
 8002e66:	f000 f991 	bl	800318c <_free_r>
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	6363      	str	r3, [r4, #52]	; 0x34
 8002e6e:	89a3      	ldrh	r3, [r4, #12]
 8002e70:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002e74:	81a3      	strh	r3, [r4, #12]
 8002e76:	2300      	movs	r3, #0
 8002e78:	6063      	str	r3, [r4, #4]
 8002e7a:	6923      	ldr	r3, [r4, #16]
 8002e7c:	6023      	str	r3, [r4, #0]
 8002e7e:	89a3      	ldrh	r3, [r4, #12]
 8002e80:	f043 0308 	orr.w	r3, r3, #8
 8002e84:	81a3      	strh	r3, [r4, #12]
 8002e86:	6923      	ldr	r3, [r4, #16]
 8002e88:	b94b      	cbnz	r3, 8002e9e <__swsetup_r+0x9a>
 8002e8a:	89a3      	ldrh	r3, [r4, #12]
 8002e8c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002e90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e94:	d003      	beq.n	8002e9e <__swsetup_r+0x9a>
 8002e96:	4621      	mov	r1, r4
 8002e98:	4630      	mov	r0, r6
 8002e9a:	f000 f92b 	bl	80030f4 <__smakebuf_r>
 8002e9e:	89a0      	ldrh	r0, [r4, #12]
 8002ea0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002ea4:	f010 0301 	ands.w	r3, r0, #1
 8002ea8:	d00a      	beq.n	8002ec0 <__swsetup_r+0xbc>
 8002eaa:	2300      	movs	r3, #0
 8002eac:	60a3      	str	r3, [r4, #8]
 8002eae:	6963      	ldr	r3, [r4, #20]
 8002eb0:	425b      	negs	r3, r3
 8002eb2:	61a3      	str	r3, [r4, #24]
 8002eb4:	6923      	ldr	r3, [r4, #16]
 8002eb6:	b943      	cbnz	r3, 8002eca <__swsetup_r+0xc6>
 8002eb8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002ebc:	d1ba      	bne.n	8002e34 <__swsetup_r+0x30>
 8002ebe:	bd70      	pop	{r4, r5, r6, pc}
 8002ec0:	0781      	lsls	r1, r0, #30
 8002ec2:	bf58      	it	pl
 8002ec4:	6963      	ldrpl	r3, [r4, #20]
 8002ec6:	60a3      	str	r3, [r4, #8]
 8002ec8:	e7f4      	b.n	8002eb4 <__swsetup_r+0xb0>
 8002eca:	2000      	movs	r0, #0
 8002ecc:	e7f7      	b.n	8002ebe <__swsetup_r+0xba>
 8002ece:	bf00      	nop
 8002ed0:	2000000c 	.word	0x2000000c
 8002ed4:	080032e4 	.word	0x080032e4
 8002ed8:	08003304 	.word	0x08003304
 8002edc:	080032c4 	.word	0x080032c4

08002ee0 <_close_r>:
 8002ee0:	b538      	push	{r3, r4, r5, lr}
 8002ee2:	4d06      	ldr	r5, [pc, #24]	; (8002efc <_close_r+0x1c>)
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	4604      	mov	r4, r0
 8002ee8:	4608      	mov	r0, r1
 8002eea:	602b      	str	r3, [r5, #0]
 8002eec:	f7ff f907 	bl	80020fe <_close>
 8002ef0:	1c43      	adds	r3, r0, #1
 8002ef2:	d102      	bne.n	8002efa <_close_r+0x1a>
 8002ef4:	682b      	ldr	r3, [r5, #0]
 8002ef6:	b103      	cbz	r3, 8002efa <_close_r+0x1a>
 8002ef8:	6023      	str	r3, [r4, #0]
 8002efa:	bd38      	pop	{r3, r4, r5, pc}
 8002efc:	2000012c 	.word	0x2000012c

08002f00 <__sflush_r>:
 8002f00:	898a      	ldrh	r2, [r1, #12]
 8002f02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f06:	4605      	mov	r5, r0
 8002f08:	0710      	lsls	r0, r2, #28
 8002f0a:	460c      	mov	r4, r1
 8002f0c:	d458      	bmi.n	8002fc0 <__sflush_r+0xc0>
 8002f0e:	684b      	ldr	r3, [r1, #4]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	dc05      	bgt.n	8002f20 <__sflush_r+0x20>
 8002f14:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	dc02      	bgt.n	8002f20 <__sflush_r+0x20>
 8002f1a:	2000      	movs	r0, #0
 8002f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002f22:	2e00      	cmp	r6, #0
 8002f24:	d0f9      	beq.n	8002f1a <__sflush_r+0x1a>
 8002f26:	2300      	movs	r3, #0
 8002f28:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002f2c:	682f      	ldr	r7, [r5, #0]
 8002f2e:	602b      	str	r3, [r5, #0]
 8002f30:	d032      	beq.n	8002f98 <__sflush_r+0x98>
 8002f32:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002f34:	89a3      	ldrh	r3, [r4, #12]
 8002f36:	075a      	lsls	r2, r3, #29
 8002f38:	d505      	bpl.n	8002f46 <__sflush_r+0x46>
 8002f3a:	6863      	ldr	r3, [r4, #4]
 8002f3c:	1ac0      	subs	r0, r0, r3
 8002f3e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002f40:	b10b      	cbz	r3, 8002f46 <__sflush_r+0x46>
 8002f42:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002f44:	1ac0      	subs	r0, r0, r3
 8002f46:	2300      	movs	r3, #0
 8002f48:	4602      	mov	r2, r0
 8002f4a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002f4c:	6a21      	ldr	r1, [r4, #32]
 8002f4e:	4628      	mov	r0, r5
 8002f50:	47b0      	blx	r6
 8002f52:	1c43      	adds	r3, r0, #1
 8002f54:	89a3      	ldrh	r3, [r4, #12]
 8002f56:	d106      	bne.n	8002f66 <__sflush_r+0x66>
 8002f58:	6829      	ldr	r1, [r5, #0]
 8002f5a:	291d      	cmp	r1, #29
 8002f5c:	d82c      	bhi.n	8002fb8 <__sflush_r+0xb8>
 8002f5e:	4a2a      	ldr	r2, [pc, #168]	; (8003008 <__sflush_r+0x108>)
 8002f60:	40ca      	lsrs	r2, r1
 8002f62:	07d6      	lsls	r6, r2, #31
 8002f64:	d528      	bpl.n	8002fb8 <__sflush_r+0xb8>
 8002f66:	2200      	movs	r2, #0
 8002f68:	6062      	str	r2, [r4, #4]
 8002f6a:	04d9      	lsls	r1, r3, #19
 8002f6c:	6922      	ldr	r2, [r4, #16]
 8002f6e:	6022      	str	r2, [r4, #0]
 8002f70:	d504      	bpl.n	8002f7c <__sflush_r+0x7c>
 8002f72:	1c42      	adds	r2, r0, #1
 8002f74:	d101      	bne.n	8002f7a <__sflush_r+0x7a>
 8002f76:	682b      	ldr	r3, [r5, #0]
 8002f78:	b903      	cbnz	r3, 8002f7c <__sflush_r+0x7c>
 8002f7a:	6560      	str	r0, [r4, #84]	; 0x54
 8002f7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002f7e:	602f      	str	r7, [r5, #0]
 8002f80:	2900      	cmp	r1, #0
 8002f82:	d0ca      	beq.n	8002f1a <__sflush_r+0x1a>
 8002f84:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002f88:	4299      	cmp	r1, r3
 8002f8a:	d002      	beq.n	8002f92 <__sflush_r+0x92>
 8002f8c:	4628      	mov	r0, r5
 8002f8e:	f000 f8fd 	bl	800318c <_free_r>
 8002f92:	2000      	movs	r0, #0
 8002f94:	6360      	str	r0, [r4, #52]	; 0x34
 8002f96:	e7c1      	b.n	8002f1c <__sflush_r+0x1c>
 8002f98:	6a21      	ldr	r1, [r4, #32]
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	4628      	mov	r0, r5
 8002f9e:	47b0      	blx	r6
 8002fa0:	1c41      	adds	r1, r0, #1
 8002fa2:	d1c7      	bne.n	8002f34 <__sflush_r+0x34>
 8002fa4:	682b      	ldr	r3, [r5, #0]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d0c4      	beq.n	8002f34 <__sflush_r+0x34>
 8002faa:	2b1d      	cmp	r3, #29
 8002fac:	d001      	beq.n	8002fb2 <__sflush_r+0xb2>
 8002fae:	2b16      	cmp	r3, #22
 8002fb0:	d101      	bne.n	8002fb6 <__sflush_r+0xb6>
 8002fb2:	602f      	str	r7, [r5, #0]
 8002fb4:	e7b1      	b.n	8002f1a <__sflush_r+0x1a>
 8002fb6:	89a3      	ldrh	r3, [r4, #12]
 8002fb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fbc:	81a3      	strh	r3, [r4, #12]
 8002fbe:	e7ad      	b.n	8002f1c <__sflush_r+0x1c>
 8002fc0:	690f      	ldr	r7, [r1, #16]
 8002fc2:	2f00      	cmp	r7, #0
 8002fc4:	d0a9      	beq.n	8002f1a <__sflush_r+0x1a>
 8002fc6:	0793      	lsls	r3, r2, #30
 8002fc8:	680e      	ldr	r6, [r1, #0]
 8002fca:	bf08      	it	eq
 8002fcc:	694b      	ldreq	r3, [r1, #20]
 8002fce:	600f      	str	r7, [r1, #0]
 8002fd0:	bf18      	it	ne
 8002fd2:	2300      	movne	r3, #0
 8002fd4:	eba6 0807 	sub.w	r8, r6, r7
 8002fd8:	608b      	str	r3, [r1, #8]
 8002fda:	f1b8 0f00 	cmp.w	r8, #0
 8002fde:	dd9c      	ble.n	8002f1a <__sflush_r+0x1a>
 8002fe0:	6a21      	ldr	r1, [r4, #32]
 8002fe2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002fe4:	4643      	mov	r3, r8
 8002fe6:	463a      	mov	r2, r7
 8002fe8:	4628      	mov	r0, r5
 8002fea:	47b0      	blx	r6
 8002fec:	2800      	cmp	r0, #0
 8002fee:	dc06      	bgt.n	8002ffe <__sflush_r+0xfe>
 8002ff0:	89a3      	ldrh	r3, [r4, #12]
 8002ff2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ff6:	81a3      	strh	r3, [r4, #12]
 8002ff8:	f04f 30ff 	mov.w	r0, #4294967295
 8002ffc:	e78e      	b.n	8002f1c <__sflush_r+0x1c>
 8002ffe:	4407      	add	r7, r0
 8003000:	eba8 0800 	sub.w	r8, r8, r0
 8003004:	e7e9      	b.n	8002fda <__sflush_r+0xda>
 8003006:	bf00      	nop
 8003008:	20400001 	.word	0x20400001

0800300c <_fflush_r>:
 800300c:	b538      	push	{r3, r4, r5, lr}
 800300e:	690b      	ldr	r3, [r1, #16]
 8003010:	4605      	mov	r5, r0
 8003012:	460c      	mov	r4, r1
 8003014:	b913      	cbnz	r3, 800301c <_fflush_r+0x10>
 8003016:	2500      	movs	r5, #0
 8003018:	4628      	mov	r0, r5
 800301a:	bd38      	pop	{r3, r4, r5, pc}
 800301c:	b118      	cbz	r0, 8003026 <_fflush_r+0x1a>
 800301e:	6983      	ldr	r3, [r0, #24]
 8003020:	b90b      	cbnz	r3, 8003026 <_fflush_r+0x1a>
 8003022:	f7ff fa15 	bl	8002450 <__sinit>
 8003026:	4b14      	ldr	r3, [pc, #80]	; (8003078 <_fflush_r+0x6c>)
 8003028:	429c      	cmp	r4, r3
 800302a:	d11b      	bne.n	8003064 <_fflush_r+0x58>
 800302c:	686c      	ldr	r4, [r5, #4]
 800302e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d0ef      	beq.n	8003016 <_fflush_r+0xa>
 8003036:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003038:	07d0      	lsls	r0, r2, #31
 800303a:	d404      	bmi.n	8003046 <_fflush_r+0x3a>
 800303c:	0599      	lsls	r1, r3, #22
 800303e:	d402      	bmi.n	8003046 <_fflush_r+0x3a>
 8003040:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003042:	f7ff faa3 	bl	800258c <__retarget_lock_acquire_recursive>
 8003046:	4628      	mov	r0, r5
 8003048:	4621      	mov	r1, r4
 800304a:	f7ff ff59 	bl	8002f00 <__sflush_r>
 800304e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003050:	07da      	lsls	r2, r3, #31
 8003052:	4605      	mov	r5, r0
 8003054:	d4e0      	bmi.n	8003018 <_fflush_r+0xc>
 8003056:	89a3      	ldrh	r3, [r4, #12]
 8003058:	059b      	lsls	r3, r3, #22
 800305a:	d4dd      	bmi.n	8003018 <_fflush_r+0xc>
 800305c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800305e:	f7ff fa96 	bl	800258e <__retarget_lock_release_recursive>
 8003062:	e7d9      	b.n	8003018 <_fflush_r+0xc>
 8003064:	4b05      	ldr	r3, [pc, #20]	; (800307c <_fflush_r+0x70>)
 8003066:	429c      	cmp	r4, r3
 8003068:	d101      	bne.n	800306e <_fflush_r+0x62>
 800306a:	68ac      	ldr	r4, [r5, #8]
 800306c:	e7df      	b.n	800302e <_fflush_r+0x22>
 800306e:	4b04      	ldr	r3, [pc, #16]	; (8003080 <_fflush_r+0x74>)
 8003070:	429c      	cmp	r4, r3
 8003072:	bf08      	it	eq
 8003074:	68ec      	ldreq	r4, [r5, #12]
 8003076:	e7da      	b.n	800302e <_fflush_r+0x22>
 8003078:	080032e4 	.word	0x080032e4
 800307c:	08003304 	.word	0x08003304
 8003080:	080032c4 	.word	0x080032c4

08003084 <_lseek_r>:
 8003084:	b538      	push	{r3, r4, r5, lr}
 8003086:	4d07      	ldr	r5, [pc, #28]	; (80030a4 <_lseek_r+0x20>)
 8003088:	4604      	mov	r4, r0
 800308a:	4608      	mov	r0, r1
 800308c:	4611      	mov	r1, r2
 800308e:	2200      	movs	r2, #0
 8003090:	602a      	str	r2, [r5, #0]
 8003092:	461a      	mov	r2, r3
 8003094:	f7ff f85a 	bl	800214c <_lseek>
 8003098:	1c43      	adds	r3, r0, #1
 800309a:	d102      	bne.n	80030a2 <_lseek_r+0x1e>
 800309c:	682b      	ldr	r3, [r5, #0]
 800309e:	b103      	cbz	r3, 80030a2 <_lseek_r+0x1e>
 80030a0:	6023      	str	r3, [r4, #0]
 80030a2:	bd38      	pop	{r3, r4, r5, pc}
 80030a4:	2000012c 	.word	0x2000012c

080030a8 <__swhatbuf_r>:
 80030a8:	b570      	push	{r4, r5, r6, lr}
 80030aa:	460e      	mov	r6, r1
 80030ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80030b0:	2900      	cmp	r1, #0
 80030b2:	b096      	sub	sp, #88	; 0x58
 80030b4:	4614      	mov	r4, r2
 80030b6:	461d      	mov	r5, r3
 80030b8:	da08      	bge.n	80030cc <__swhatbuf_r+0x24>
 80030ba:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80030be:	2200      	movs	r2, #0
 80030c0:	602a      	str	r2, [r5, #0]
 80030c2:	061a      	lsls	r2, r3, #24
 80030c4:	d410      	bmi.n	80030e8 <__swhatbuf_r+0x40>
 80030c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030ca:	e00e      	b.n	80030ea <__swhatbuf_r+0x42>
 80030cc:	466a      	mov	r2, sp
 80030ce:	f000 f8bb 	bl	8003248 <_fstat_r>
 80030d2:	2800      	cmp	r0, #0
 80030d4:	dbf1      	blt.n	80030ba <__swhatbuf_r+0x12>
 80030d6:	9a01      	ldr	r2, [sp, #4]
 80030d8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80030dc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80030e0:	425a      	negs	r2, r3
 80030e2:	415a      	adcs	r2, r3
 80030e4:	602a      	str	r2, [r5, #0]
 80030e6:	e7ee      	b.n	80030c6 <__swhatbuf_r+0x1e>
 80030e8:	2340      	movs	r3, #64	; 0x40
 80030ea:	2000      	movs	r0, #0
 80030ec:	6023      	str	r3, [r4, #0]
 80030ee:	b016      	add	sp, #88	; 0x58
 80030f0:	bd70      	pop	{r4, r5, r6, pc}
	...

080030f4 <__smakebuf_r>:
 80030f4:	898b      	ldrh	r3, [r1, #12]
 80030f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80030f8:	079d      	lsls	r5, r3, #30
 80030fa:	4606      	mov	r6, r0
 80030fc:	460c      	mov	r4, r1
 80030fe:	d507      	bpl.n	8003110 <__smakebuf_r+0x1c>
 8003100:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003104:	6023      	str	r3, [r4, #0]
 8003106:	6123      	str	r3, [r4, #16]
 8003108:	2301      	movs	r3, #1
 800310a:	6163      	str	r3, [r4, #20]
 800310c:	b002      	add	sp, #8
 800310e:	bd70      	pop	{r4, r5, r6, pc}
 8003110:	ab01      	add	r3, sp, #4
 8003112:	466a      	mov	r2, sp
 8003114:	f7ff ffc8 	bl	80030a8 <__swhatbuf_r>
 8003118:	9900      	ldr	r1, [sp, #0]
 800311a:	4605      	mov	r5, r0
 800311c:	4630      	mov	r0, r6
 800311e:	f7ff fa57 	bl	80025d0 <_malloc_r>
 8003122:	b948      	cbnz	r0, 8003138 <__smakebuf_r+0x44>
 8003124:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003128:	059a      	lsls	r2, r3, #22
 800312a:	d4ef      	bmi.n	800310c <__smakebuf_r+0x18>
 800312c:	f023 0303 	bic.w	r3, r3, #3
 8003130:	f043 0302 	orr.w	r3, r3, #2
 8003134:	81a3      	strh	r3, [r4, #12]
 8003136:	e7e3      	b.n	8003100 <__smakebuf_r+0xc>
 8003138:	4b0d      	ldr	r3, [pc, #52]	; (8003170 <__smakebuf_r+0x7c>)
 800313a:	62b3      	str	r3, [r6, #40]	; 0x28
 800313c:	89a3      	ldrh	r3, [r4, #12]
 800313e:	6020      	str	r0, [r4, #0]
 8003140:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003144:	81a3      	strh	r3, [r4, #12]
 8003146:	9b00      	ldr	r3, [sp, #0]
 8003148:	6163      	str	r3, [r4, #20]
 800314a:	9b01      	ldr	r3, [sp, #4]
 800314c:	6120      	str	r0, [r4, #16]
 800314e:	b15b      	cbz	r3, 8003168 <__smakebuf_r+0x74>
 8003150:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003154:	4630      	mov	r0, r6
 8003156:	f000 f889 	bl	800326c <_isatty_r>
 800315a:	b128      	cbz	r0, 8003168 <__smakebuf_r+0x74>
 800315c:	89a3      	ldrh	r3, [r4, #12]
 800315e:	f023 0303 	bic.w	r3, r3, #3
 8003162:	f043 0301 	orr.w	r3, r3, #1
 8003166:	81a3      	strh	r3, [r4, #12]
 8003168:	89a0      	ldrh	r0, [r4, #12]
 800316a:	4305      	orrs	r5, r0
 800316c:	81a5      	strh	r5, [r4, #12]
 800316e:	e7cd      	b.n	800310c <__smakebuf_r+0x18>
 8003170:	080023e9 	.word	0x080023e9

08003174 <__malloc_lock>:
 8003174:	4801      	ldr	r0, [pc, #4]	; (800317c <__malloc_lock+0x8>)
 8003176:	f7ff ba09 	b.w	800258c <__retarget_lock_acquire_recursive>
 800317a:	bf00      	nop
 800317c:	20000120 	.word	0x20000120

08003180 <__malloc_unlock>:
 8003180:	4801      	ldr	r0, [pc, #4]	; (8003188 <__malloc_unlock+0x8>)
 8003182:	f7ff ba04 	b.w	800258e <__retarget_lock_release_recursive>
 8003186:	bf00      	nop
 8003188:	20000120 	.word	0x20000120

0800318c <_free_r>:
 800318c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800318e:	2900      	cmp	r1, #0
 8003190:	d044      	beq.n	800321c <_free_r+0x90>
 8003192:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003196:	9001      	str	r0, [sp, #4]
 8003198:	2b00      	cmp	r3, #0
 800319a:	f1a1 0404 	sub.w	r4, r1, #4
 800319e:	bfb8      	it	lt
 80031a0:	18e4      	addlt	r4, r4, r3
 80031a2:	f7ff ffe7 	bl	8003174 <__malloc_lock>
 80031a6:	4a1e      	ldr	r2, [pc, #120]	; (8003220 <_free_r+0x94>)
 80031a8:	9801      	ldr	r0, [sp, #4]
 80031aa:	6813      	ldr	r3, [r2, #0]
 80031ac:	b933      	cbnz	r3, 80031bc <_free_r+0x30>
 80031ae:	6063      	str	r3, [r4, #4]
 80031b0:	6014      	str	r4, [r2, #0]
 80031b2:	b003      	add	sp, #12
 80031b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80031b8:	f7ff bfe2 	b.w	8003180 <__malloc_unlock>
 80031bc:	42a3      	cmp	r3, r4
 80031be:	d908      	bls.n	80031d2 <_free_r+0x46>
 80031c0:	6825      	ldr	r5, [r4, #0]
 80031c2:	1961      	adds	r1, r4, r5
 80031c4:	428b      	cmp	r3, r1
 80031c6:	bf01      	itttt	eq
 80031c8:	6819      	ldreq	r1, [r3, #0]
 80031ca:	685b      	ldreq	r3, [r3, #4]
 80031cc:	1949      	addeq	r1, r1, r5
 80031ce:	6021      	streq	r1, [r4, #0]
 80031d0:	e7ed      	b.n	80031ae <_free_r+0x22>
 80031d2:	461a      	mov	r2, r3
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	b10b      	cbz	r3, 80031dc <_free_r+0x50>
 80031d8:	42a3      	cmp	r3, r4
 80031da:	d9fa      	bls.n	80031d2 <_free_r+0x46>
 80031dc:	6811      	ldr	r1, [r2, #0]
 80031de:	1855      	adds	r5, r2, r1
 80031e0:	42a5      	cmp	r5, r4
 80031e2:	d10b      	bne.n	80031fc <_free_r+0x70>
 80031e4:	6824      	ldr	r4, [r4, #0]
 80031e6:	4421      	add	r1, r4
 80031e8:	1854      	adds	r4, r2, r1
 80031ea:	42a3      	cmp	r3, r4
 80031ec:	6011      	str	r1, [r2, #0]
 80031ee:	d1e0      	bne.n	80031b2 <_free_r+0x26>
 80031f0:	681c      	ldr	r4, [r3, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	6053      	str	r3, [r2, #4]
 80031f6:	4421      	add	r1, r4
 80031f8:	6011      	str	r1, [r2, #0]
 80031fa:	e7da      	b.n	80031b2 <_free_r+0x26>
 80031fc:	d902      	bls.n	8003204 <_free_r+0x78>
 80031fe:	230c      	movs	r3, #12
 8003200:	6003      	str	r3, [r0, #0]
 8003202:	e7d6      	b.n	80031b2 <_free_r+0x26>
 8003204:	6825      	ldr	r5, [r4, #0]
 8003206:	1961      	adds	r1, r4, r5
 8003208:	428b      	cmp	r3, r1
 800320a:	bf04      	itt	eq
 800320c:	6819      	ldreq	r1, [r3, #0]
 800320e:	685b      	ldreq	r3, [r3, #4]
 8003210:	6063      	str	r3, [r4, #4]
 8003212:	bf04      	itt	eq
 8003214:	1949      	addeq	r1, r1, r5
 8003216:	6021      	streq	r1, [r4, #0]
 8003218:	6054      	str	r4, [r2, #4]
 800321a:	e7ca      	b.n	80031b2 <_free_r+0x26>
 800321c:	b003      	add	sp, #12
 800321e:	bd30      	pop	{r4, r5, pc}
 8003220:	20000124 	.word	0x20000124

08003224 <_read_r>:
 8003224:	b538      	push	{r3, r4, r5, lr}
 8003226:	4d07      	ldr	r5, [pc, #28]	; (8003244 <_read_r+0x20>)
 8003228:	4604      	mov	r4, r0
 800322a:	4608      	mov	r0, r1
 800322c:	4611      	mov	r1, r2
 800322e:	2200      	movs	r2, #0
 8003230:	602a      	str	r2, [r5, #0]
 8003232:	461a      	mov	r2, r3
 8003234:	f7fe ff2a 	bl	800208c <_read>
 8003238:	1c43      	adds	r3, r0, #1
 800323a:	d102      	bne.n	8003242 <_read_r+0x1e>
 800323c:	682b      	ldr	r3, [r5, #0]
 800323e:	b103      	cbz	r3, 8003242 <_read_r+0x1e>
 8003240:	6023      	str	r3, [r4, #0]
 8003242:	bd38      	pop	{r3, r4, r5, pc}
 8003244:	2000012c 	.word	0x2000012c

08003248 <_fstat_r>:
 8003248:	b538      	push	{r3, r4, r5, lr}
 800324a:	4d07      	ldr	r5, [pc, #28]	; (8003268 <_fstat_r+0x20>)
 800324c:	2300      	movs	r3, #0
 800324e:	4604      	mov	r4, r0
 8003250:	4608      	mov	r0, r1
 8003252:	4611      	mov	r1, r2
 8003254:	602b      	str	r3, [r5, #0]
 8003256:	f7fe ff5e 	bl	8002116 <_fstat>
 800325a:	1c43      	adds	r3, r0, #1
 800325c:	d102      	bne.n	8003264 <_fstat_r+0x1c>
 800325e:	682b      	ldr	r3, [r5, #0]
 8003260:	b103      	cbz	r3, 8003264 <_fstat_r+0x1c>
 8003262:	6023      	str	r3, [r4, #0]
 8003264:	bd38      	pop	{r3, r4, r5, pc}
 8003266:	bf00      	nop
 8003268:	2000012c 	.word	0x2000012c

0800326c <_isatty_r>:
 800326c:	b538      	push	{r3, r4, r5, lr}
 800326e:	4d06      	ldr	r5, [pc, #24]	; (8003288 <_isatty_r+0x1c>)
 8003270:	2300      	movs	r3, #0
 8003272:	4604      	mov	r4, r0
 8003274:	4608      	mov	r0, r1
 8003276:	602b      	str	r3, [r5, #0]
 8003278:	f7fe ff5d 	bl	8002136 <_isatty>
 800327c:	1c43      	adds	r3, r0, #1
 800327e:	d102      	bne.n	8003286 <_isatty_r+0x1a>
 8003280:	682b      	ldr	r3, [r5, #0]
 8003282:	b103      	cbz	r3, 8003286 <_isatty_r+0x1a>
 8003284:	6023      	str	r3, [r4, #0]
 8003286:	bd38      	pop	{r3, r4, r5, pc}
 8003288:	2000012c 	.word	0x2000012c

0800328c <_init>:
 800328c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800328e:	bf00      	nop
 8003290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003292:	bc08      	pop	{r3}
 8003294:	469e      	mov	lr, r3
 8003296:	4770      	bx	lr

08003298 <_fini>:
 8003298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800329a:	bf00      	nop
 800329c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800329e:	bc08      	pop	{r3}
 80032a0:	469e      	mov	lr, r3
 80032a2:	4770      	bx	lr
