Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar 28 13:09:18 2025
| Host         : donaufeld running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file GateKeeper_BD_wrapper_timing_summary_routed.rpt -pb GateKeeper_BD_wrapper_timing_summary_routed.pb -rpx GateKeeper_BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : GateKeeper_BD_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                        Violations  
---------  --------  -------------------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                              80          
TIMING-18  Warning   Missing input or output delay                      14          
XDCC-2     Warning   Scoped Non-Timing constraint/property overwritten  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.430     -156.855                    149                 1655        0.106        0.000                      0                 1655        0.345        0.000                       0                   851  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
GCLK                                    {0.000 5.000}        10.000          100.000         
  clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {0.000 1.250}        2.500           400.000         
  clkfbout_GateKeeper_BD_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
clk_fpga_0                              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_100MHz_GateKeeper_BD_clk_wiz_0_0        4.760        0.000                      0                  236        0.140        0.000                      0                  236        4.500        0.000                       0                   126  
  clk_400MHz_GateKeeper_BD_clk_wiz_0_0       -1.925      -54.816                     65                  174        0.244        0.000                      0                  174        0.345        0.000                       0                    80  
  clkfbout_GateKeeper_BD_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                                    3.219        0.000                      0                 1245        0.106        0.000                      0                 1245        4.020        0.000                       0                   641  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100MHz_GateKeeper_BD_clk_wiz_0_0  clk_400MHz_GateKeeper_BD_clk_wiz_0_0       -2.430     -156.096                    142                  150        0.121        0.000                      0                  150  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                            
----------                            ----------                            --------                            
(none)                                                                                                            
(none)                                clk_100MHz_GateKeeper_BD_clk_wiz_0_0                                        
(none)                                clk_400MHz_GateKeeper_BD_clk_wiz_0_0                                        
(none)                                clkfbout_GateKeeper_BD_clk_wiz_0_0                                          
(none)                                                                      clk_100MHz_GateKeeper_BD_clk_wiz_0_0  
(none)                                                                      clk_400MHz_GateKeeper_BD_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.858ns (18.118%)  route 3.878ns (81.882%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 8.086 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.861    -2.259    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y84        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -1.803 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.954    -0.848    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X109Y84        LUT4 (Prop_lut4_I1_O)        0.124    -0.724 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.835     0.110    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I0_O)        0.124     0.234 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.807     1.041    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.154     1.195 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1/O
                         net (fo=16, routed)          1.282     2.477    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1_n_0
    SLICE_X111Y80        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.678     8.086    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y80        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[11]/C
                         clock pessimism             -0.374     7.712    
                         clock uncertainty           -0.068     7.645    
    SLICE_X111Y80        FDRE (Setup_fdre_C_CE)      -0.408     7.237    GateKeeper_BD_i/control_parametros_0/inst/window_reg[11]
  -------------------------------------------------------------------
                         required time                          7.237    
                         arrival time                          -2.477    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.858ns (18.269%)  route 3.838ns (81.731%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.915ns = ( 8.085 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.861    -2.259    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y84        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -1.803 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.954    -0.848    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X109Y84        LUT4 (Prop_lut4_I1_O)        0.124    -0.724 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.835     0.110    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I0_O)        0.124     0.234 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.807     1.041    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.154     1.195 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1/O
                         net (fo=16, routed)          1.242     2.438    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.677     8.085    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y78        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[5]/C
                         clock pessimism             -0.374     7.711    
                         clock uncertainty           -0.068     7.644    
    SLICE_X110Y78        FDRE (Setup_fdre_C_CE)      -0.408     7.236    GateKeeper_BD_i/control_parametros_0/inst/window_reg[5]
  -------------------------------------------------------------------
                         required time                          7.236    
                         arrival time                          -2.438    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 0.828ns (17.166%)  route 3.995ns (82.834%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.861    -2.259    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y84        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -1.803 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.954    -0.848    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X109Y84        LUT4 (Prop_lut4_I1_O)        0.124    -0.724 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.835     0.110    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I0_O)        0.124     0.234 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.807     1.041    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.124     1.165 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1/O
                         net (fo=12, routed)          1.399     2.565    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.669     8.077    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y74        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C
                         clock pessimism             -0.414     7.663    
                         clock uncertainty           -0.068     7.596    
    SLICE_X108Y74        FDRE (Setup_fdre_C_CE)      -0.169     7.427    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]
  -------------------------------------------------------------------
                         required time                          7.427    
                         arrival time                          -2.565    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 0.828ns (17.166%)  route 3.995ns (82.834%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 8.077 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.861    -2.259    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y84        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -1.803 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.954    -0.848    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X109Y84        LUT4 (Prop_lut4_I1_O)        0.124    -0.724 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.835     0.110    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I0_O)        0.124     0.234 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.807     1.041    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.124     1.165 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1/O
                         net (fo=12, routed)          1.399     2.565    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1_n_0
    SLICE_X108Y74        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.669     8.077    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y74        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                         clock pessimism             -0.414     7.663    
                         clock uncertainty           -0.068     7.596    
    SLICE_X108Y74        FDRE (Setup_fdre_C_CE)      -0.169     7.427    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]
  -------------------------------------------------------------------
                         required time                          7.427    
                         arrival time                          -2.565    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 0.828ns (17.344%)  route 3.946ns (82.656%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 8.079 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.861    -2.259    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y84        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -1.803 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.954    -0.848    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X109Y84        LUT4 (Prop_lut4_I1_O)        0.124    -0.724 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.835     0.110    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I0_O)        0.124     0.234 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.807     1.041    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.124     1.165 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1/O
                         net (fo=12, routed)          1.350     2.515    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1_n_0
    SLICE_X109Y73        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.671     8.079    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y73        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/C
                         clock pessimism             -0.414     7.665    
                         clock uncertainty           -0.068     7.598    
    SLICE_X109Y73        FDRE (Setup_fdre_C_CE)      -0.205     7.393    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]
  -------------------------------------------------------------------
                         required time                          7.393    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 0.828ns (17.409%)  route 3.928ns (82.591%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.920ns = ( 8.080 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.861    -2.259    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y84        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -1.803 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.954    -0.848    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X109Y84        LUT4 (Prop_lut4_I1_O)        0.124    -0.724 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.835     0.110    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I0_O)        0.124     0.234 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.807     1.041    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.124     1.165 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1/O
                         net (fo=12, routed)          1.332     2.498    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1_n_0
    SLICE_X111Y74        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.672     8.080    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y74        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[5]/C
                         clock pessimism             -0.414     7.666    
                         clock uncertainty           -0.068     7.599    
    SLICE_X111Y74        FDRE (Setup_fdre_C_CE)      -0.205     7.394    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[5]
  -------------------------------------------------------------------
                         required time                          7.394    
                         arrival time                          -2.498    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.858ns (18.692%)  route 3.732ns (81.308%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.861    -2.259    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y84        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -1.803 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.954    -0.848    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X109Y84        LUT4 (Prop_lut4_I1_O)        0.124    -0.724 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.835     0.110    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I0_O)        0.124     0.234 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.807     1.041    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.154     1.195 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1/O
                         net (fo=16, routed)          1.136     2.332    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1_n_0
    SLICE_X111Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.675     8.083    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/C
                         clock pessimism             -0.374     7.709    
                         clock uncertainty           -0.068     7.642    
    SLICE_X111Y77        FDRE (Setup_fdre_C_CE)      -0.408     7.234    GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                          -2.332    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.858ns (18.692%)  route 3.732ns (81.308%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.861    -2.259    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y84        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -1.803 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.954    -0.848    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X109Y84        LUT4 (Prop_lut4_I1_O)        0.124    -0.724 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.835     0.110    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I0_O)        0.124     0.234 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.807     1.041    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.154     1.195 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1/O
                         net (fo=16, routed)          1.136     2.332    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.675     8.083    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
                         clock pessimism             -0.374     7.709    
                         clock uncertainty           -0.068     7.642    
    SLICE_X110Y77        FDRE (Setup_fdre_C_CE)      -0.408     7.234    GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                          -2.332    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.858ns (18.692%)  route 3.732ns (81.308%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.861    -2.259    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y84        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -1.803 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.954    -0.848    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X109Y84        LUT4 (Prop_lut4_I1_O)        0.124    -0.724 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.835     0.110    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I0_O)        0.124     0.234 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.807     1.041    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.154     1.195 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1/O
                         net (fo=16, routed)          1.136     2.332    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.675     8.083    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/C
                         clock pessimism             -0.374     7.709    
                         clock uncertainty           -0.068     7.642    
    SLICE_X110Y77        FDRE (Setup_fdre_C_CE)      -0.408     7.234    GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                          -2.332    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.858ns (18.692%)  route 3.732ns (81.308%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 8.083 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.259ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.861    -2.259    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y84        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.456    -1.803 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[5]/Q
                         net (fo=1, routed)           0.954    -0.848    GateKeeper_BD_i/control_parametros_0/inst/ctrl[5]
    SLICE_X109Y84        LUT4 (Prop_lut4_I1_O)        0.124    -0.724 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.835     0.110    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_3_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I0_O)        0.124     0.234 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.807     1.041    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X107Y83        LUT5 (Prop_lut5_I4_O)        0.154     1.195 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1/O
                         net (fo=16, routed)          1.136     2.332    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1_n_0
    SLICE_X110Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970     4.631 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     6.317    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.408 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.675     8.083    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/C
                         clock pessimism             -0.374     7.709    
                         clock uncertainty           -0.068     7.642    
    SLICE_X110Y77        FDRE (Setup_fdre_C_CE)      -0.408     7.234    GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                          -2.332    
  -------------------------------------------------------------------
                         slack                                  4.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.606    -0.521    GateKeeper_BD_i/UART_Rx_0/inst/o1/clk
    SLICE_X105Y85        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.380 f  GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.292    GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor[1]
    SLICE_X104Y85        LUT2 (Prop_lut2_I1_O)        0.045    -0.247 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.247    GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_i_1_n_0
    SLICE_X104Y85        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.876    -0.288    GateKeeper_BD_i/UART_Rx_0/inst/o1/clk
    SLICE_X104Y85        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_reg/C
                         clock pessimism             -0.220    -0.508    
    SLICE_X104Y85        FDRE (Hold_fdre_C_D)         0.120    -0.388    GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/orden_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.633    -0.494    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y85        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.265    GateKeeper_BD_i/control_parametros_0/inst/orden[2]
    SLICE_X108Y85        LUT5 (Prop_lut5_I0_O)        0.045    -0.220 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    GateKeeper_BD_i/control_parametros_0/inst/ctrl[2]_i_1_n_0
    SLICE_X108Y85        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.902    -0.262    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y85        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[2]/C
                         clock pessimism             -0.219    -0.481    
    SLICE_X108Y85        FDRE (Hold_fdre_C_D)         0.120    -0.361    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/orden_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.634    -0.493    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y85        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[4]/Q
                         net (fo=1, routed)           0.058    -0.293    GateKeeper_BD_i/control_parametros_0/inst/orden[4]
    SLICE_X110Y85        LUT5 (Prop_lut5_I0_O)        0.045    -0.248 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    GateKeeper_BD_i/control_parametros_0/inst/ctrl[4]_i_1_n_0
    SLICE_X110Y85        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.905    -0.259    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y85        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[4]/C
                         clock pessimism             -0.221    -0.480    
    SLICE_X110Y85        FDRE (Hold_fdre_C_D)         0.091    -0.389    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/tick_generator_0/inst/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.602    -0.525    GateKeeper_BD_i/tick_generator_0/inst/clk
    SLICE_X102Y80        FDRE                                         r  GateKeeper_BD_i/tick_generator_0/inst/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y80        FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  GateKeeper_BD_i/tick_generator_0/inst/tick_reg/Q
                         net (fo=2, routed)           0.056    -0.305    GateKeeper_BD_i/UART_Rx_0/inst/o1/tick
    SLICE_X102Y80        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.870    -0.294    GateKeeper_BD_i/UART_Rx_0/inst/o1/clk
    SLICE_X102Y80        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]/C
                         clock pessimism             -0.231    -0.525    
    SLICE_X102Y80        FDRE (Hold_fdre_C_D)         0.060    -0.465    GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/orden_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.884%)  route 0.111ns (44.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.633    -0.494    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X107Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[3]/Q
                         net (fo=5, routed)           0.111    -0.241    GateKeeper_BD_i/control_parametros_0/inst/bufferRx[3]
    SLICE_X108Y84        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.901    -0.263    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y84        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[11]/C
                         clock pessimism             -0.217    -0.480    
    SLICE_X108Y84        FDRE (Hold_fdre_C_D)         0.076    -0.404    GateKeeper_BD_i/control_parametros_0/inst/orden_reg[11]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.633    -0.494    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X106Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[4]/Q
                         net (fo=2, routed)           0.129    -0.223    GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt[4]
    SLICE_X107Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.901    -0.263    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X107Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[4]/C
                         clock pessimism             -0.218    -0.481    
    SLICE_X107Y84        FDRE (Hold_fdre_C_D)         0.075    -0.406    GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/o1/monitor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.606    -0.521    GateKeeper_BD_i/control_parametros_0/inst/o1/clk
    SLICE_X104Y85        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/o1/monitor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDRE (Prop_fdre_C_Q)         0.148    -0.373 r  GateKeeper_BD_i/control_parametros_0/inst/o1/monitor_reg[0]/Q
                         net (fo=2, routed)           0.071    -0.301    GateKeeper_BD_i/control_parametros_0/inst/o1/monitor[0]
    SLICE_X104Y85        LUT2 (Prop_lut2_I0_O)        0.098    -0.203 r  GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.203    GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_i_1_n_0
    SLICE_X104Y85        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.876    -0.288    GateKeeper_BD_i/control_parametros_0/inst/o1/clk
    SLICE_X104Y85        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_reg/C
                         clock pessimism             -0.233    -0.521    
    SLICE_X104Y85        FDRE (Hold_fdre_C_D)         0.121    -0.400    GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.732%)  route 0.117ns (45.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.633    -0.494    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X106Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[1]/Q
                         net (fo=2, routed)           0.117    -0.236    GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt[1]
    SLICE_X107Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.901    -0.263    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X107Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[1]/C
                         clock pessimism             -0.218    -0.481    
    SLICE_X107Y84        FDRE (Hold_fdre_C_D)         0.047    -0.434    GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.305%)  route 0.157ns (52.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.632    -0.495    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X106Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[5]/Q
                         net (fo=2, routed)           0.157    -0.196    GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt[5]
    SLICE_X107Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.901    -0.263    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X107Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[5]/C
                         clock pessimism             -0.217    -0.480    
    SLICE_X107Y84        FDRE (Hold_fdre_C_D)         0.071    -0.409    GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[5]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.606    -0.521    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y84        FDRE (Prop_fdre_C_Q)         0.148    -0.373 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/Q
                         net (fo=3, routed)           0.087    -0.285    GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg_n_0_[2]
    SLICE_X104Y84        LUT6 (Prop_lut6_I0_O)        0.098    -0.187 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[3]
    SLICE_X104Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.875    -0.289    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/C
                         clock pessimism             -0.232    -0.521    
    SLICE_X104Y84        FDRE (Hold_fdre_C_D)         0.121    -0.400    GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_GateKeeper_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X106Y84   GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X106Y84   GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X102Y83   GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0

Setup :           65  Failing Endpoints,  Worst Slack       -1.925ns,  Total Violation      -54.816ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.925ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.768ns (46.256%)  route 2.054ns (53.744%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 0.577 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.846    -2.274    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.419    -1.855 r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/Q
                         net (fo=9, routed)           1.216    -0.639    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.296    -0.343 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.343    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_8_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.189 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.189    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.411 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.335     0.746    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.299     1.045 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.504     1.549    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.669     0.577    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/C
                         clock pessimism             -0.373     0.204    
                         clock uncertainty           -0.057     0.147    
    SLICE_X108Y75        FDRE (Setup_fdre_C_R)       -0.524    -0.377    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                          -1.549    
  -------------------------------------------------------------------
                         slack                                 -1.925    

Slack (VIOLATED) :        -1.925ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.768ns (46.256%)  route 2.054ns (53.744%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 0.577 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.846    -2.274    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.419    -1.855 r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/Q
                         net (fo=9, routed)           1.216    -0.639    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.296    -0.343 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.343    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_8_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.189 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.189    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.411 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.335     0.746    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.299     1.045 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.504     1.549    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.669     0.577    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                         clock pessimism             -0.373     0.204    
                         clock uncertainty           -0.057     0.147    
    SLICE_X108Y75        FDRE (Setup_fdre_C_R)       -0.524    -0.377    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                          -1.549    
  -------------------------------------------------------------------
                         slack                                 -1.925    

Slack (VIOLATED) :        -1.925ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.768ns (46.256%)  route 2.054ns (53.744%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 0.577 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.846    -2.274    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.419    -1.855 r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/Q
                         net (fo=9, routed)           1.216    -0.639    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.296    -0.343 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.343    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_8_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.189 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.189    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.411 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.335     0.746    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.299     1.045 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.504     1.549    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.669     0.577    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/C
                         clock pessimism             -0.373     0.204    
                         clock uncertainty           -0.057     0.147    
    SLICE_X108Y75        FDRE (Setup_fdre_C_R)       -0.524    -0.377    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                          -1.549    
  -------------------------------------------------------------------
                         slack                                 -1.925    

Slack (VIOLATED) :        -1.925ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.768ns (46.256%)  route 2.054ns (53.744%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 0.577 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.846    -2.274    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.419    -1.855 r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/Q
                         net (fo=9, routed)           1.216    -0.639    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.296    -0.343 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.343    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_8_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.189 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.189    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.411 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.335     0.746    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.299     1.045 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.504     1.549    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.669     0.577    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/C
                         clock pessimism             -0.373     0.204    
                         clock uncertainty           -0.057     0.147    
    SLICE_X108Y75        FDRE (Setup_fdre_C_R)       -0.524    -0.377    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                          -1.549    
  -------------------------------------------------------------------
                         slack                                 -1.925    

Slack (VIOLATED) :        -1.925ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.768ns (46.256%)  route 2.054ns (53.744%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 0.577 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.846    -2.274    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.419    -1.855 r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/Q
                         net (fo=9, routed)           1.216    -0.639    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.296    -0.343 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.343    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_8_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.189 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.189    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.411 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.335     0.746    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.299     1.045 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.504     1.549    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.669     0.577    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/C
                         clock pessimism             -0.373     0.204    
                         clock uncertainty           -0.057     0.147    
    SLICE_X108Y75        FDRE (Setup_fdre_C_R)       -0.524    -0.377    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                          -1.549    
  -------------------------------------------------------------------
                         slack                                 -1.925    

Slack (VIOLATED) :        -1.925ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.768ns (46.256%)  route 2.054ns (53.744%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 0.577 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.846    -2.274    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.419    -1.855 r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/Q
                         net (fo=9, routed)           1.216    -0.639    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.296    -0.343 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.343    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_8_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.189 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.189    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.411 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.335     0.746    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.299     1.045 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.504     1.549    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.669     0.577    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/C
                         clock pessimism             -0.373     0.204    
                         clock uncertainty           -0.057     0.147    
    SLICE_X108Y75        FDRE (Setup_fdre_C_R)       -0.524    -0.377    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                          -1.549    
  -------------------------------------------------------------------
                         slack                                 -1.925    

Slack (VIOLATED) :        -1.925ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.768ns (46.256%)  route 2.054ns (53.744%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 0.577 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.846    -2.274    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.419    -1.855 r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/Q
                         net (fo=9, routed)           1.216    -0.639    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.296    -0.343 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.343    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_8_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.189 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.189    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.411 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.335     0.746    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.299     1.045 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.504     1.549    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.669     0.577    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/C
                         clock pessimism             -0.373     0.204    
                         clock uncertainty           -0.057     0.147    
    SLICE_X108Y75        FDRE (Setup_fdre_C_R)       -0.524    -0.377    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.377    
                         arrival time                          -1.549    
  -------------------------------------------------------------------
                         slack                                 -1.925    

Slack (VIOLATED) :        -1.808ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.768ns (46.256%)  route 2.054ns (53.744%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 0.577 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.846    -2.274    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.419    -1.855 r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/Q
                         net (fo=9, routed)           1.216    -0.639    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.296    -0.343 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.343    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_8_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.189 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.189    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.411 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.335     0.746    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.299     1.045 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.504     1.549    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X109Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.669     0.577    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
                         clock pessimism             -0.351     0.226    
                         clock uncertainty           -0.057     0.169    
    SLICE_X109Y75        FDRE (Setup_fdre_C_R)       -0.429    -0.260    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                          -1.549    
  -------------------------------------------------------------------
                         slack                                 -1.808    

Slack (VIOLATED) :        -1.665ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.608ns (43.706%)  route 2.071ns (56.294%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.920ns = ( 0.580 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.849    -2.271    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.456    -1.815 f  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/Q
                         net (fo=7, routed)           1.050    -0.764    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]
    SLICE_X108Y74        LUT6 (Prop_lut6_I0_O)        0.124    -0.640 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry_i_3/O
                         net (fo=1, routed)           0.190    -0.450    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry_i_3_n_0
    SLICE_X109Y74        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     0.057 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.009     0.066    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1
    SLICE_X109Y75        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.288 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.330     0.618    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry__0_n_7
    SLICE_X109Y76        LUT3 (Prop_lut3_I1_O)        0.299     0.917 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.492     1.409    GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1_n_0
    SLICE_X109Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.672     0.580    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
                         clock pessimism             -0.351     0.229    
                         clock uncertainty           -0.057     0.172    
    SLICE_X109Y77        FDRE (Setup_fdre_C_R)       -0.429    -0.257    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                          -1.409    
  -------------------------------------------------------------------
                         slack                                 -1.665    

Slack (VIOLATED) :        -1.665ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.608ns (43.706%)  route 2.071ns (56.294%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.920ns = ( 0.580 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.849    -2.271    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.456    -1.815 f  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/Q
                         net (fo=7, routed)           1.050    -0.764    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]
    SLICE_X108Y74        LUT6 (Prop_lut6_I0_O)        0.124    -0.640 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry_i_3/O
                         net (fo=1, routed)           0.190    -0.450    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry_i_3_n_0
    SLICE_X109Y74        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     0.057 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.009     0.066    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1
    SLICE_X109Y75        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.288 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.330     0.618    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry__0_n_7
    SLICE_X109Y76        LUT3 (Prop_lut3_I1_O)        0.299     0.917 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.492     1.409    GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1_n_0
    SLICE_X109Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.672     0.580    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
                         clock pessimism             -0.351     0.229    
                         clock uncertainty           -0.057     0.172    
    SLICE_X109Y77        FDRE (Setup_fdre_C_R)       -0.429    -0.257    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                          -1.409    
  -------------------------------------------------------------------
                         slack                                 -1.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.627    -0.500    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]/Q
                         net (fo=4, routed)           0.168    -0.190    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]
    SLICE_X109Y77        LUT3 (Prop_lut3_I1_O)        0.042    -0.148 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.148    GateKeeper_BD_i/GateKeeper_0/inst/p_0_in[7]
    SLICE_X109Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.894    -0.270    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[7]/C
                         clock pessimism             -0.230    -0.500    
    SLICE_X109Y77        FDRE (Hold_fdre_C_D)         0.107    -0.393    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.625    -0.502    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X113Y74        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]/Q
                         net (fo=4, routed)           0.168    -0.192    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]
    SLICE_X113Y74        LUT3 (Prop_lut3_I1_O)        0.042    -0.150 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.150    GateKeeper_BD_i/GateKeeper_1/inst/p_0_in[7]
    SLICE_X113Y74        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.894    -0.270    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X113Y74        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[7]/C
                         clock pessimism             -0.232    -0.502    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.107    -0.395    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.627    -0.500    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]/Q
                         net (fo=4, routed)           0.168    -0.190    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]
    SLICE_X109Y77        LUT2 (Prop_lut2_I1_O)        0.045    -0.145 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    GateKeeper_BD_i/GateKeeper_0/inst/p_0_in[6]
    SLICE_X109Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.894    -0.270    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]/C
                         clock pessimism             -0.230    -0.500    
    SLICE_X109Y77        FDRE (Hold_fdre_C_D)         0.091    -0.409    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.625    -0.502    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X113Y74        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]/Q
                         net (fo=4, routed)           0.168    -0.192    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]
    SLICE_X113Y74        LUT2 (Prop_lut2_I1_O)        0.045    -0.147 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    GateKeeper_BD_i/GateKeeper_1/inst/p_0_in[6]
    SLICE_X113Y74        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.894    -0.270    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X113Y74        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]/C
                         clock pessimism             -0.232    -0.502    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.091    -0.411    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.631    -0.496    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/Q
                         net (fo=2, routed)           0.175    -0.156    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg
    SLICE_X108Y82        LUT6 (Prop_lut6_I0_O)        0.045    -0.111 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.111    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_i_1_n_0
    SLICE_X108Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.899    -0.265    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/C
                         clock pessimism             -0.231    -0.496    
    SLICE_X108Y82        FDRE (Hold_fdre_C_D)         0.120    -0.376    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.609%)  route 0.193ns (51.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.625    -0.502    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/Q
                         net (fo=6, routed)           0.193    -0.167    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]
    SLICE_X111Y75        LUT5 (Prop_lut5_I3_O)        0.042    -0.125 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    GateKeeper_BD_i/GateKeeper_1/inst/p_0_in[4]
    SLICE_X111Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.894    -0.270    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]/C
                         clock pessimism             -0.232    -0.502    
    SLICE_X111Y75        FDRE (Hold_fdre_C_D)         0.107    -0.395    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.758%)  route 0.179ns (44.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.624    -0.503    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/Q
                         net (fo=9, routed)           0.179    -0.195    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]
    SLICE_X108Y75        LUT6 (Prop_lut6_I2_O)        0.098    -0.097 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    GateKeeper_BD_i/GateKeeper_2/inst/p_0_in[5]
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.891    -0.273    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/C
                         clock pessimism             -0.217    -0.490    
    SLICE_X108Y75        FDRE (Hold_fdre_C_D)         0.120    -0.370    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.625    -0.502    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/Q
                         net (fo=4, routed)           0.179    -0.181    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]
    SLICE_X111Y75        LUT6 (Prop_lut6_I5_O)        0.045    -0.136 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    GateKeeper_BD_i/GateKeeper_1/inst/p_0_in[5]
    SLICE_X111Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.894    -0.270    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/C
                         clock pessimism             -0.232    -0.502    
    SLICE_X111Y75        FDRE (Hold_fdre_C_D)         0.091    -0.411    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.627    -0.500    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  GateKeeper_BD_i/GateKeeper_2/inst/state_reg/Q
                         net (fo=5, routed)           0.190    -0.146    GateKeeper_BD_i/GateKeeper_2/inst/state_reg_n_0
    SLICE_X108Y77        LUT5 (Prop_lut5_I3_O)        0.045    -0.101 r  GateKeeper_BD_i/GateKeeper_2/inst/state_i_1/O
                         net (fo=1, routed)           0.000    -0.101    GateKeeper_BD_i/GateKeeper_2/inst/state_i_1_n_0
    SLICE_X108Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.894    -0.270    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/state_reg/C
                         clock pessimism             -0.230    -0.500    
    SLICE_X108Y77        FDRE (Hold_fdre_C_D)         0.120    -0.380    GateKeeper_BD_i/GateKeeper_2/inst/state_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.225ns (52.960%)  route 0.200ns (47.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.624    -0.503    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X109Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/Q
                         net (fo=9, routed)           0.200    -0.175    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]
    SLICE_X108Y75        LUT5 (Prop_lut5_I1_O)        0.097    -0.078 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    GateKeeper_BD_i/GateKeeper_2/inst/p_0_in[4]
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.891    -0.273    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/C
                         clock pessimism             -0.217    -0.490    
    SLICE_X108Y75        FDRE (Hold_fdre_C_D)         0.131    -0.359    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_400MHz_GateKeeper_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      PLLE2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X109Y77   GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clkfbout_GateKeeper_BD_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_GateKeeper_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   GateKeeper_BD_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.219ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 2.670ns (39.996%)  route 4.006ns (60.004%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.700     2.994    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.917     4.389    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y93         LUT3 (Prop_lut3_I1_O)        0.295     4.684 f  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.592     5.275    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.399 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.511     5.911    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y94         LUT3 (Prop_lut3_I2_O)        0.116     6.027 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.186     7.213    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.328     7.541 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.541    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.205    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.539 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.800     9.339    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X31Y94         LUT3 (Prop_lut3_I0_O)        0.331     9.670 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.670    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X31Y94         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.525    12.704    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y94         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y94         FDRE (Setup_fdre_C_D)        0.075    12.889    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  3.219    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.462ns  (logic 2.460ns (38.069%)  route 4.002ns (61.931%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.700     2.994    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.917     4.389    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y93         LUT3 (Prop_lut3_I1_O)        0.295     4.684 f  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.592     5.275    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.399 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.511     5.911    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y94         LUT3 (Prop_lut3_I2_O)        0.116     6.027 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.186     7.213    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.328     7.541 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.541    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.330 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.796     9.126    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X28Y92         LUT3 (Prop_lut3_I0_O)        0.330     9.456 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.456    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X28Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.524    12.703    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X28Y92         FDRE (Setup_fdre_C_D)        0.075    12.888    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 2.624ns (40.960%)  route 3.782ns (59.040%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.700     2.994    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.917     4.389    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y93         LUT3 (Prop_lut3_I1_O)        0.295     4.684 f  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.592     5.275    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.399 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.511     5.911    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y94         LUT3 (Prop_lut3_I2_O)        0.116     6.027 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.186     7.213    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.328     7.541 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.541    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.205    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.518 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.577     9.094    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X31Y94         LUT3 (Prop_lut3_I0_O)        0.306     9.400 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.400    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X31Y94         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.525    12.704    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y94         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y94         FDRE (Setup_fdre_C_D)        0.031    12.845    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.467ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 2.528ns (39.606%)  route 3.855ns (60.394%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.700     2.994    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.917     4.389    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y93         LUT3 (Prop_lut3_I1_O)        0.295     4.684 f  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.592     5.275    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.399 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.511     5.911    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y94         LUT3 (Prop_lut3_I2_O)        0.116     6.027 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.186     7.213    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.328     7.541 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.541    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.425 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.649     9.074    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X29Y92         LUT3 (Prop_lut3_I0_O)        0.303     9.377 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.377    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X29Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.524    12.703    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)        0.031    12.844    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  3.467    

Slack (MET) :             3.560ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 2.552ns (40.287%)  route 3.783ns (59.713%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.700     2.994    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.917     4.389    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y93         LUT3 (Prop_lut3_I1_O)        0.295     4.684 f  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.592     5.275    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.399 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.511     5.911    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y94         LUT3 (Prop_lut3_I2_O)        0.116     6.027 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.186     7.213    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.328     7.541 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.541    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.205    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.427 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.577     9.004    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X31Y94         LUT3 (Prop_lut3_I0_O)        0.325     9.329 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.329    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X31Y94         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.525    12.704    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y94         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y94         FDRE (Setup_fdre_C_D)        0.075    12.889    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  3.560    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 2.412ns (38.983%)  route 3.775ns (61.017%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.700     2.994    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.917     4.389    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y93         LUT3 (Prop_lut3_I1_O)        0.295     4.684 f  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.592     5.275    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.399 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.511     5.911    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y94         LUT3 (Prop_lut3_I2_O)        0.116     6.027 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.186     7.213    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.328     7.541 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.541    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.313 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.570     8.882    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X28Y92         LUT3 (Prop_lut3_I0_O)        0.299     9.181 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.181    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X28Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.524    12.703    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X28Y92         FDRE (Setup_fdre_C_D)        0.031    12.844    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 2.546ns (41.343%)  route 3.612ns (58.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.700     2.994    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.917     4.389    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y93         LUT3 (Prop_lut3_I1_O)        0.295     4.684 f  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.592     5.275    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.399 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.511     5.911    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y94         LUT3 (Prop_lut3_I2_O)        0.116     6.027 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.186     7.213    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.328     7.541 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.541    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.205    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.444 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.407     8.850    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X31Y94         LUT3 (Prop_lut3_I0_O)        0.302     9.152 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.152    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X31Y94         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.525    12.704    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y94         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y94         FDRE (Setup_fdre_C_D)        0.029    12.843    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 2.505ns (40.983%)  route 3.607ns (59.017%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.700     2.994    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.917     4.389    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y93         LUT3 (Prop_lut3_I1_O)        0.295     4.684 f  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.592     5.275    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.399 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.511     5.911    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y94         LUT3 (Prop_lut3_I2_O)        0.116     6.027 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.186     7.213    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.328     7.541 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.541    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.091 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.404 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.402     8.805    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X29Y92         LUT3 (Prop_lut3_I0_O)        0.301     9.106 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.106    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X29Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.524    12.703    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)        0.075    12.888    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 2.313ns (37.902%)  route 3.790ns (62.098%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.700     2.994    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.917     4.389    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y93         LUT3 (Prop_lut3_I1_O)        0.295     4.684 f  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.592     5.275    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.399 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.511     5.911    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y94         LUT3 (Prop_lut3_I2_O)        0.116     6.027 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.186     7.213    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.328     7.541 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.541    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.181 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.584     8.765    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X29Y92         LUT3 (Prop_lut3_I0_O)        0.332     9.097 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.097    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X29Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.524    12.703    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)        0.075    12.888    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 2.223ns (37.248%)  route 3.745ns (62.752%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.700     2.994    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.917     4.389    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y93         LUT3 (Prop_lut3_I1_O)        0.295     4.684 f  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.592     5.275    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.399 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.511     5.911    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y94         LUT3 (Prop_lut3_I2_O)        0.116     6.027 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.186     7.213    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.328     7.541 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.541    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.121 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.539     8.660    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X29Y92         LUT3 (Prop_lut3_I0_O)        0.302     8.962 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.962    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X29Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.524    12.703    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)        0.029    12.842    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  3.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.572     0.908    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y85         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/Q
                         net (fo=1, routed)           0.054     1.103    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][8]
    SLICE_X30Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.148 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.148    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[8]
    SLICE_X30Y85         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.839     1.205    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y85         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
                         clock pessimism             -0.284     0.921    
    SLICE_X30Y85         FDRE (Hold_fdre_C_D)         0.121     1.042    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.189%)  route 0.184ns (52.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.641     0.977    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.184     1.325    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/p_3_in6_in
    SLICE_X32Y99         FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.826     1.192    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y99         FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.060     1.217    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.574     0.910    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y89         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=1, routed)           0.119     1.170    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X26Y89         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.841     1.207    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.060    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.574     0.910    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y89         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                         net (fo=1, routed)           0.103     1.153    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X30Y89         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.842     1.208    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.043    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.597     0.933    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X15Y49         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056     1.129    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X15Y49         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.866     1.232    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X15Y49         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.299     0.933    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.078     1.011    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.794%)  route 0.172ns (51.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.575     0.911    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y91         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.172     1.247    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y90         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.842     1.208    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.597     0.933    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X15Y49         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.129    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X15Y49         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.866     1.232    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X15Y49         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.299     0.933    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.076     1.009    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.572     0.908    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.104    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[2]
    SLICE_X29Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.839     1.205    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.297     0.908    
    SLICE_X29Y86         FDRE (Hold_fdre_C_D)         0.075     0.983    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.572     0.908    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.104    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[4]
    SLICE_X29Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.839     1.205    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.297     0.908    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.075     0.983    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.597     0.933    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X15Y49         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.129    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X15Y49         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.866     1.232    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X15Y49         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.299     0.933    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.075     1.008    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y88    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y88    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y88    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y88    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y89    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y90    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0

Setup :          142  Failing Endpoints,  Worst Slack       -2.430ns,  Total Violation     -156.096ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.430ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 2.537ns (57.301%)  route 1.890ns (42.699%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 0.589 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.851    -2.269    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.456    -1.813 f  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/Q
                         net (fo=7, routed)           0.445    -1.368    GateKeeper_BD_i/GateKeeper_1/inst/window[1]
    SLICE_X110Y78        LUT1 (Prop_lut1_I0_O)        0.124    -1.244 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.244    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry_i_4_n_0
    SLICE_X110Y78        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.712 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.712    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry_n_0
    SLICE_X110Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.598 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.598    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry__0_n_0
    SLICE_X110Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.264 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry__1/O[1]
                         net (fo=2, routed)           0.702     0.438    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry__1_n_6
    SLICE_X109Y82        LUT4 (Prop_lut4_I1_O)        0.303     0.741 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.741    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg0_carry__0_i_7_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.291 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg0_carry__0/CO[3]
                         net (fo=2, routed)           0.744     2.035    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg0
    SLICE_X110Y82        LUT5 (Prop_lut5_I1_O)        0.124     2.159 r  GateKeeper_BD_i/GateKeeper_1/inst/state_i_1/O
                         net (fo=1, routed)           0.000     2.159    GateKeeper_BD_i/GateKeeper_1/inst/state_i_1_n_0
    SLICE_X110Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.681     0.589    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X110Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/state_reg/C
                         clock pessimism             -0.701    -0.112    
                         clock uncertainty           -0.188    -0.300    
    SLICE_X110Y82        FDRE (Setup_fdre_C_D)        0.029    -0.271    GateKeeper_BD_i/GateKeeper_1/inst/state_reg
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                          -2.159    
  -------------------------------------------------------------------
                         slack                                 -2.430    

Slack (VIOLATED) :        -2.428ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 2.537ns (56.740%)  route 1.934ns (43.260%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 0.586 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.851    -2.269    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.456    -1.813 f  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/Q
                         net (fo=7, routed)           0.445    -1.368    GateKeeper_BD_i/GateKeeper_1/inst/window[1]
    SLICE_X110Y78        LUT1 (Prop_lut1_I0_O)        0.124    -1.244 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.244    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry_i_4_n_0
    SLICE_X110Y78        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.712 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.712    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry_n_0
    SLICE_X110Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.598 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.598    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry__0_n_0
    SLICE_X110Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.264 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry__1/O[1]
                         net (fo=2, routed)           0.702     0.438    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry__1_n_6
    SLICE_X109Y82        LUT4 (Prop_lut4_I1_O)        0.303     0.741 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.741    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg0_carry__0_i_7_n_0
    SLICE_X109Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.291 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg0_carry__0/CO[3]
                         net (fo=2, routed)           0.788     2.079    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg0
    SLICE_X108Y82        LUT6 (Prop_lut6_I1_O)        0.124     2.203 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_i_1/O
                         net (fo=1, routed)           0.000     2.203    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_i_1_n_0
    SLICE_X108Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.678     0.586    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/C
                         clock pessimism             -0.701    -0.115    
                         clock uncertainty           -0.188    -0.303    
    SLICE_X108Y82        FDRE (Setup_fdre_C_D)        0.077    -0.226    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.226    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 -2.428    

Slack (VIOLATED) :        -2.403ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.688ns (43.949%)  route 2.153ns (56.051%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 0.577 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.846    -2.274    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y74        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.756 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=15, routed)          0.751    -1.005    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[2]
    SLICE_X108Y74        LUT6 (Prop_lut6_I1_O)        0.124    -0.881 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9/O
                         net (fo=2, routed)           0.563    -0.317    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.193 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5/O
                         net (fo=1, routed)           0.000    -0.193    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.208 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.208    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.430 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.335     0.764    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.299     1.063 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.504     1.567    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.669     0.577    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/C
                         clock pessimism             -0.701    -0.124    
                         clock uncertainty           -0.188    -0.312    
    SLICE_X108Y75        FDRE (Setup_fdre_C_R)       -0.524    -0.836    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 -2.403    

Slack (VIOLATED) :        -2.403ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.688ns (43.949%)  route 2.153ns (56.051%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 0.577 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.846    -2.274    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y74        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.756 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=15, routed)          0.751    -1.005    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[2]
    SLICE_X108Y74        LUT6 (Prop_lut6_I1_O)        0.124    -0.881 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9/O
                         net (fo=2, routed)           0.563    -0.317    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.193 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5/O
                         net (fo=1, routed)           0.000    -0.193    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.208 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.208    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.430 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.335     0.764    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.299     1.063 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.504     1.567    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.669     0.577    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                         clock pessimism             -0.701    -0.124    
                         clock uncertainty           -0.188    -0.312    
    SLICE_X108Y75        FDRE (Setup_fdre_C_R)       -0.524    -0.836    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 -2.403    

Slack (VIOLATED) :        -2.403ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.688ns (43.949%)  route 2.153ns (56.051%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 0.577 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.846    -2.274    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y74        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.756 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=15, routed)          0.751    -1.005    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[2]
    SLICE_X108Y74        LUT6 (Prop_lut6_I1_O)        0.124    -0.881 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9/O
                         net (fo=2, routed)           0.563    -0.317    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.193 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5/O
                         net (fo=1, routed)           0.000    -0.193    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.208 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.208    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.430 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.335     0.764    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.299     1.063 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.504     1.567    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.669     0.577    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/C
                         clock pessimism             -0.701    -0.124    
                         clock uncertainty           -0.188    -0.312    
    SLICE_X108Y75        FDRE (Setup_fdre_C_R)       -0.524    -0.836    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 -2.403    

Slack (VIOLATED) :        -2.403ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.688ns (43.949%)  route 2.153ns (56.051%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 0.577 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.846    -2.274    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y74        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.756 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=15, routed)          0.751    -1.005    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[2]
    SLICE_X108Y74        LUT6 (Prop_lut6_I1_O)        0.124    -0.881 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9/O
                         net (fo=2, routed)           0.563    -0.317    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.193 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5/O
                         net (fo=1, routed)           0.000    -0.193    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.208 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.208    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.430 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.335     0.764    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.299     1.063 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.504     1.567    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.669     0.577    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/C
                         clock pessimism             -0.701    -0.124    
                         clock uncertainty           -0.188    -0.312    
    SLICE_X108Y75        FDRE (Setup_fdre_C_R)       -0.524    -0.836    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 -2.403    

Slack (VIOLATED) :        -2.403ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.688ns (43.949%)  route 2.153ns (56.051%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 0.577 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.846    -2.274    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y74        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.756 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=15, routed)          0.751    -1.005    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[2]
    SLICE_X108Y74        LUT6 (Prop_lut6_I1_O)        0.124    -0.881 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9/O
                         net (fo=2, routed)           0.563    -0.317    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.193 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5/O
                         net (fo=1, routed)           0.000    -0.193    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.208 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.208    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.430 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.335     0.764    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.299     1.063 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.504     1.567    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.669     0.577    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/C
                         clock pessimism             -0.701    -0.124    
                         clock uncertainty           -0.188    -0.312    
    SLICE_X108Y75        FDRE (Setup_fdre_C_R)       -0.524    -0.836    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 -2.403    

Slack (VIOLATED) :        -2.403ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.688ns (43.949%)  route 2.153ns (56.051%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 0.577 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.846    -2.274    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y74        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.756 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=15, routed)          0.751    -1.005    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[2]
    SLICE_X108Y74        LUT6 (Prop_lut6_I1_O)        0.124    -0.881 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9/O
                         net (fo=2, routed)           0.563    -0.317    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.193 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5/O
                         net (fo=1, routed)           0.000    -0.193    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.208 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.208    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.430 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.335     0.764    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.299     1.063 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.504     1.567    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.669     0.577    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/C
                         clock pessimism             -0.701    -0.124    
                         clock uncertainty           -0.188    -0.312    
    SLICE_X108Y75        FDRE (Setup_fdre_C_R)       -0.524    -0.836    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 -2.403    

Slack (VIOLATED) :        -2.403ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.688ns (43.949%)  route 2.153ns (56.051%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.923ns = ( 0.577 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.846    -2.274    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y74        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.518    -1.756 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=15, routed)          0.751    -1.005    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[2]
    SLICE_X108Y74        LUT6 (Prop_lut6_I1_O)        0.124    -0.881 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9/O
                         net (fo=2, routed)           0.563    -0.317    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9_n_0
    SLICE_X107Y75        LUT5 (Prop_lut5_I2_O)        0.124    -0.193 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5/O
                         net (fo=1, routed)           0.000    -0.193    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5_n_0
    SLICE_X107Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.208 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.208    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X107Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.430 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.335     0.764    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X106Y75        LUT3 (Prop_lut3_I1_O)        0.299     1.063 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.504     1.567    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.669     0.577    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/C
                         clock pessimism             -0.701    -0.124    
                         clock uncertainty           -0.188    -0.312    
    SLICE_X108Y75        FDRE (Setup_fdre_C_R)       -0.524    -0.836    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                 -2.403    

Slack (VIOLATED) :        -2.391ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 2.364ns (53.262%)  route 2.074ns (46.738%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 0.586 - 2.500 ) 
    Source Clock Delay      (SCD):    -2.269ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.851    -2.269    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.456    -1.813 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/Q
                         net (fo=7, routed)           0.617    -1.196    GateKeeper_BD_i/GateKeeper_2/inst/window[2]
    SLICE_X108Y78        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    -0.676 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.676    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.559 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.559    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry__0_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.442 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.442    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry__1_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.119 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry__2/O[1]
                         net (fo=2, routed)           0.640     0.521    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry__2_n_6
    SLICE_X109Y80        LUT4 (Prop_lut4_I1_O)        0.306     0.827 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.827    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg0_carry__0_i_5_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.228 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg0_carry__0/CO[3]
                         net (fo=2, routed)           0.818     2.046    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg0
    SLICE_X108Y82        LUT6 (Prop_lut6_I1_O)        0.124     2.170 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_i_1/O
                         net (fo=1, routed)           0.000     2.170    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_i_1_n_0
    SLICE_X108Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     5.101    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -2.869 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -1.183    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.092 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.678     0.586    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/C
                         clock pessimism             -0.701    -0.115    
                         clock uncertainty           -0.188    -0.303    
    SLICE_X108Y82        FDRE (Setup_fdre_C_D)        0.081    -0.222    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                          -2.170    
  -------------------------------------------------------------------
                         slack                                 -2.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.251ns (34.287%)  route 0.481ns (65.713%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.628    -0.499    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y79        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]_replica_1/Q
                         net (fo=1, routed)           0.481     0.123    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[1]_repN_1_alias
    SLICE_X107Y79        LUT3 (Prop_lut3_I0_O)        0.045     0.168 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6/O
                         net (fo=1, routed)           0.000     0.168    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6_n_0
    SLICE_X107Y79        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.233 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.233    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_6
    SLICE_X107Y79        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.896    -0.268    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X107Y79        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[1]/C
                         clock pessimism              0.088    -0.180    
                         clock uncertainty            0.188     0.008    
    SLICE_X107Y79        FDRE (Hold_fdre_C_D)         0.105     0.113    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.059%)  route 0.433ns (69.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.632    -0.495    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y83        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.299    -0.054    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X112Y82        LUT2 (Prop_lut2_I0_O)        0.045    -0.009 r  GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_1/O
                         net (fo=16, routed)          0.134     0.124    GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.902    -0.262    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]/C
                         clock pessimism              0.088    -0.174    
                         clock uncertainty            0.188     0.014    
    SLICE_X111Y82        FDRE (Hold_fdre_C_CE)       -0.039    -0.025    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.059%)  route 0.433ns (69.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.632    -0.495    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y83        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.299    -0.054    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X112Y82        LUT2 (Prop_lut2_I0_O)        0.045    -0.009 r  GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_1/O
                         net (fo=16, routed)          0.134     0.124    GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.902    -0.262    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[5]/C
                         clock pessimism              0.088    -0.174    
                         clock uncertainty            0.188     0.014    
    SLICE_X111Y82        FDRE (Hold_fdre_C_CE)       -0.039    -0.025    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.059%)  route 0.433ns (69.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.632    -0.495    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y83        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.299    -0.054    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X112Y82        LUT2 (Prop_lut2_I0_O)        0.045    -0.009 r  GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_1/O
                         net (fo=16, routed)          0.134     0.124    GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.902    -0.262    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[6]/C
                         clock pessimism              0.088    -0.174    
                         clock uncertainty            0.188     0.014    
    SLICE_X111Y82        FDRE (Hold_fdre_C_CE)       -0.039    -0.025    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.059%)  route 0.433ns (69.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.632    -0.495    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y83        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.299    -0.054    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X112Y82        LUT2 (Prop_lut2_I0_O)        0.045    -0.009 r  GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_1/O
                         net (fo=16, routed)          0.134     0.124    GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_1_n_0
    SLICE_X111Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.902    -0.262    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/C
                         clock pessimism              0.088    -0.174    
                         clock uncertainty            0.188     0.014    
    SLICE_X111Y82        FDRE (Hold_fdre_C_CE)       -0.039    -0.025    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.292%)  route 0.428ns (69.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.632    -0.495    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y83        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.153    -0.200    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X110Y83        LUT2 (Prop_lut2_I1_O)        0.045    -0.155 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2/O
                         net (fo=8, routed)           0.275     0.119    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2_n_0
    SLICE_X111Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.894    -0.270    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/C
                         clock pessimism              0.088    -0.182    
                         clock uncertainty            0.188     0.006    
    SLICE_X111Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.033    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.292%)  route 0.428ns (69.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.632    -0.495    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y83        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.153    -0.200    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X110Y83        LUT2 (Prop_lut2_I1_O)        0.045    -0.155 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2/O
                         net (fo=8, routed)           0.275     0.119    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2_n_0
    SLICE_X111Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.894    -0.270    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/C
                         clock pessimism              0.088    -0.182    
                         clock uncertainty            0.188     0.006    
    SLICE_X111Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.033    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.292%)  route 0.428ns (69.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.632    -0.495    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y83        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.153    -0.200    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X110Y83        LUT2 (Prop_lut2_I1_O)        0.045    -0.155 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2/O
                         net (fo=8, routed)           0.275     0.119    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2_n_0
    SLICE_X111Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.894    -0.270    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]/C
                         clock pessimism              0.088    -0.182    
                         clock uncertainty            0.188     0.006    
    SLICE_X111Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.033    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.292%)  route 0.428ns (69.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.632    -0.495    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y83        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.153    -0.200    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X110Y83        LUT2 (Prop_lut2_I1_O)        0.045    -0.155 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2/O
                         net (fo=8, routed)           0.275     0.119    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2_n_0
    SLICE_X111Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.894    -0.270    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/C
                         clock pessimism              0.088    -0.182    
                         clock uncertainty            0.188     0.006    
    SLICE_X111Y75        FDRE (Hold_fdre_C_CE)       -0.039    -0.033    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.991%)  route 0.456ns (71.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.632    -0.495    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y83        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.339    -0.014    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X113Y75        LUT3 (Prop_lut3_I0_O)        0.045     0.031 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.116     0.147    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.894    -0.270    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y75        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/C
                         clock pessimism              0.088    -0.182    
                         clock uncertainty            0.188     0.006    
    SLICE_X111Y75        FDRE (Hold_fdre_C_R)        -0.018    -0.012    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.159    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_5bits_tri_i[1]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.456ns  (logic 0.958ns (17.555%)  route 4.498ns (82.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btns_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  btns_5bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.498     5.456    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X30Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.520     2.699    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[0]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.420ns  (logic 0.933ns (17.215%)  route 4.487ns (82.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btns_5bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.487     5.420    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X28Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.521     2.700    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[4]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.311ns  (logic 0.955ns (17.973%)  route 4.356ns (82.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  btns_5bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           4.356     5.311    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X29Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.520     2.699    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[2]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.126ns  (logic 0.976ns (19.037%)  route 4.150ns (80.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btns_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  btns_5bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           4.150     5.126    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X29Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.520     2.699    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[3]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.066ns  (logic 0.944ns (18.641%)  route 4.122ns (81.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  btns_5bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           4.122     5.066    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X28Y78         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.513     2.692    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y78         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.760ns  (logic 0.124ns (7.045%)  route 1.636ns (92.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.636     1.636    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.124     1.760 r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.760    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y100        FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.654     2.833    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.045ns (6.586%)  route 0.638ns (93.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.638     0.638    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y100        LUT1 (Prop_lut1_I0_O)        0.045     0.683 r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.683    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y100        FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.912     1.278    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y100        FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[3]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.140ns  (logic 0.173ns (8.104%)  route 1.967ns (91.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  btns_5bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.967     2.140    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X28Y78         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.832     1.198    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y78         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[2]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.182ns  (logic 0.204ns (9.370%)  route 1.978ns (90.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btns_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  btns_5bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.978     2.182    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X29Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.839     1.205    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[4]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.251ns  (logic 0.183ns (8.151%)  route 2.067ns (91.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  btns_5bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           2.067     2.251    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X29Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.839     1.205    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[0]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.273ns  (logic 0.162ns (7.136%)  route 2.111ns (92.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btns_5bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.111     2.273    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X28Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.840     1.206    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y87         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[1]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.302ns  (logic 0.187ns (8.111%)  route 2.115ns (91.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btns_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  btns_5bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.115     2.302    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X30Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.839     1.205    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.123ns  (logic 4.598ns (41.335%)  route 6.525ns (58.665%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           2.328     3.300    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y71        LUT2 (Prop_lut2_I0_O)        0.124     3.424 r  GateKeeper_BD_i/control_parametros_0/inst/LED[7]_INST_0/O
                         net (fo=1, routed)           4.197     7.621    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    11.123 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.123    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.639ns  (logic 4.834ns (50.151%)  route 4.805ns (49.849%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           2.470     3.442    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y71        LUT2 (Prop_lut2_I0_O)        0.146     3.588 r  GateKeeper_BD_i/control_parametros_0/inst/LED[6]_INST_0/O
                         net (fo=1, routed)           2.335     5.923    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.716     9.639 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.639    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.631ns  (logic 4.627ns (48.040%)  route 5.004ns (51.960%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           2.470     3.442    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y71        LUT2 (Prop_lut2_I0_O)        0.124     3.566 r  GateKeeper_BD_i/control_parametros_0/inst/LED[5]_INST_0/O
                         net (fo=1, routed)           2.535     6.100    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531     9.631 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.631    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.418ns  (logic 4.822ns (51.196%)  route 4.596ns (48.804%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           2.070     3.042    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X113Y71        LUT2 (Prop_lut2_I0_O)        0.118     3.160 r  GateKeeper_BD_i/control_parametros_0/inst/LED[3]_INST_0/O
                         net (fo=1, routed)           2.527     5.686    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.732     9.418 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.418    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.379ns  (logic 4.633ns (49.392%)  route 4.747ns (50.608%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           2.070     3.042    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X113Y71        LUT2 (Prop_lut2_I0_O)        0.124     3.166 r  GateKeeper_BD_i/control_parametros_0/inst/LED[4]_INST_0/O
                         net (fo=1, routed)           2.677     5.842    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     9.379 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.379    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.873ns  (logic 3.712ns (41.830%)  route 5.161ns (58.170%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          2.309     3.271    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X112Y89        LUT2 (Prop_lut2_I1_O)        0.124     3.395 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_INST_0/O
                         net (fo=1, routed)           2.852     6.247    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.626     8.873 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     8.873    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.471ns  (logic 4.503ns (53.154%)  route 3.968ns (46.846%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           3.968     4.940    LED_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     8.471 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.471    LED[2]
    U22                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.745ns  (logic 3.642ns (47.029%)  route 4.102ns (52.971%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.927     0.927 r  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          2.155     3.081    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X112Y82        LUT2 (Prop_lut2_I1_O)        0.124     3.205 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_INST_0/O
                         net (fo=1, routed)           1.948     5.153    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         2.591     7.745 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     7.745    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.749ns  (logic 3.660ns (54.222%)  route 3.090ns (45.778%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          1.240     2.161    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X112Y75        LUT2 (Prop_lut2_I1_O)        0.124     2.285 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_INST_0/O
                         net (fo=1, routed)           1.850     4.135    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         2.614     6.749 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.749    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.327ns (59.192%)  route 0.915ns (40.808%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.498     0.648    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X112Y75        LUT2 (Prop_lut2_I1_O)        0.045     0.693 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.417     1.110    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         1.131     2.242 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.242    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.681ns  (logic 1.433ns (53.433%)  route 1.248ns (46.567%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           1.248     1.449    LED_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     2.681 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.681    LED[2]
    U22                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.310ns (48.684%)  route 1.380ns (51.316%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          0.909     1.065    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X112Y82        LUT2 (Prop_lut2_I1_O)        0.045     1.110 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.472     1.581    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         1.109     2.690 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     2.690    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.110ns  (logic 1.483ns (47.695%)  route 1.627ns (52.305%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           0.884     1.084    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X113Y71        LUT2 (Prop_lut2_I0_O)        0.045     1.129 r  GateKeeper_BD_i/control_parametros_0/inst/LED[4]_INST_0/O
                         net (fo=1, routed)           0.743     1.872    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     3.110 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.110    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.116ns  (logic 1.541ns (49.468%)  route 1.574ns (50.532%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           0.884     1.084    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X113Y71        LUT2 (Prop_lut2_I0_O)        0.048     1.132 r  GateKeeper_BD_i/control_parametros_0/inst/LED[3]_INST_0/O
                         net (fo=1, routed)           0.691     1.823    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.293     3.116 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.116    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.125ns  (logic 1.378ns (44.110%)  route 1.746ns (55.890%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          0.919     1.110    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X112Y89        LUT2 (Prop_lut2_I1_O)        0.045     1.155 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.827     1.982    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.143     3.125 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     3.125    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.170ns  (logic 1.524ns (48.075%)  route 1.646ns (51.925%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           1.025     1.225    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y71        LUT2 (Prop_lut2_I0_O)        0.044     1.269 r  GateKeeper_BD_i/control_parametros_0/inst/LED[6]_INST_0/O
                         net (fo=1, routed)           0.621     1.891    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.279     3.170 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.170    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.203ns  (logic 1.478ns (46.130%)  route 1.725ns (53.870%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           1.025     1.225    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y71        LUT2 (Prop_lut2_I0_O)        0.045     1.270 r  GateKeeper_BD_i/control_parametros_0/inst/LED[5]_INST_0/O
                         net (fo=1, routed)           0.701     1.971    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     3.203 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.203    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.823ns  (logic 1.449ns (37.894%)  route 2.374ns (62.106%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           0.965     1.165    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y71        LUT2 (Prop_lut2_I0_O)        0.045     1.210 r  GateKeeper_BD_i/control_parametros_0/inst/LED[7]_INST_0/O
                         net (fo=1, routed)           1.409     2.620    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     3.823 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.823    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.113ns  (logic 4.082ns (44.793%)  route 5.031ns (55.207%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.854    -2.266    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y78        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.456    -1.810 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[4]/Q
                         net (fo=7, routed)           0.833    -0.976    GateKeeper_BD_i/control_parametros_0/inst/window[4]
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.124    -0.852 r  GateKeeper_BD_i/control_parametros_0/inst/LED[7]_INST_0/O
                         net (fo=1, routed)           4.197     3.345    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502     6.847 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.847    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.103ns  (logic 4.322ns (53.343%)  route 3.781ns (46.657%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.851    -2.269    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.456    -1.813 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/Q
                         net (fo=7, routed)           1.445    -0.367    GateKeeper_BD_i/control_parametros_0/inst/window[3]
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.150    -0.217 r  GateKeeper_BD_i/control_parametros_0/inst/LED[6]_INST_0/O
                         net (fo=1, routed)           2.335     2.118    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.716     5.834 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.834    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.036ns  (logic 4.117ns (51.229%)  route 3.919ns (48.771%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.851    -2.269    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.456    -1.813 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/Q
                         net (fo=7, routed)           1.243    -0.570    GateKeeper_BD_i/control_parametros_0/inst/window[1]
    SLICE_X113Y71        LUT2 (Prop_lut2_I1_O)        0.124    -0.446 r  GateKeeper_BD_i/control_parametros_0/inst/LED[4]_INST_0/O
                         net (fo=1, routed)           2.677     2.231    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     5.768 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.768    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.861ns  (logic 4.338ns (55.181%)  route 3.523ns (44.819%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.851    -2.269    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.456    -1.813 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/Q
                         net (fo=10, routed)          0.997    -0.816    GateKeeper_BD_i/control_parametros_0/inst/window[0]
    SLICE_X113Y71        LUT2 (Prop_lut2_I1_O)        0.150    -0.666 r  GateKeeper_BD_i/control_parametros_0/inst/LED[3]_INST_0/O
                         net (fo=1, routed)           2.527     1.861    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.732     5.593 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.593    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.855ns  (logic 4.111ns (52.335%)  route 3.744ns (47.665%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.851    -2.269    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.456    -1.813 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/Q
                         net (fo=7, routed)           1.210    -0.603    GateKeeper_BD_i/control_parametros_0/inst/window[2]
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.124    -0.479 r  GateKeeper_BD_i/control_parametros_0/inst/LED[5]_INST_0/O
                         net (fo=1, routed)           2.535     2.056    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531     5.587 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.587    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.480ns (57.576%)  route 1.090ns (42.424%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.628    -0.499    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/Q
                         net (fo=10, routed)          0.400     0.042    GateKeeper_BD_i/control_parametros_0/inst/window[0]
    SLICE_X113Y71        LUT2 (Prop_lut2_I1_O)        0.046     0.088 r  GateKeeper_BD_i/control_parametros_0/inst/LED[3]_INST_0/O
                         net (fo=1, routed)           0.691     0.779    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.293     2.071 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.071    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.616ns  (logic 1.418ns (54.200%)  route 1.198ns (45.800%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.628    -0.499    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/Q
                         net (fo=7, routed)           0.498     0.140    GateKeeper_BD_i/control_parametros_0/inst/window[2]
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.045     0.185 r  GateKeeper_BD_i/control_parametros_0/inst/LED[5]_INST_0/O
                         net (fo=1, routed)           0.701     0.886    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     2.118 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.118    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.424ns (53.541%)  route 1.235ns (46.459%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.628    -0.499    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/Q
                         net (fo=7, routed)           0.493     0.135    GateKeeper_BD_i/control_parametros_0/inst/window[1]
    SLICE_X113Y71        LUT2 (Prop_lut2_I1_O)        0.045     0.180 r  GateKeeper_BD_i/control_parametros_0/inst/LED[4]_INST_0/O
                         net (fo=1, routed)           0.743     0.923    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     2.160 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.160    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.667ns  (logic 1.464ns (54.907%)  route 1.203ns (45.093%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.628    -0.499    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y77        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/Q
                         net (fo=7, routed)           0.581     0.224    GateKeeper_BD_i/control_parametros_0/inst/window[3]
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.044     0.268 r  GateKeeper_BD_i/control_parametros_0/inst/LED[6]_INST_0/O
                         net (fo=1, routed)           0.621     0.889    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.279     2.168 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.168    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.167ns  (logic 1.389ns (43.862%)  route 1.778ns (56.138%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.628    -0.499    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y78        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[4]/Q
                         net (fo=7, routed)           0.368     0.011    GateKeeper_BD_i/control_parametros_0/inst/window[4]
    SLICE_X112Y71        LUT2 (Prop_lut2_I1_O)        0.045     0.056 r  GateKeeper_BD_i/control_parametros_0/inst/LED[7]_INST_0/O
                         net (fo=1, routed)           1.409     1.465    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     2.668 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.668    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.892ns  (logic 3.268ns (47.417%)  route 3.624ns (52.583%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.857    -2.263    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.518    -1.745 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/Q
                         net (fo=2, routed)           0.772    -0.973    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg
    SLICE_X112Y89        LUT2 (Prop_lut2_I0_O)        0.124    -0.849 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_INST_0/O
                         net (fo=1, routed)           2.852     2.004    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.626     4.630 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     4.630    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.861ns  (logic 3.233ns (55.173%)  route 2.627ns (44.828%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.857    -2.263    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.518    -1.745 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/Q
                         net (fo=2, routed)           0.680    -1.065    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg
    SLICE_X112Y82        LUT2 (Prop_lut2_I0_O)        0.124    -0.941 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_INST_0/O
                         net (fo=1, routed)           1.948     1.007    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         2.591     3.598 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.598    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.745ns  (logic 3.194ns (55.597%)  route 2.551ns (44.403%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.857    -2.263    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y81        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.456    -1.807 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/Q
                         net (fo=2, routed)           0.701    -1.106    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg
    SLICE_X112Y75        LUT2 (Prop_lut2_I0_O)        0.124    -0.982 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_INST_0/O
                         net (fo=1, routed)           1.850     0.869    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         2.614     3.483 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.483    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.318ns (65.107%)  route 0.706ns (34.893%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.631    -0.496    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/Q
                         net (fo=2, routed)           0.235    -0.097    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg
    SLICE_X112Y82        LUT2 (Prop_lut2_I0_O)        0.045    -0.052 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.472     0.420    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         1.109     1.528 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     1.528    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.317ns (64.686%)  route 0.719ns (35.314%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.631    -0.496    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y81        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/Q
                         net (fo=2, routed)           0.302    -0.053    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg
    SLICE_X112Y75        LUT2 (Prop_lut2_I0_O)        0.045    -0.008 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.417     0.410    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         1.131     1.541 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.541    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.352ns (54.955%)  route 1.108ns (45.045%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.631    -0.496    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/Q
                         net (fo=2, routed)           0.281    -0.051    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg
    SLICE_X112Y89        LUT2 (Prop_lut2_I0_O)        0.045    -0.006 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.827     0.822    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.143     1.965 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     1.965    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_GateKeeper_BD_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_GateKeeper_BD_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.458ns  (logic 0.029ns (1.989%)  route 1.429ns (98.011%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_GateKeeper_BD_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  GCLK (IN)
                         net (fo=0)                   0.000     5.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.700     3.227 f  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.580     3.807    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.836 f  GateKeeper_BD_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.849     4.685    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_buf_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_GateKeeper_BD_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.366ns  (logic 0.091ns (2.703%)  route 3.275ns (97.297%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.589    -2.002    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_buf_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.840ns  (logic 1.766ns (19.977%)  route 7.074ns (80.023%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        -1.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           6.224     7.741    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y84        LUT4 (Prop_lut4_I1_O)        0.124     7.865 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_3/O
                         net (fo=1, routed)           0.282     8.148    GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_3_n_0
    SLICE_X104Y84        LUT4 (Prop_lut4_I1_O)        0.124     8.272 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_2/O
                         net (fo=1, routed)           0.568     8.840    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[4]
    SLICE_X104Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.606    -1.986    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.722ns  (logic 1.766ns (20.247%)  route 6.956ns (79.753%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.799     7.317    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.124     7.441 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.544     7.985    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.124     8.109 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.613     8.722    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.605    -1.987    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.722ns  (logic 1.766ns (20.247%)  route 6.956ns (79.753%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.799     7.317    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.124     7.441 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.544     7.985    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.124     8.109 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.613     8.722    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.605    -1.987    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.722ns  (logic 1.766ns (20.247%)  route 6.956ns (79.753%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.799     7.317    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.124     7.441 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.544     7.985    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.124     8.109 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.613     8.722    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.605    -1.987    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.722ns  (logic 1.766ns (20.247%)  route 6.956ns (79.753%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.799     7.317    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.124     7.441 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.544     7.985    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.124     8.109 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.613     8.722    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.605    -1.987    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.722ns  (logic 1.766ns (20.247%)  route 6.956ns (79.753%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.799     7.317    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.124     7.441 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.544     7.985    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.124     8.109 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.613     8.722    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.605    -1.987    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.722ns  (logic 1.766ns (20.247%)  route 6.956ns (79.753%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           5.799     7.317    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.124     7.441 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.544     7.985    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.124     8.109 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.613     8.722    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.605    -1.987    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.045ns  (logic 1.668ns (20.731%)  route 6.378ns (79.269%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           6.378     7.895    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y84        LUT5 (Prop_lut5_I2_O)        0.150     8.045 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[2]_i_1/O
                         net (fo=1, routed)           0.000     8.045    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[2]
    SLICE_X104Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.606    -1.986    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.019ns  (logic 1.642ns (20.474%)  route 6.378ns (79.526%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           6.378     7.895    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y84        LUT4 (Prop_lut4_I2_O)        0.124     8.019 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[1]_i_1/O
                         net (fo=1, routed)           0.000     8.019    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[1]
    SLICE_X104Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.606    -1.986    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.009ns  (logic 1.642ns (20.499%)  route 6.368ns (79.501%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           6.368     7.885    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y84        LUT6 (Prop_lut6_I1_O)        0.124     8.009 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[3]_i_1/O
                         net (fo=1, routed)           0.000     8.009    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[3]
    SLICE_X104Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.606    -1.986    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.104ns  (logic 0.330ns (10.645%)  route 2.773ns (89.355%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.773     3.059    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y83        LUT6 (Prop_lut6_I5_O)        0.045     3.104 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[0]_i_1/O
                         net (fo=1, routed)           0.000     3.104    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[0]
    SLICE_X104Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.874    -0.290    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.285ns  (logic 0.330ns (10.057%)  route 2.955ns (89.943%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.955     3.240    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y84        LUT6 (Prop_lut6_I1_O)        0.045     3.285 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[3]_i_1/O
                         net (fo=1, routed)           0.000     3.285    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[3]
    SLICE_X104Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.875    -0.289    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.289ns  (logic 0.329ns (10.014%)  route 2.960ns (89.986%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.960     3.245    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y84        LUT5 (Prop_lut5_I2_O)        0.044     3.289 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[2]_i_1/O
                         net (fo=1, routed)           0.000     3.289    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[2]
    SLICE_X104Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.875    -0.289    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.290ns  (logic 0.330ns (10.042%)  route 2.960ns (89.958%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.960     3.245    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X104Y84        LUT4 (Prop_lut4_I2_O)        0.045     3.290 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[1]_i_1/O
                         net (fo=1, routed)           0.000     3.290    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[1]
    SLICE_X104Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.875    -0.289    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X104Y84        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.507ns  (logic 0.375ns (10.703%)  route 3.132ns (89.297%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.734     3.019    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.045     3.064 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.171     3.235    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.045     3.280 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.227     3.507    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.873    -0.291    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.507ns  (logic 0.375ns (10.703%)  route 3.132ns (89.297%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.734     3.019    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.045     3.064 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.171     3.235    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.045     3.280 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.227     3.507    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.873    -0.291    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.507ns  (logic 0.375ns (10.703%)  route 3.132ns (89.297%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.734     3.019    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.045     3.064 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.171     3.235    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.045     3.280 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.227     3.507    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.873    -0.291    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.507ns  (logic 0.375ns (10.703%)  route 3.132ns (89.297%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.734     3.019    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.045     3.064 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.171     3.235    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.045     3.280 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.227     3.507    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.873    -0.291    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.507ns  (logic 0.375ns (10.703%)  route 3.132ns (89.297%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.734     3.019    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.045     3.064 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.171     3.235    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.045     3.280 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.227     3.507    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.873    -0.291    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.507ns  (logic 0.375ns (10.703%)  route 3.132ns (89.297%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.734     3.019    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X102Y83        LUT4 (Prop_lut4_I2_O)        0.045     3.064 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.171     3.235    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X103Y83        LUT6 (Prop_lut6_I2_O)        0.045     3.280 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.227     3.507    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.873    -0.291    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X102Y83        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.694ns  (logic 2.048ns (35.973%)  route 3.646ns (64.027%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.646     4.607    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y79        LUT3 (Prop_lut3_I1_O)        0.124     4.731 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     4.731    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X107Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.132 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.132    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X107Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.246 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X107Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.360 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.360    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.694 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.694    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1_n_6
    SLICE_X107Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.678    -1.914    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X107Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.673ns  (logic 2.027ns (35.736%)  route 3.646ns (64.264%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.646     4.607    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y79        LUT3 (Prop_lut3_I1_O)        0.124     4.731 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     4.731    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X107Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.132 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.132    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X107Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.246 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X107Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.360 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.360    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.673 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.673    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1_n_4
    SLICE_X107Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.678    -1.914    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X107Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[15]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.599ns  (logic 1.953ns (34.887%)  route 3.646ns (65.113%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.646     4.607    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y79        LUT3 (Prop_lut3_I1_O)        0.124     4.731 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     4.731    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X107Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.132 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.132    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X107Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.246 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X107Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.360 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.360    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.599 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.599    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1_n_5
    SLICE_X107Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.678    -1.914    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X107Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.583ns  (logic 1.937ns (34.700%)  route 3.646ns (65.300%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.646     4.607    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y79        LUT3 (Prop_lut3_I1_O)        0.124     4.731 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     4.731    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X107Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.132 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.132    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X107Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.246 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X107Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.360 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.360    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.583 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.583    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1_n_7
    SLICE_X107Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.678    -1.914    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X107Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.580ns  (logic 1.934ns (34.665%)  route 3.646ns (65.335%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.646     4.607    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y79        LUT3 (Prop_lut3_I1_O)        0.124     4.731 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     4.731    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X107Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.132 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.132    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X107Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.246 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X107Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.580 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.580    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_6
    SLICE_X107Y81        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.676    -1.916    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X107Y81        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.559ns  (logic 1.913ns (34.418%)  route 3.646ns (65.582%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.646     4.607    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y79        LUT3 (Prop_lut3_I1_O)        0.124     4.731 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     4.731    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X107Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.132 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.132    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X107Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.246 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X107Y81        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.559 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.559    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_4
    SLICE_X107Y81        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.676    -1.916    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X107Y81        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.485ns  (logic 1.839ns (33.534%)  route 3.646ns (66.466%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.646     4.607    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y79        LUT3 (Prop_lut3_I1_O)        0.124     4.731 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     4.731    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X107Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.132 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.132    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X107Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.246 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X107Y81        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.485 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.485    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_5
    SLICE_X107Y81        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.676    -1.916    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X107Y81        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.469ns  (logic 1.823ns (33.339%)  route 3.646ns (66.661%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.646     4.607    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y79        LUT3 (Prop_lut3_I1_O)        0.124     4.731 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     4.731    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X107Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.132 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.132    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X107Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.246 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X107Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.469 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.469    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_7
    SLICE_X107Y81        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.676    -1.916    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X107Y81        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.466ns  (logic 1.820ns (33.302%)  route 3.646ns (66.698%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.646     4.607    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y79        LUT3 (Prop_lut3_I1_O)        0.124     4.731 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     4.731    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X107Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.132 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.132    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X107Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.466 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.466    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_6
    SLICE_X107Y80        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.675    -1.917    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X107Y80        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.445ns  (logic 1.799ns (33.045%)  route 3.646ns (66.955%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.646     4.607    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X107Y79        LUT3 (Prop_lut3_I1_O)        0.124     4.731 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     4.731    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X107Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.132 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.132    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X107Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.445 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.445    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_4
    SLICE_X107Y80        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -5.369 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    -3.683    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.675    -1.917    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X107Y80        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.262ns (34.197%)  route 0.504ns (65.803%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.504     0.654    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.045     0.699 r  GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     0.699    GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_5_n_0
    SLICE_X113Y77        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.765 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.765    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2_n_5
    SLICE_X113Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.897    -0.267    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[2]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.261ns (32.658%)  route 0.538ns (67.342%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.538     0.688    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.045     0.733 r  GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_6/O
                         net (fo=1, routed)           0.000     0.733    GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_6_n_0
    SLICE_X113Y77        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.798 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.798    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2_n_6
    SLICE_X113Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.897    -0.267    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[1]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.295ns (36.918%)  route 0.504ns (63.082%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.504     0.654    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.045     0.699 r  GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     0.699    GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_5_n_0
    SLICE_X113Y77        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.798 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.798    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2_n_4
    SLICE_X113Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.897    -0.267    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y77        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[3]/C

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.267ns (31.091%)  route 0.592ns (68.909%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          0.592     0.748    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X111Y81        LUT3 (Prop_lut3_I1_O)        0.045     0.793 r  GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     0.793    GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_5_n_0
    SLICE_X111Y81        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.859 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.859    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2_n_5
    SLICE_X111Y81        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.901    -0.263    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y81        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[2]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.365ns (42.004%)  route 0.504ns (57.996%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.504     0.654    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.045     0.699 r  GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     0.699    GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_5_n_0
    SLICE_X113Y77        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.814 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.814    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2_n_0
    SLICE_X113Y78        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.868 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.868    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1_n_7
    SLICE_X113Y78        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.898    -0.266    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y78        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]/C

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.266ns (30.545%)  route 0.605ns (69.455%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          0.605     0.761    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X111Y81        LUT3 (Prop_lut3_I1_O)        0.045     0.806 r  GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_6/O
                         net (fo=1, routed)           0.000     0.806    GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_6_n_0
    SLICE_X111Y81        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.871 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.871    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2_n_6
    SLICE_X111Y81        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.901    -0.263    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y81        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[1]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.376ns (42.729%)  route 0.504ns (57.271%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.504     0.654    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.045     0.699 r  GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     0.699    GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_5_n_0
    SLICE_X113Y77        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.814 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.814    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2_n_0
    SLICE_X113Y78        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.879 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.879    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1_n_5
    SLICE_X113Y78        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.898    -0.266    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y78        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[6]/C

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.300ns (33.642%)  route 0.592ns (66.358%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          0.592     0.748    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X111Y81        LUT3 (Prop_lut3_I1_O)        0.045     0.793 r  GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     0.793    GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_5_n_0
    SLICE_X111Y81        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.892 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.892    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2_n_4
    SLICE_X111Y81        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.901    -0.263    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y81        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/C

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.271ns (30.051%)  route 0.631ns (69.949%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          0.631     0.787    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.045     0.832 r  GateKeeper_BD_i/GateKeeper_1/inst/c[4]_i_5/O
                         net (fo=1, routed)           0.000     0.832    GateKeeper_BD_i/GateKeeper_1/inst/c[4]_i_5_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.902 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.902    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1_n_7
    SLICE_X111Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.902    -0.262    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y82        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.401ns (44.313%)  route 0.504ns (55.687%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.504     0.654    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.045     0.699 r  GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     0.699    GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_5_n_0
    SLICE_X113Y77        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.814 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.814    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2_n_0
    SLICE_X113Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.904 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.904    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1_n_6
    SLICE_X113Y78        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  GateKeeper_BD_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.898    -0.266    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y78        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[5]/C





