
simulation_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009934  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  08009ac8  08009ac8  00019ac8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f1c  08009f1c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009f1c  08009f1c  00019f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f24  08009f24  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f24  08009f24  00019f24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f28  08009f28  00019f28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009f2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  200001dc  0800a108  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000450  0800a108  00020450  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016613  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bb2  00000000  00000000  0003681f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ee8  00000000  00000000  000393d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000dc0  00000000  00000000  0003a2c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002979f  00000000  00000000  0003b080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012191  00000000  00000000  0006481f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe9ad  00000000  00000000  000769b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017535d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d3c  00000000  00000000  001753b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009aac 	.word	0x08009aac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08009aac 	.word	0x08009aac

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	; 0x28
 8000ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000ea6:	f107 031c 	add.w	r3, r7, #28
 8000eaa:	2200      	movs	r2, #0
 8000eac:	601a      	str	r2, [r3, #0]
 8000eae:	605a      	str	r2, [r3, #4]
 8000eb0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000eb2:	1d3b      	adds	r3, r7, #4
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
 8000eb8:	605a      	str	r2, [r3, #4]
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	60da      	str	r2, [r3, #12]
 8000ebe:	611a      	str	r2, [r3, #16]
 8000ec0:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ec2:	4b36      	ldr	r3, [pc, #216]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000ec4:	4a36      	ldr	r2, [pc, #216]	; (8000fa0 <MX_ADC1_Init+0x100>)
 8000ec6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ec8:	4b34      	ldr	r3, [pc, #208]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ece:	4b33      	ldr	r3, [pc, #204]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ed4:	4b31      	ldr	r3, [pc, #196]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000eda:	4b30      	ldr	r3, [pc, #192]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ee0:	4b2e      	ldr	r3, [pc, #184]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000ee2:	2204      	movs	r2, #4
 8000ee4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ee6:	4b2d      	ldr	r3, [pc, #180]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000eec:	4b2b      	ldr	r3, [pc, #172]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000eee:	2201      	movs	r2, #1
 8000ef0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8000ef2:	4b2a      	ldr	r3, [pc, #168]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000ef4:	2202      	movs	r2, #2
 8000ef6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ef8:	4b28      	ldr	r3, [pc, #160]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f00:	4b26      	ldr	r3, [pc, #152]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f06:	4b25      	ldr	r3, [pc, #148]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f0c:	4b23      	ldr	r3, [pc, #140]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000f0e:	2201      	movs	r2, #1
 8000f10:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f14:	4b21      	ldr	r3, [pc, #132]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f1a:	4b20      	ldr	r3, [pc, #128]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f22:	481e      	ldr	r0, [pc, #120]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000f24:	f001 f850 	bl	8001fc8 <HAL_ADC_Init>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000f2e:	f000 fb32 	bl	8001596 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f36:	f107 031c 	add.w	r3, r7, #28
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4817      	ldr	r0, [pc, #92]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000f3e:	f002 fc1b 	bl	8003778 <HAL_ADCEx_MultiModeConfigChannel>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d001      	beq.n	8000f4c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000f48:	f000 fb25 	bl	8001596 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000f4c:	4b15      	ldr	r3, [pc, #84]	; (8000fa4 <MX_ADC1_Init+0x104>)
 8000f4e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f50:	2306      	movs	r3, #6
 8000f52:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000f54:	2305      	movs	r3, #5
 8000f56:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f58:	237f      	movs	r3, #127	; 0x7f
 8000f5a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f5c:	2304      	movs	r3, #4
 8000f5e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f60:	2300      	movs	r3, #0
 8000f62:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f64:	1d3b      	adds	r3, r7, #4
 8000f66:	4619      	mov	r1, r3
 8000f68:	480c      	ldr	r0, [pc, #48]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000f6a:	f001 fdb7 	bl	8002adc <HAL_ADC_ConfigChannel>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000f74:	f000 fb0f 	bl	8001596 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000f78:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000f7a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000f7c:	230c      	movs	r3, #12
 8000f7e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f80:	1d3b      	adds	r3, r7, #4
 8000f82:	4619      	mov	r1, r3
 8000f84:	4805      	ldr	r0, [pc, #20]	; (8000f9c <MX_ADC1_Init+0xfc>)
 8000f86:	f001 fda9 	bl	8002adc <HAL_ADC_ConfigChannel>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <MX_ADC1_Init+0xf4>
  {
    Error_Handler();
 8000f90:	f000 fb01 	bl	8001596 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f94:	bf00      	nop
 8000f96:	3728      	adds	r7, #40	; 0x28
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20000278 	.word	0x20000278
 8000fa0:	50040000 	.word	0x50040000
 8000fa4:	04300002 	.word	0x04300002
 8000fa8:	08600004 	.word	0x08600004

08000fac <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b086      	sub	sp, #24
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fb2:	463b      	mov	r3, r7
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]
 8000fc0:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8000fc2:	4b29      	ldr	r3, [pc, #164]	; (8001068 <MX_ADC2_Init+0xbc>)
 8000fc4:	4a29      	ldr	r2, [pc, #164]	; (800106c <MX_ADC2_Init+0xc0>)
 8000fc6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000fc8:	4b27      	ldr	r3, [pc, #156]	; (8001068 <MX_ADC2_Init+0xbc>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000fce:	4b26      	ldr	r3, [pc, #152]	; (8001068 <MX_ADC2_Init+0xbc>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fd4:	4b24      	ldr	r3, [pc, #144]	; (8001068 <MX_ADC2_Init+0xbc>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fda:	4b23      	ldr	r3, [pc, #140]	; (8001068 <MX_ADC2_Init+0xbc>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fe0:	4b21      	ldr	r3, [pc, #132]	; (8001068 <MX_ADC2_Init+0xbc>)
 8000fe2:	2204      	movs	r2, #4
 8000fe4:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000fe6:	4b20      	ldr	r3, [pc, #128]	; (8001068 <MX_ADC2_Init+0xbc>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000fec:	4b1e      	ldr	r3, [pc, #120]	; (8001068 <MX_ADC2_Init+0xbc>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000ff2:	4b1d      	ldr	r3, [pc, #116]	; (8001068 <MX_ADC2_Init+0xbc>)
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000ff8:	4b1b      	ldr	r3, [pc, #108]	; (8001068 <MX_ADC2_Init+0xbc>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001000:	4b19      	ldr	r3, [pc, #100]	; (8001068 <MX_ADC2_Init+0xbc>)
 8001002:	2200      	movs	r2, #0
 8001004:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001006:	4b18      	ldr	r3, [pc, #96]	; (8001068 <MX_ADC2_Init+0xbc>)
 8001008:	2200      	movs	r2, #0
 800100a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800100c:	4b16      	ldr	r3, [pc, #88]	; (8001068 <MX_ADC2_Init+0xbc>)
 800100e:	2200      	movs	r2, #0
 8001010:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001014:	4b14      	ldr	r3, [pc, #80]	; (8001068 <MX_ADC2_Init+0xbc>)
 8001016:	2200      	movs	r2, #0
 8001018:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800101a:	4b13      	ldr	r3, [pc, #76]	; (8001068 <MX_ADC2_Init+0xbc>)
 800101c:	2200      	movs	r2, #0
 800101e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001022:	4811      	ldr	r0, [pc, #68]	; (8001068 <MX_ADC2_Init+0xbc>)
 8001024:	f000 ffd0 	bl	8001fc8 <HAL_ADC_Init>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 800102e:	f000 fab2 	bl	8001596 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001032:	4b0f      	ldr	r3, [pc, #60]	; (8001070 <MX_ADC2_Init+0xc4>)
 8001034:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001036:	2306      	movs	r3, #6
 8001038:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 800103a:	2305      	movs	r3, #5
 800103c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800103e:	237f      	movs	r3, #127	; 0x7f
 8001040:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001042:	2304      	movs	r3, #4
 8001044:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001046:	2300      	movs	r3, #0
 8001048:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800104a:	463b      	mov	r3, r7
 800104c:	4619      	mov	r1, r3
 800104e:	4806      	ldr	r0, [pc, #24]	; (8001068 <MX_ADC2_Init+0xbc>)
 8001050:	f001 fd44 	bl	8002adc <HAL_ADC_ConfigChannel>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 800105a:	f000 fa9c 	bl	8001596 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800105e:	bf00      	nop
 8001060:	3718      	adds	r7, #24
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	20000214 	.word	0x20000214
 800106c:	50040100 	.word	0x50040100
 8001070:	3ef08000 	.word	0x3ef08000

08001074 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b08c      	sub	sp, #48	; 0x30
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107c:	f107 031c 	add.w	r3, r7, #28
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]
 800108a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a50      	ldr	r2, [pc, #320]	; (80011d4 <HAL_ADC_MspInit+0x160>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d160      	bne.n	8001158 <HAL_ADC_MspInit+0xe4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8001096:	4b50      	ldr	r3, [pc, #320]	; (80011d8 <HAL_ADC_MspInit+0x164>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	3301      	adds	r3, #1
 800109c:	4a4e      	ldr	r2, [pc, #312]	; (80011d8 <HAL_ADC_MspInit+0x164>)
 800109e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80010a0:	4b4d      	ldr	r3, [pc, #308]	; (80011d8 <HAL_ADC_MspInit+0x164>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d10b      	bne.n	80010c0 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 80010a8:	4b4c      	ldr	r3, [pc, #304]	; (80011dc <HAL_ADC_MspInit+0x168>)
 80010aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ac:	4a4b      	ldr	r2, [pc, #300]	; (80011dc <HAL_ADC_MspInit+0x168>)
 80010ae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80010b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010b4:	4b49      	ldr	r3, [pc, #292]	; (80011dc <HAL_ADC_MspInit+0x168>)
 80010b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80010bc:	61bb      	str	r3, [r7, #24]
 80010be:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010c0:	4b46      	ldr	r3, [pc, #280]	; (80011dc <HAL_ADC_MspInit+0x168>)
 80010c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c4:	4a45      	ldr	r2, [pc, #276]	; (80011dc <HAL_ADC_MspInit+0x168>)
 80010c6:	f043 0304 	orr.w	r3, r3, #4
 80010ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010cc:	4b43      	ldr	r3, [pc, #268]	; (80011dc <HAL_ADC_MspInit+0x168>)
 80010ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010d0:	f003 0304 	and.w	r3, r3, #4
 80010d4:	617b      	str	r3, [r7, #20]
 80010d6:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80010d8:	2303      	movs	r3, #3
 80010da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010dc:	230b      	movs	r3, #11
 80010de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e0:	2300      	movs	r3, #0
 80010e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010e4:	f107 031c 	add.w	r3, r7, #28
 80010e8:	4619      	mov	r1, r3
 80010ea:	483d      	ldr	r0, [pc, #244]	; (80011e0 <HAL_ADC_MspInit+0x16c>)
 80010ec:	f002 ff7c 	bl	8003fe8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80010f0:	4b3c      	ldr	r3, [pc, #240]	; (80011e4 <HAL_ADC_MspInit+0x170>)
 80010f2:	4a3d      	ldr	r2, [pc, #244]	; (80011e8 <HAL_ADC_MspInit+0x174>)
 80010f4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80010f6:	4b3b      	ldr	r3, [pc, #236]	; (80011e4 <HAL_ADC_MspInit+0x170>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010fc:	4b39      	ldr	r3, [pc, #228]	; (80011e4 <HAL_ADC_MspInit+0x170>)
 80010fe:	2200      	movs	r2, #0
 8001100:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001102:	4b38      	ldr	r3, [pc, #224]	; (80011e4 <HAL_ADC_MspInit+0x170>)
 8001104:	2200      	movs	r2, #0
 8001106:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001108:	4b36      	ldr	r3, [pc, #216]	; (80011e4 <HAL_ADC_MspInit+0x170>)
 800110a:	2280      	movs	r2, #128	; 0x80
 800110c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800110e:	4b35      	ldr	r3, [pc, #212]	; (80011e4 <HAL_ADC_MspInit+0x170>)
 8001110:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001114:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001116:	4b33      	ldr	r3, [pc, #204]	; (80011e4 <HAL_ADC_MspInit+0x170>)
 8001118:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800111c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800111e:	4b31      	ldr	r3, [pc, #196]	; (80011e4 <HAL_ADC_MspInit+0x170>)
 8001120:	2220      	movs	r2, #32
 8001122:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001124:	4b2f      	ldr	r3, [pc, #188]	; (80011e4 <HAL_ADC_MspInit+0x170>)
 8001126:	2200      	movs	r2, #0
 8001128:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800112a:	482e      	ldr	r0, [pc, #184]	; (80011e4 <HAL_ADC_MspInit+0x170>)
 800112c:	f002 fce6 	bl	8003afc <HAL_DMA_Init>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001136:	f000 fa2e 	bl	8001596 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a29      	ldr	r2, [pc, #164]	; (80011e4 <HAL_ADC_MspInit+0x170>)
 800113e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001140:	4a28      	ldr	r2, [pc, #160]	; (80011e4 <HAL_ADC_MspInit+0x170>)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001146:	2200      	movs	r2, #0
 8001148:	2100      	movs	r1, #0
 800114a:	2012      	movs	r0, #18
 800114c:	f002 fc9f 	bl	8003a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001150:	2012      	movs	r0, #18
 8001152:	f002 fcb8 	bl	8003ac6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001156:	e039      	b.n	80011cc <HAL_ADC_MspInit+0x158>
  else if(adcHandle->Instance==ADC2)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a23      	ldr	r2, [pc, #140]	; (80011ec <HAL_ADC_MspInit+0x178>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d134      	bne.n	80011cc <HAL_ADC_MspInit+0x158>
    HAL_RCC_ADC_CLK_ENABLED++;
 8001162:	4b1d      	ldr	r3, [pc, #116]	; (80011d8 <HAL_ADC_MspInit+0x164>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	3301      	adds	r3, #1
 8001168:	4a1b      	ldr	r2, [pc, #108]	; (80011d8 <HAL_ADC_MspInit+0x164>)
 800116a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800116c:	4b1a      	ldr	r3, [pc, #104]	; (80011d8 <HAL_ADC_MspInit+0x164>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	2b01      	cmp	r3, #1
 8001172:	d10b      	bne.n	800118c <HAL_ADC_MspInit+0x118>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001174:	4b19      	ldr	r3, [pc, #100]	; (80011dc <HAL_ADC_MspInit+0x168>)
 8001176:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001178:	4a18      	ldr	r2, [pc, #96]	; (80011dc <HAL_ADC_MspInit+0x168>)
 800117a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800117e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001180:	4b16      	ldr	r3, [pc, #88]	; (80011dc <HAL_ADC_MspInit+0x168>)
 8001182:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001184:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001188:	613b      	str	r3, [r7, #16]
 800118a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800118c:	4b13      	ldr	r3, [pc, #76]	; (80011dc <HAL_ADC_MspInit+0x168>)
 800118e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001190:	4a12      	ldr	r2, [pc, #72]	; (80011dc <HAL_ADC_MspInit+0x168>)
 8001192:	f043 0302 	orr.w	r3, r3, #2
 8001196:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001198:	4b10      	ldr	r3, [pc, #64]	; (80011dc <HAL_ADC_MspInit+0x168>)
 800119a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800119c:	f003 0302 	and.w	r3, r3, #2
 80011a0:	60fb      	str	r3, [r7, #12]
 80011a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011a4:	2301      	movs	r3, #1
 80011a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80011a8:	230b      	movs	r3, #11
 80011aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b0:	f107 031c 	add.w	r3, r7, #28
 80011b4:	4619      	mov	r1, r3
 80011b6:	480e      	ldr	r0, [pc, #56]	; (80011f0 <HAL_ADC_MspInit+0x17c>)
 80011b8:	f002 ff16 	bl	8003fe8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80011bc:	2200      	movs	r2, #0
 80011be:	2100      	movs	r1, #0
 80011c0:	2012      	movs	r0, #18
 80011c2:	f002 fc64 	bl	8003a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80011c6:	2012      	movs	r0, #18
 80011c8:	f002 fc7d 	bl	8003ac6 <HAL_NVIC_EnableIRQ>
}
 80011cc:	bf00      	nop
 80011ce:	3730      	adds	r7, #48	; 0x30
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	50040000 	.word	0x50040000
 80011d8:	200001f8 	.word	0x200001f8
 80011dc:	40021000 	.word	0x40021000
 80011e0:	48000800 	.word	0x48000800
 80011e4:	200002dc 	.word	0x200002dc
 80011e8:	40020008 	.word	0x40020008
 80011ec:	50040100 	.word	0x50040100
 80011f0:	48000400 	.word	0x48000400

080011f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011fa:	4b0c      	ldr	r3, [pc, #48]	; (800122c <MX_DMA_Init+0x38>)
 80011fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011fe:	4a0b      	ldr	r2, [pc, #44]	; (800122c <MX_DMA_Init+0x38>)
 8001200:	f043 0301 	orr.w	r3, r3, #1
 8001204:	6493      	str	r3, [r2, #72]	; 0x48
 8001206:	4b09      	ldr	r3, [pc, #36]	; (800122c <MX_DMA_Init+0x38>)
 8001208:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	607b      	str	r3, [r7, #4]
 8001210:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001212:	2200      	movs	r2, #0
 8001214:	2100      	movs	r1, #0
 8001216:	200b      	movs	r0, #11
 8001218:	f002 fc39 	bl	8003a8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800121c:	200b      	movs	r0, #11
 800121e:	f002 fc52 	bl	8003ac6 <HAL_NVIC_EnableIRQ>

}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40021000 	.word	0x40021000

08001230 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b088      	sub	sp, #32
 8001234:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001236:	f107 030c 	add.w	r3, r7, #12
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	605a      	str	r2, [r3, #4]
 8001240:	609a      	str	r2, [r3, #8]
 8001242:	60da      	str	r2, [r3, #12]
 8001244:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001246:	4b1e      	ldr	r3, [pc, #120]	; (80012c0 <MX_GPIO_Init+0x90>)
 8001248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124a:	4a1d      	ldr	r2, [pc, #116]	; (80012c0 <MX_GPIO_Init+0x90>)
 800124c:	f043 0304 	orr.w	r3, r3, #4
 8001250:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001252:	4b1b      	ldr	r3, [pc, #108]	; (80012c0 <MX_GPIO_Init+0x90>)
 8001254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001256:	f003 0304 	and.w	r3, r3, #4
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800125e:	4b18      	ldr	r3, [pc, #96]	; (80012c0 <MX_GPIO_Init+0x90>)
 8001260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001262:	4a17      	ldr	r2, [pc, #92]	; (80012c0 <MX_GPIO_Init+0x90>)
 8001264:	f043 0301 	orr.w	r3, r3, #1
 8001268:	64d3      	str	r3, [r2, #76]	; 0x4c
 800126a:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <MX_GPIO_Init+0x90>)
 800126c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800126e:	f003 0301 	and.w	r3, r3, #1
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001276:	4b12      	ldr	r3, [pc, #72]	; (80012c0 <MX_GPIO_Init+0x90>)
 8001278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127a:	4a11      	ldr	r2, [pc, #68]	; (80012c0 <MX_GPIO_Init+0x90>)
 800127c:	f043 0302 	orr.w	r3, r3, #2
 8001280:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001282:	4b0f      	ldr	r3, [pc, #60]	; (80012c0 <MX_GPIO_Init+0x90>)
 8001284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001286:	f003 0302 	and.w	r3, r3, #2
 800128a:	603b      	str	r3, [r7, #0]
 800128c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800128e:	2200      	movs	r2, #0
 8001290:	2120      	movs	r1, #32
 8001292:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001296:	f003 f851 	bl	800433c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 800129a:	2320      	movs	r3, #32
 800129c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800129e:	2301      	movs	r3, #1
 80012a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a2:	2300      	movs	r3, #0
 80012a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80012aa:	f107 030c 	add.w	r3, r7, #12
 80012ae:	4619      	mov	r1, r3
 80012b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012b4:	f002 fe98 	bl	8003fe8 <HAL_GPIO_Init>

}
 80012b8:	bf00      	nop
 80012ba:	3720      	adds	r7, #32
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40021000 	.word	0x40021000

080012c4 <_write>:
volatile uint32_t pot_value = 0;
volatile int uart_recv_flag = 0;
const uint16_t recv_buf_size = 16;
uint8_t uart_recv_buf[16];

int _write(int file, char* ptr, int len) {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	60b9      	str	r1, [r7, #8]
 80012ce:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 50);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	b29a      	uxth	r2, r3
 80012d4:	2332      	movs	r3, #50	; 0x32
 80012d6:	68b9      	ldr	r1, [r7, #8]
 80012d8:	4803      	ldr	r0, [pc, #12]	; (80012e8 <_write+0x24>)
 80012da:	f004 fbcd 	bl	8005a78 <HAL_UART_Transmit>
	return len;
 80012de:	687b      	ldr	r3, [r7, #4]
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3710      	adds	r7, #16
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	200003b8 	.word	0x200003b8

080012ec <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc2) {
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	4a08      	ldr	r2, [pc, #32]	; (8001318 <HAL_ADC_ConvCpltCallback+0x2c>)
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d108      	bne.n	800130e <HAL_ADC_ConvCpltCallback+0x22>
		pot_flag = 1;
 80012fc:	4b07      	ldr	r3, [pc, #28]	; (800131c <HAL_ADC_ConvCpltCallback+0x30>)
 80012fe:	2201      	movs	r2, #1
 8001300:	601a      	str	r2, [r3, #0]
		pot_value = HAL_ADC_GetValue(hadc);
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f001 f9a4 	bl	8002650 <HAL_ADC_GetValue>
 8001308:	4603      	mov	r3, r0
 800130a:	4a05      	ldr	r2, [pc, #20]	; (8001320 <HAL_ADC_ConvCpltCallback+0x34>)
 800130c:	6013      	str	r3, [r2, #0]
	}
}
 800130e:	bf00      	nop
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	20000214 	.word	0x20000214
 800131c:	200001fc 	.word	0x200001fc
 8001320:	20000200 	.word	0x20000200

08001324 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	if (huart == &huart1) {
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	4a08      	ldr	r2, [pc, #32]	; (8001350 <HAL_UART_RxCpltCallback+0x2c>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d108      	bne.n	8001346 <HAL_UART_RxCpltCallback+0x22>
		uart_recv_flag = 1;
 8001334:	4b07      	ldr	r3, [pc, #28]	; (8001354 <HAL_UART_RxCpltCallback+0x30>)
 8001336:	2201      	movs	r2, #1
 8001338:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart1, uart_recv_buf, recv_buf_size);
 800133a:	2310      	movs	r3, #16
 800133c:	461a      	mov	r2, r3
 800133e:	4906      	ldr	r1, [pc, #24]	; (8001358 <HAL_UART_RxCpltCallback+0x34>)
 8001340:	4803      	ldr	r0, [pc, #12]	; (8001350 <HAL_UART_RxCpltCallback+0x2c>)
 8001342:	f004 fc2d 	bl	8005ba0 <HAL_UART_Receive_IT>
	}
}
 8001346:	bf00      	nop
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000334 	.word	0x20000334
 8001354:	20000204 	.word	0x20000204
 8001358:	20000324 	.word	0x20000324

0800135c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b08a      	sub	sp, #40	; 0x28
 8001360:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001362:	f000 fb7c 	bl	8001a5e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001366:	f000 f899 	bl	800149c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800136a:	f000 f8e9 	bl	8001540 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800136e:	f7ff ff5f 	bl	8001230 <MX_GPIO_Init>
  MX_DMA_Init();
 8001372:	f7ff ff3f 	bl	80011f4 <MX_DMA_Init>
  MX_ADC1_Init();
 8001376:	f7ff fd93 	bl	8000ea0 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 800137a:	f000 fa6d 	bl	8001858 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 800137e:	f7ff fe15 	bl	8000fac <MX_ADC2_Init>
  MX_USART1_UART_Init();
 8001382:	f000 fa39 	bl	80017f8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  uint16_t joystick[2];
  const uint16_t buf_size = 6;
 8001386:	2306      	movs	r3, #6
 8001388:	83fb      	strh	r3, [r7, #30]
  uint8_t bluetooth_buf[buf_size];
 800138a:	8bfb      	ldrh	r3, [r7, #30]
 800138c:	3b01      	subs	r3, #1
 800138e:	61bb      	str	r3, [r7, #24]
 8001390:	8bf8      	ldrh	r0, [r7, #30]
 8001392:	f04f 0100 	mov.w	r1, #0
 8001396:	f04f 0200 	mov.w	r2, #0
 800139a:	f04f 0300 	mov.w	r3, #0
 800139e:	00cb      	lsls	r3, r1, #3
 80013a0:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80013a4:	00c2      	lsls	r2, r0, #3
 80013a6:	8bf8      	ldrh	r0, [r7, #30]
 80013a8:	f04f 0100 	mov.w	r1, #0
 80013ac:	f04f 0200 	mov.w	r2, #0
 80013b0:	f04f 0300 	mov.w	r3, #0
 80013b4:	00cb      	lsls	r3, r1, #3
 80013b6:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80013ba:	00c2      	lsls	r2, r0, #3
 80013bc:	8bfb      	ldrh	r3, [r7, #30]
 80013be:	3307      	adds	r3, #7
 80013c0:	08db      	lsrs	r3, r3, #3
 80013c2:	00db      	lsls	r3, r3, #3
 80013c4:	ebad 0d03 	sub.w	sp, sp, r3
 80013c8:	ab02      	add	r3, sp, #8
 80013ca:	3300      	adds	r3, #0
 80013cc:	617b      	str	r3, [r7, #20]

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80013ce:	217f      	movs	r1, #127	; 0x7f
 80013d0:	4829      	ldr	r0, [pc, #164]	; (8001478 <main+0x11c>)
 80013d2:	f002 f93f 	bl	8003654 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)joystick, 2);
 80013d6:	f107 0310 	add.w	r3, r7, #16
 80013da:	2202      	movs	r2, #2
 80013dc:	4619      	mov	r1, r3
 80013de:	4826      	ldr	r0, [pc, #152]	; (8001478 <main+0x11c>)
 80013e0:	f001 f87a 	bl	80024d8 <HAL_ADC_Start_DMA>

  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 80013e4:	217f      	movs	r1, #127	; 0x7f
 80013e6:	4825      	ldr	r0, [pc, #148]	; (800147c <main+0x120>)
 80013e8:	f002 f934 	bl	8003654 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_IT(&hadc2);
 80013ec:	4823      	ldr	r0, [pc, #140]	; (800147c <main+0x120>)
 80013ee:	f000 ff41 	bl	8002274 <HAL_ADC_Start_IT>

  HAL_UART_Receive_IT(&huart1, uart_recv_buf, recv_buf_size);
 80013f2:	2310      	movs	r3, #16
 80013f4:	461a      	mov	r2, r3
 80013f6:	4922      	ldr	r1, [pc, #136]	; (8001480 <main+0x124>)
 80013f8:	4822      	ldr	r0, [pc, #136]	; (8001484 <main+0x128>)
 80013fa:	f004 fbd1 	bl	8005ba0 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (pot_flag == 1) {
 80013fe:	4b22      	ldr	r3, [pc, #136]	; (8001488 <main+0x12c>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	2b01      	cmp	r3, #1
 8001404:	d113      	bne.n	800142e <main+0xd2>
		  pot_flag = 0;
 8001406:	4b20      	ldr	r3, [pc, #128]	; (8001488 <main+0x12c>)
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]

		  memcpy(bluetooth_buf, (uint32_t*)&pot_value, sizeof(pot_value));
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	4a1f      	ldr	r2, [pc, #124]	; (800148c <main+0x130>)
 8001410:	6812      	ldr	r2, [r2, #0]
 8001412:	601a      	str	r2, [r3, #0]
		  memcpy(&bluetooth_buf[4], &joystick[0], sizeof(joystick[0]));
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	3304      	adds	r3, #4
 8001418:	8a3a      	ldrh	r2, [r7, #16]
 800141a:	801a      	strh	r2, [r3, #0]
		  HAL_UART_Transmit(&huart1, bluetooth_buf, buf_size, 50);
 800141c:	6979      	ldr	r1, [r7, #20]
 800141e:	8bfa      	ldrh	r2, [r7, #30]
 8001420:	2332      	movs	r3, #50	; 0x32
 8001422:	4818      	ldr	r0, [pc, #96]	; (8001484 <main+0x128>)
 8001424:	f004 fb28 	bl	8005a78 <HAL_UART_Transmit>

		  HAL_ADC_Start_IT(&hadc2);
 8001428:	4814      	ldr	r0, [pc, #80]	; (800147c <main+0x120>)
 800142a:	f000 ff23 	bl	8002274 <HAL_ADC_Start_IT>
	  }
	  if (uart_recv_flag == 1) {
 800142e:	4b18      	ldr	r3, [pc, #96]	; (8001490 <main+0x134>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2b01      	cmp	r3, #1
 8001434:	d11c      	bne.n	8001470 <main+0x114>
		  uart_recv_flag = 0;
 8001436:	4b16      	ldr	r3, [pc, #88]	; (8001490 <main+0x134>)
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800143c:	2120      	movs	r1, #32
 800143e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001442:	f002 ff93 	bl	800436c <HAL_GPIO_TogglePin>
		  acc_data[0] = *(double*)uart_recv_buf;
 8001446:	4b0e      	ldr	r3, [pc, #56]	; (8001480 <main+0x124>)
 8001448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800144c:	e9c7 2300 	strd	r2, r3, [r7]
		  acc_data[1] = *(double*)(&uart_recv_buf[8]);
 8001450:	4b10      	ldr	r3, [pc, #64]	; (8001494 <main+0x138>)
 8001452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001456:	e9c7 2302 	strd	r2, r3, [r7, #8]

		  printf("acceleration: %f, angular velocity: %f\r\n", acc_data[0], acc_data[1]);
 800145a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800145e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001462:	e9cd 2300 	strd	r2, r3, [sp]
 8001466:	4602      	mov	r2, r0
 8001468:	460b      	mov	r3, r1
 800146a:	480b      	ldr	r0, [pc, #44]	; (8001498 <main+0x13c>)
 800146c:	f006 fa9e 	bl	80079ac <iprintf>
	  }

	  HAL_Delay(50);
 8001470:	2032      	movs	r0, #50	; 0x32
 8001472:	f000 fb69 	bl	8001b48 <HAL_Delay>
	  if (pot_flag == 1) {
 8001476:	e7c2      	b.n	80013fe <main+0xa2>
 8001478:	20000278 	.word	0x20000278
 800147c:	20000214 	.word	0x20000214
 8001480:	20000324 	.word	0x20000324
 8001484:	20000334 	.word	0x20000334
 8001488:	200001fc 	.word	0x200001fc
 800148c:	20000200 	.word	0x20000200
 8001490:	20000204 	.word	0x20000204
 8001494:	2000032c 	.word	0x2000032c
 8001498:	08009ac8 	.word	0x08009ac8

0800149c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b096      	sub	sp, #88	; 0x58
 80014a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014a2:	f107 0314 	add.w	r3, r7, #20
 80014a6:	2244      	movs	r2, #68	; 0x44
 80014a8:	2100      	movs	r1, #0
 80014aa:	4618      	mov	r0, r3
 80014ac:	f005 fe0c 	bl	80070c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014b0:	463b      	mov	r3, r7
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	605a      	str	r2, [r3, #4]
 80014b8:	609a      	str	r2, [r3, #8]
 80014ba:	60da      	str	r2, [r3, #12]
 80014bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80014be:	f44f 7000 	mov.w	r0, #512	; 0x200
 80014c2:	f002 ff7b 	bl	80043bc <HAL_PWREx_ControlVoltageScaling>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80014cc:	f000 f863 	bl	8001596 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80014d0:	2310      	movs	r3, #16
 80014d2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80014d4:	2301      	movs	r3, #1
 80014d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80014d8:	2300      	movs	r3, #0
 80014da:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80014dc:	2360      	movs	r3, #96	; 0x60
 80014de:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014e0:	2302      	movs	r3, #2
 80014e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80014e4:	2301      	movs	r3, #1
 80014e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014e8:	2301      	movs	r3, #1
 80014ea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80014ec:	2328      	movs	r3, #40	; 0x28
 80014ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80014f0:	2307      	movs	r3, #7
 80014f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014f4:	2302      	movs	r3, #2
 80014f6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014f8:	2302      	movs	r3, #2
 80014fa:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014fc:	f107 0314 	add.w	r3, r7, #20
 8001500:	4618      	mov	r0, r3
 8001502:	f002 ffb1 	bl	8004468 <HAL_RCC_OscConfig>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800150c:	f000 f843 	bl	8001596 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001510:	230f      	movs	r3, #15
 8001512:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001514:	2303      	movs	r3, #3
 8001516:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001518:	2300      	movs	r3, #0
 800151a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800151c:	2300      	movs	r3, #0
 800151e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001520:	2300      	movs	r3, #0
 8001522:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001524:	463b      	mov	r3, r7
 8001526:	2104      	movs	r1, #4
 8001528:	4618      	mov	r0, r3
 800152a:	f003 fb77 	bl	8004c1c <HAL_RCC_ClockConfig>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001534:	f000 f82f 	bl	8001596 <Error_Handler>
  }
}
 8001538:	bf00      	nop
 800153a:	3758      	adds	r7, #88	; 0x58
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}

08001540 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b0a2      	sub	sp, #136	; 0x88
 8001544:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001546:	463b      	mov	r3, r7
 8001548:	2288      	movs	r2, #136	; 0x88
 800154a:	2100      	movs	r1, #0
 800154c:	4618      	mov	r0, r3
 800154e:	f005 fdbb 	bl	80070c8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001552:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001556:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001558:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800155c:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800155e:	2301      	movs	r3, #1
 8001560:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001562:	2301      	movs	r3, #1
 8001564:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001566:	2310      	movs	r3, #16
 8001568:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800156a:	2307      	movs	r3, #7
 800156c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800156e:	2302      	movs	r3, #2
 8001570:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001572:	2302      	movs	r3, #2
 8001574:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001576:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800157a:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800157c:	463b      	mov	r3, r7
 800157e:	4618      	mov	r0, r3
 8001580:	f003 fd70 	bl	8005064 <HAL_RCCEx_PeriphCLKConfig>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <PeriphCommonClock_Config+0x4e>
  {
    Error_Handler();
 800158a:	f000 f804 	bl	8001596 <Error_Handler>
  }
}
 800158e:	bf00      	nop
 8001590:	3788      	adds	r7, #136	; 0x88
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}

08001596 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001596:	b480      	push	{r7}
 8001598:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800159a:	b672      	cpsid	i
}
 800159c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800159e:	e7fe      	b.n	800159e <Error_Handler+0x8>

080015a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015a6:	4b0f      	ldr	r3, [pc, #60]	; (80015e4 <HAL_MspInit+0x44>)
 80015a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015aa:	4a0e      	ldr	r2, [pc, #56]	; (80015e4 <HAL_MspInit+0x44>)
 80015ac:	f043 0301 	orr.w	r3, r3, #1
 80015b0:	6613      	str	r3, [r2, #96]	; 0x60
 80015b2:	4b0c      	ldr	r3, [pc, #48]	; (80015e4 <HAL_MspInit+0x44>)
 80015b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015b6:	f003 0301 	and.w	r3, r3, #1
 80015ba:	607b      	str	r3, [r7, #4]
 80015bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015be:	4b09      	ldr	r3, [pc, #36]	; (80015e4 <HAL_MspInit+0x44>)
 80015c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015c2:	4a08      	ldr	r2, [pc, #32]	; (80015e4 <HAL_MspInit+0x44>)
 80015c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015c8:	6593      	str	r3, [r2, #88]	; 0x58
 80015ca:	4b06      	ldr	r3, [pc, #24]	; (80015e4 <HAL_MspInit+0x44>)
 80015cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015d2:	603b      	str	r3, [r7, #0]
 80015d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015d6:	bf00      	nop
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	40021000 	.word	0x40021000

080015e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015ec:	e7fe      	b.n	80015ec <NMI_Handler+0x4>

080015ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015ee:	b480      	push	{r7}
 80015f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015f2:	e7fe      	b.n	80015f2 <HardFault_Handler+0x4>

080015f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f8:	e7fe      	b.n	80015f8 <MemManage_Handler+0x4>

080015fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015fa:	b480      	push	{r7}
 80015fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015fe:	e7fe      	b.n	80015fe <BusFault_Handler+0x4>

08001600 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001604:	e7fe      	b.n	8001604 <UsageFault_Handler+0x4>

08001606 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001606:	b480      	push	{r7}
 8001608:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800160a:	bf00      	nop
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr

08001622 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001622:	b480      	push	{r7}
 8001624:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001626:	bf00      	nop
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001634:	f000 fa68 	bl	8001b08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001638:	bf00      	nop
 800163a:	bd80      	pop	{r7, pc}

0800163c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001640:	4802      	ldr	r0, [pc, #8]	; (800164c <DMA1_Channel1_IRQHandler+0x10>)
 8001642:	f002 fbf2 	bl	8003e2a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	200002dc 	.word	0x200002dc

08001650 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001654:	4803      	ldr	r0, [pc, #12]	; (8001664 <ADC1_2_IRQHandler+0x14>)
 8001656:	f001 f809 	bl	800266c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800165a:	4803      	ldr	r0, [pc, #12]	; (8001668 <ADC1_2_IRQHandler+0x18>)
 800165c:	f001 f806 	bl	800266c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000278 	.word	0x20000278
 8001668:	20000214 	.word	0x20000214

0800166c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001670:	4802      	ldr	r0, [pc, #8]	; (800167c <USART1_IRQHandler+0x10>)
 8001672:	f004 faeb 	bl	8005c4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	20000334 	.word	0x20000334

08001680 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
	return 1;
 8001684:	2301      	movs	r3, #1
}
 8001686:	4618      	mov	r0, r3
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr

08001690 <_kill>:

int _kill(int pid, int sig)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800169a:	f005 fceb 	bl	8007074 <__errno>
 800169e:	4603      	mov	r3, r0
 80016a0:	2216      	movs	r2, #22
 80016a2:	601a      	str	r2, [r3, #0]
	return -1;
 80016a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <_exit>:

void _exit (int status)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80016b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f7ff ffe7 	bl	8001690 <_kill>
	while (1) {}		/* Make sure we hang here */
 80016c2:	e7fe      	b.n	80016c2 <_exit+0x12>

080016c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b086      	sub	sp, #24
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	60f8      	str	r0, [r7, #12]
 80016cc:	60b9      	str	r1, [r7, #8]
 80016ce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016d0:	2300      	movs	r3, #0
 80016d2:	617b      	str	r3, [r7, #20]
 80016d4:	e00a      	b.n	80016ec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80016d6:	f3af 8000 	nop.w
 80016da:	4601      	mov	r1, r0
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	1c5a      	adds	r2, r3, #1
 80016e0:	60ba      	str	r2, [r7, #8]
 80016e2:	b2ca      	uxtb	r2, r1
 80016e4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	3301      	adds	r3, #1
 80016ea:	617b      	str	r3, [r7, #20]
 80016ec:	697a      	ldr	r2, [r7, #20]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	dbf0      	blt.n	80016d6 <_read+0x12>
	}

return len;
 80016f4:	687b      	ldr	r3, [r7, #4]
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3718      	adds	r7, #24
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <_close>:
	}
	return len;
}

int _close(int file)
{
 80016fe:	b480      	push	{r7}
 8001700:	b083      	sub	sp, #12
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
	return -1;
 8001706:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800170a:	4618      	mov	r0, r3
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr

08001716 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001716:	b480      	push	{r7}
 8001718:	b083      	sub	sp, #12
 800171a:	af00      	add	r7, sp, #0
 800171c:	6078      	str	r0, [r7, #4]
 800171e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001726:	605a      	str	r2, [r3, #4]
	return 0;
 8001728:	2300      	movs	r3, #0
}
 800172a:	4618      	mov	r0, r3
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <_isatty>:

int _isatty(int file)
{
 8001736:	b480      	push	{r7}
 8001738:	b083      	sub	sp, #12
 800173a:	af00      	add	r7, sp, #0
 800173c:	6078      	str	r0, [r7, #4]
	return 1;
 800173e:	2301      	movs	r3, #1
}
 8001740:	4618      	mov	r0, r3
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800174c:	b480      	push	{r7}
 800174e:	b085      	sub	sp, #20
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	60b9      	str	r1, [r7, #8]
 8001756:	607a      	str	r2, [r7, #4]
	return 0;
 8001758:	2300      	movs	r3, #0
}
 800175a:	4618      	mov	r0, r3
 800175c:	3714      	adds	r7, #20
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
	...

08001768 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001770:	4a14      	ldr	r2, [pc, #80]	; (80017c4 <_sbrk+0x5c>)
 8001772:	4b15      	ldr	r3, [pc, #84]	; (80017c8 <_sbrk+0x60>)
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800177c:	4b13      	ldr	r3, [pc, #76]	; (80017cc <_sbrk+0x64>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d102      	bne.n	800178a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001784:	4b11      	ldr	r3, [pc, #68]	; (80017cc <_sbrk+0x64>)
 8001786:	4a12      	ldr	r2, [pc, #72]	; (80017d0 <_sbrk+0x68>)
 8001788:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800178a:	4b10      	ldr	r3, [pc, #64]	; (80017cc <_sbrk+0x64>)
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4413      	add	r3, r2
 8001792:	693a      	ldr	r2, [r7, #16]
 8001794:	429a      	cmp	r2, r3
 8001796:	d207      	bcs.n	80017a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001798:	f005 fc6c 	bl	8007074 <__errno>
 800179c:	4603      	mov	r3, r0
 800179e:	220c      	movs	r2, #12
 80017a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80017a6:	e009      	b.n	80017bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017a8:	4b08      	ldr	r3, [pc, #32]	; (80017cc <_sbrk+0x64>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ae:	4b07      	ldr	r3, [pc, #28]	; (80017cc <_sbrk+0x64>)
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4413      	add	r3, r2
 80017b6:	4a05      	ldr	r2, [pc, #20]	; (80017cc <_sbrk+0x64>)
 80017b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017ba:	68fb      	ldr	r3, [r7, #12]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3718      	adds	r7, #24
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	20018000 	.word	0x20018000
 80017c8:	00000400 	.word	0x00000400
 80017cc:	20000208 	.word	0x20000208
 80017d0:	20000450 	.word	0x20000450

080017d4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80017d8:	4b06      	ldr	r3, [pc, #24]	; (80017f4 <SystemInit+0x20>)
 80017da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017de:	4a05      	ldr	r2, [pc, #20]	; (80017f4 <SystemInit+0x20>)
 80017e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80017e8:	bf00      	nop
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	e000ed00 	.word	0xe000ed00

080017f8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017fc:	4b14      	ldr	r3, [pc, #80]	; (8001850 <MX_USART1_UART_Init+0x58>)
 80017fe:	4a15      	ldr	r2, [pc, #84]	; (8001854 <MX_USART1_UART_Init+0x5c>)
 8001800:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001802:	4b13      	ldr	r3, [pc, #76]	; (8001850 <MX_USART1_UART_Init+0x58>)
 8001804:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001808:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800180a:	4b11      	ldr	r3, [pc, #68]	; (8001850 <MX_USART1_UART_Init+0x58>)
 800180c:	2200      	movs	r2, #0
 800180e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001810:	4b0f      	ldr	r3, [pc, #60]	; (8001850 <MX_USART1_UART_Init+0x58>)
 8001812:	2200      	movs	r2, #0
 8001814:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001816:	4b0e      	ldr	r3, [pc, #56]	; (8001850 <MX_USART1_UART_Init+0x58>)
 8001818:	2200      	movs	r2, #0
 800181a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800181c:	4b0c      	ldr	r3, [pc, #48]	; (8001850 <MX_USART1_UART_Init+0x58>)
 800181e:	220c      	movs	r2, #12
 8001820:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001822:	4b0b      	ldr	r3, [pc, #44]	; (8001850 <MX_USART1_UART_Init+0x58>)
 8001824:	2200      	movs	r2, #0
 8001826:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001828:	4b09      	ldr	r3, [pc, #36]	; (8001850 <MX_USART1_UART_Init+0x58>)
 800182a:	2200      	movs	r2, #0
 800182c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800182e:	4b08      	ldr	r3, [pc, #32]	; (8001850 <MX_USART1_UART_Init+0x58>)
 8001830:	2200      	movs	r2, #0
 8001832:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001834:	4b06      	ldr	r3, [pc, #24]	; (8001850 <MX_USART1_UART_Init+0x58>)
 8001836:	2200      	movs	r2, #0
 8001838:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800183a:	4805      	ldr	r0, [pc, #20]	; (8001850 <MX_USART1_UART_Init+0x58>)
 800183c:	f004 f8ce 	bl	80059dc <HAL_UART_Init>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001846:	f7ff fea6 	bl	8001596 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	20000334 	.word	0x20000334
 8001854:	40013800 	.word	0x40013800

08001858 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800185c:	4b14      	ldr	r3, [pc, #80]	; (80018b0 <MX_USART2_UART_Init+0x58>)
 800185e:	4a15      	ldr	r2, [pc, #84]	; (80018b4 <MX_USART2_UART_Init+0x5c>)
 8001860:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001862:	4b13      	ldr	r3, [pc, #76]	; (80018b0 <MX_USART2_UART_Init+0x58>)
 8001864:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001868:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800186a:	4b11      	ldr	r3, [pc, #68]	; (80018b0 <MX_USART2_UART_Init+0x58>)
 800186c:	2200      	movs	r2, #0
 800186e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001870:	4b0f      	ldr	r3, [pc, #60]	; (80018b0 <MX_USART2_UART_Init+0x58>)
 8001872:	2200      	movs	r2, #0
 8001874:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001876:	4b0e      	ldr	r3, [pc, #56]	; (80018b0 <MX_USART2_UART_Init+0x58>)
 8001878:	2200      	movs	r2, #0
 800187a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800187c:	4b0c      	ldr	r3, [pc, #48]	; (80018b0 <MX_USART2_UART_Init+0x58>)
 800187e:	220c      	movs	r2, #12
 8001880:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001882:	4b0b      	ldr	r3, [pc, #44]	; (80018b0 <MX_USART2_UART_Init+0x58>)
 8001884:	2200      	movs	r2, #0
 8001886:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001888:	4b09      	ldr	r3, [pc, #36]	; (80018b0 <MX_USART2_UART_Init+0x58>)
 800188a:	2200      	movs	r2, #0
 800188c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800188e:	4b08      	ldr	r3, [pc, #32]	; (80018b0 <MX_USART2_UART_Init+0x58>)
 8001890:	2200      	movs	r2, #0
 8001892:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001894:	4b06      	ldr	r3, [pc, #24]	; (80018b0 <MX_USART2_UART_Init+0x58>)
 8001896:	2200      	movs	r2, #0
 8001898:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800189a:	4805      	ldr	r0, [pc, #20]	; (80018b0 <MX_USART2_UART_Init+0x58>)
 800189c:	f004 f89e 	bl	80059dc <HAL_UART_Init>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80018a6:	f7ff fe76 	bl	8001596 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	200003b8 	.word	0x200003b8
 80018b4:	40004400 	.word	0x40004400

080018b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b0ae      	sub	sp, #184	; 0xb8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018d0:	f107 031c 	add.w	r3, r7, #28
 80018d4:	2288      	movs	r2, #136	; 0x88
 80018d6:	2100      	movs	r1, #0
 80018d8:	4618      	mov	r0, r3
 80018da:	f005 fbf5 	bl	80070c8 <memset>
  if(uartHandle->Instance==USART1)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a47      	ldr	r2, [pc, #284]	; (8001a00 <HAL_UART_MspInit+0x148>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d145      	bne.n	8001974 <HAL_UART_MspInit+0xbc>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80018e8:	2301      	movs	r3, #1
 80018ea:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80018ec:	2300      	movs	r3, #0
 80018ee:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018f0:	f107 031c 	add.w	r3, r7, #28
 80018f4:	4618      	mov	r0, r3
 80018f6:	f003 fbb5 	bl	8005064 <HAL_RCCEx_PeriphCLKConfig>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001900:	f7ff fe49 	bl	8001596 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001904:	4b3f      	ldr	r3, [pc, #252]	; (8001a04 <HAL_UART_MspInit+0x14c>)
 8001906:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001908:	4a3e      	ldr	r2, [pc, #248]	; (8001a04 <HAL_UART_MspInit+0x14c>)
 800190a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800190e:	6613      	str	r3, [r2, #96]	; 0x60
 8001910:	4b3c      	ldr	r3, [pc, #240]	; (8001a04 <HAL_UART_MspInit+0x14c>)
 8001912:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001914:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001918:	61bb      	str	r3, [r7, #24]
 800191a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191c:	4b39      	ldr	r3, [pc, #228]	; (8001a04 <HAL_UART_MspInit+0x14c>)
 800191e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001920:	4a38      	ldr	r2, [pc, #224]	; (8001a04 <HAL_UART_MspInit+0x14c>)
 8001922:	f043 0301 	orr.w	r3, r3, #1
 8001926:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001928:	4b36      	ldr	r3, [pc, #216]	; (8001a04 <HAL_UART_MspInit+0x14c>)
 800192a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800192c:	f003 0301 	and.w	r3, r3, #1
 8001930:	617b      	str	r3, [r7, #20]
 8001932:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001934:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001938:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193c:	2302      	movs	r3, #2
 800193e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	2300      	movs	r3, #0
 8001944:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001948:	2303      	movs	r3, #3
 800194a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800194e:	2307      	movs	r3, #7
 8001950:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001954:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001958:	4619      	mov	r1, r3
 800195a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800195e:	f002 fb43 	bl	8003fe8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001962:	2200      	movs	r2, #0
 8001964:	2100      	movs	r1, #0
 8001966:	2025      	movs	r0, #37	; 0x25
 8001968:	f002 f891 	bl	8003a8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800196c:	2025      	movs	r0, #37	; 0x25
 800196e:	f002 f8aa 	bl	8003ac6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001972:	e040      	b.n	80019f6 <HAL_UART_MspInit+0x13e>
  else if(uartHandle->Instance==USART2)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a23      	ldr	r2, [pc, #140]	; (8001a08 <HAL_UART_MspInit+0x150>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d13b      	bne.n	80019f6 <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800197e:	2302      	movs	r3, #2
 8001980:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001982:	2300      	movs	r3, #0
 8001984:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001986:	f107 031c 	add.w	r3, r7, #28
 800198a:	4618      	mov	r0, r3
 800198c:	f003 fb6a 	bl	8005064 <HAL_RCCEx_PeriphCLKConfig>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <HAL_UART_MspInit+0xe2>
      Error_Handler();
 8001996:	f7ff fdfe 	bl	8001596 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800199a:	4b1a      	ldr	r3, [pc, #104]	; (8001a04 <HAL_UART_MspInit+0x14c>)
 800199c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800199e:	4a19      	ldr	r2, [pc, #100]	; (8001a04 <HAL_UART_MspInit+0x14c>)
 80019a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019a4:	6593      	str	r3, [r2, #88]	; 0x58
 80019a6:	4b17      	ldr	r3, [pc, #92]	; (8001a04 <HAL_UART_MspInit+0x14c>)
 80019a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ae:	613b      	str	r3, [r7, #16]
 80019b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b2:	4b14      	ldr	r3, [pc, #80]	; (8001a04 <HAL_UART_MspInit+0x14c>)
 80019b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019b6:	4a13      	ldr	r2, [pc, #76]	; (8001a04 <HAL_UART_MspInit+0x14c>)
 80019b8:	f043 0301 	orr.w	r3, r3, #1
 80019bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019be:	4b11      	ldr	r3, [pc, #68]	; (8001a04 <HAL_UART_MspInit+0x14c>)
 80019c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019c2:	f003 0301 	and.w	r3, r3, #1
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80019ca:	230c      	movs	r3, #12
 80019cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d0:	2302      	movs	r3, #2
 80019d2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d6:	2300      	movs	r3, #0
 80019d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019dc:	2303      	movs	r3, #3
 80019de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019e2:	2307      	movs	r3, #7
 80019e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80019ec:	4619      	mov	r1, r3
 80019ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019f2:	f002 faf9 	bl	8003fe8 <HAL_GPIO_Init>
}
 80019f6:	bf00      	nop
 80019f8:	37b8      	adds	r7, #184	; 0xb8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	40013800 	.word	0x40013800
 8001a04:	40021000 	.word	0x40021000
 8001a08:	40004400 	.word	0x40004400

08001a0c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a44 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a10:	f7ff fee0 	bl	80017d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a14:	480c      	ldr	r0, [pc, #48]	; (8001a48 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a16:	490d      	ldr	r1, [pc, #52]	; (8001a4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a18:	4a0d      	ldr	r2, [pc, #52]	; (8001a50 <LoopForever+0xe>)
  movs r3, #0
 8001a1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a1c:	e002      	b.n	8001a24 <LoopCopyDataInit>

08001a1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a22:	3304      	adds	r3, #4

08001a24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a28:	d3f9      	bcc.n	8001a1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a2a:	4a0a      	ldr	r2, [pc, #40]	; (8001a54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a2c:	4c0a      	ldr	r4, [pc, #40]	; (8001a58 <LoopForever+0x16>)
  movs r3, #0
 8001a2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a30:	e001      	b.n	8001a36 <LoopFillZerobss>

08001a32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a34:	3204      	adds	r2, #4

08001a36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a38:	d3fb      	bcc.n	8001a32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a3a:	f005 fb21 	bl	8007080 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a3e:	f7ff fc8d 	bl	800135c <main>

08001a42 <LoopForever>:

LoopForever:
    b LoopForever
 8001a42:	e7fe      	b.n	8001a42 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001a44:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001a48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a4c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001a50:	08009f2c 	.word	0x08009f2c
  ldr r2, =_sbss
 8001a54:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001a58:	20000450 	.word	0x20000450

08001a5c <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a5c:	e7fe      	b.n	8001a5c <ADC3_IRQHandler>

08001a5e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a64:	2300      	movs	r3, #0
 8001a66:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a68:	2003      	movs	r0, #3
 8001a6a:	f002 f805 	bl	8003a78 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a6e:	200f      	movs	r0, #15
 8001a70:	f000 f80e 	bl	8001a90 <HAL_InitTick>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d002      	beq.n	8001a80 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	71fb      	strb	r3, [r7, #7]
 8001a7e:	e001      	b.n	8001a84 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a80:	f7ff fd8e 	bl	80015a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a84:	79fb      	ldrb	r3, [r7, #7]
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
	...

08001a90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001a9c:	4b17      	ldr	r3, [pc, #92]	; (8001afc <HAL_InitTick+0x6c>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d023      	beq.n	8001aec <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001aa4:	4b16      	ldr	r3, [pc, #88]	; (8001b00 <HAL_InitTick+0x70>)
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	4b14      	ldr	r3, [pc, #80]	; (8001afc <HAL_InitTick+0x6c>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	4619      	mov	r1, r3
 8001aae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ab2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aba:	4618      	mov	r0, r3
 8001abc:	f002 f811 	bl	8003ae2 <HAL_SYSTICK_Config>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d10f      	bne.n	8001ae6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2b0f      	cmp	r3, #15
 8001aca:	d809      	bhi.n	8001ae0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001acc:	2200      	movs	r2, #0
 8001ace:	6879      	ldr	r1, [r7, #4]
 8001ad0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ad4:	f001 ffdb 	bl	8003a8e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ad8:	4a0a      	ldr	r2, [pc, #40]	; (8001b04 <HAL_InitTick+0x74>)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6013      	str	r3, [r2, #0]
 8001ade:	e007      	b.n	8001af0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	73fb      	strb	r3, [r7, #15]
 8001ae4:	e004      	b.n	8001af0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	73fb      	strb	r3, [r7, #15]
 8001aea:	e001      	b.n	8001af0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3710      	adds	r7, #16
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20000008 	.word	0x20000008
 8001b00:	20000000 	.word	0x20000000
 8001b04:	20000004 	.word	0x20000004

08001b08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b0c:	4b06      	ldr	r3, [pc, #24]	; (8001b28 <HAL_IncTick+0x20>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	461a      	mov	r2, r3
 8001b12:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <HAL_IncTick+0x24>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4413      	add	r3, r2
 8001b18:	4a04      	ldr	r2, [pc, #16]	; (8001b2c <HAL_IncTick+0x24>)
 8001b1a:	6013      	str	r3, [r2, #0]
}
 8001b1c:	bf00      	nop
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	20000008 	.word	0x20000008
 8001b2c:	2000043c 	.word	0x2000043c

08001b30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  return uwTick;
 8001b34:	4b03      	ldr	r3, [pc, #12]	; (8001b44 <HAL_GetTick+0x14>)
 8001b36:	681b      	ldr	r3, [r3, #0]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	2000043c 	.word	0x2000043c

08001b48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b50:	f7ff ffee 	bl	8001b30 <HAL_GetTick>
 8001b54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001b60:	d005      	beq.n	8001b6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001b62:	4b0a      	ldr	r3, [pc, #40]	; (8001b8c <HAL_Delay+0x44>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	461a      	mov	r2, r3
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b6e:	bf00      	nop
 8001b70:	f7ff ffde 	bl	8001b30 <HAL_GetTick>
 8001b74:	4602      	mov	r2, r0
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	68fa      	ldr	r2, [r7, #12]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d8f7      	bhi.n	8001b70 <HAL_Delay+0x28>
  {
  }
}
 8001b80:	bf00      	nop
 8001b82:	bf00      	nop
 8001b84:	3710      	adds	r7, #16
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	20000008 	.word	0x20000008

08001b90 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	431a      	orrs	r2, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	609a      	str	r2, [r3, #8]
}
 8001baa:	bf00      	nop
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr

08001bb6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	b083      	sub	sp, #12
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
 8001bbe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	431a      	orrs	r2, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	609a      	str	r2, [r3, #8]
}
 8001bd0:	bf00      	nop
 8001bd2:	370c      	adds	r7, #12
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b087      	sub	sp, #28
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	60f8      	str	r0, [r7, #12]
 8001c00:	60b9      	str	r1, [r7, #8]
 8001c02:	607a      	str	r2, [r7, #4]
 8001c04:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	3360      	adds	r3, #96	; 0x60
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	4413      	add	r3, r2
 8001c12:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	4b08      	ldr	r3, [pc, #32]	; (8001c3c <LL_ADC_SetOffset+0x44>)
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001c22:	683a      	ldr	r2, [r7, #0]
 8001c24:	430a      	orrs	r2, r1
 8001c26:	4313      	orrs	r3, r2
 8001c28:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001c30:	bf00      	nop
 8001c32:	371c      	adds	r7, #28
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr
 8001c3c:	03fff000 	.word	0x03fff000

08001c40 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	3360      	adds	r3, #96	; 0x60
 8001c4e:	461a      	mov	r2, r3
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	4413      	add	r3, r2
 8001c56:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3714      	adds	r7, #20
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b087      	sub	sp, #28
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	60f8      	str	r0, [r7, #12]
 8001c74:	60b9      	str	r1, [r7, #8]
 8001c76:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	3360      	adds	r3, #96	; 0x60
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	4413      	add	r3, r2
 8001c84:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	431a      	orrs	r2, r3
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001c96:	bf00      	nop
 8001c98:	371c      	adds	r7, #28
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr

08001ca2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b083      	sub	sp, #12
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d101      	bne.n	8001cba <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e000      	b.n	8001cbc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001cba:	2300      	movs	r3, #0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b087      	sub	sp, #28
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	60b9      	str	r1, [r7, #8]
 8001cd2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	3330      	adds	r3, #48	; 0x30
 8001cd8:	461a      	mov	r2, r3
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	0a1b      	lsrs	r3, r3, #8
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	f003 030c 	and.w	r3, r3, #12
 8001ce4:	4413      	add	r3, r2
 8001ce6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	f003 031f 	and.w	r3, r3, #31
 8001cf2:	211f      	movs	r1, #31
 8001cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf8:	43db      	mvns	r3, r3
 8001cfa:	401a      	ands	r2, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	0e9b      	lsrs	r3, r3, #26
 8001d00:	f003 011f 	and.w	r1, r3, #31
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	f003 031f 	and.w	r3, r3, #31
 8001d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d0e:	431a      	orrs	r2, r3
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001d14:	bf00      	nop
 8001d16:	371c      	adds	r7, #28
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr

08001d20 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d2c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d101      	bne.n	8001d38 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001d34:	2301      	movs	r3, #1
 8001d36:	e000      	b.n	8001d3a <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr

08001d46 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001d46:	b480      	push	{r7}
 8001d48:	b087      	sub	sp, #28
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	60f8      	str	r0, [r7, #12]
 8001d4e:	60b9      	str	r1, [r7, #8]
 8001d50:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	3314      	adds	r3, #20
 8001d56:	461a      	mov	r2, r3
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	0e5b      	lsrs	r3, r3, #25
 8001d5c:	009b      	lsls	r3, r3, #2
 8001d5e:	f003 0304 	and.w	r3, r3, #4
 8001d62:	4413      	add	r3, r2
 8001d64:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	0d1b      	lsrs	r3, r3, #20
 8001d6e:	f003 031f 	and.w	r3, r3, #31
 8001d72:	2107      	movs	r1, #7
 8001d74:	fa01 f303 	lsl.w	r3, r1, r3
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	401a      	ands	r2, r3
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	0d1b      	lsrs	r3, r3, #20
 8001d80:	f003 031f 	and.w	r3, r3, #31
 8001d84:	6879      	ldr	r1, [r7, #4]
 8001d86:	fa01 f303 	lsl.w	r3, r1, r3
 8001d8a:	431a      	orrs	r2, r3
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001d90:	bf00      	nop
 8001d92:	371c      	adds	r7, #28
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b085      	sub	sp, #20
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001db4:	43db      	mvns	r3, r3
 8001db6:	401a      	ands	r2, r3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f003 0318 	and.w	r3, r3, #24
 8001dbe:	4908      	ldr	r1, [pc, #32]	; (8001de0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001dc0:	40d9      	lsrs	r1, r3
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	400b      	ands	r3, r1
 8001dc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dca:	431a      	orrs	r2, r3
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001dd2:	bf00      	nop
 8001dd4:	3714      	adds	r7, #20
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	0007ffff 	.word	0x0007ffff

08001de4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	f003 031f 	and.w	r3, r3, #31
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001e2c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	6093      	str	r3, [r2, #8]
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001e50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e54:	d101      	bne.n	8001e5a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001e56:	2301      	movs	r3, #1
 8001e58:	e000      	b.n	8001e5c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001e5a:	2300      	movs	r3, #0
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	370c      	adds	r7, #12
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001e78:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001e7c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001ea4:	d101      	bne.n	8001eaa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e000      	b.n	8001eac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001eaa:	2300      	movs	r3, #0
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001ec8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ecc:	f043 0201 	orr.w	r2, r3, #1
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001ed4:	bf00      	nop
 8001ed6:	370c      	adds	r7, #12
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr

08001ee0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001ef0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ef4:	f043 0202 	orr.w	r2, r3, #2
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001efc:	bf00      	nop
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	f003 0301 	and.w	r3, r3, #1
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	d101      	bne.n	8001f20 <LL_ADC_IsEnabled+0x18>
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e000      	b.n	8001f22 <LL_ADC_IsEnabled+0x1a>
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	370c      	adds	r7, #12
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr

08001f2e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001f2e:	b480      	push	{r7}
 8001f30:	b083      	sub	sp, #12
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d101      	bne.n	8001f46 <LL_ADC_IsDisableOngoing+0x18>
 8001f42:	2301      	movs	r3, #1
 8001f44:	e000      	b.n	8001f48 <LL_ADC_IsDisableOngoing+0x1a>
 8001f46:	2300      	movs	r3, #0
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001f64:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f68:	f043 0204 	orr.w	r2, r3, #4
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001f70:	bf00      	nop
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	f003 0304 	and.w	r3, r3, #4
 8001f8c:	2b04      	cmp	r3, #4
 8001f8e:	d101      	bne.n	8001f94 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001f90:	2301      	movs	r3, #1
 8001f92:	e000      	b.n	8001f96 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f003 0308 	and.w	r3, r3, #8
 8001fb2:	2b08      	cmp	r3, #8
 8001fb4:	d101      	bne.n	8001fba <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e000      	b.n	8001fbc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001fba:	2300      	movs	r3, #0
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001fc8:	b590      	push	{r4, r7, lr}
 8001fca:	b089      	sub	sp, #36	; 0x24
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d101      	bne.n	8001fe2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e136      	b.n	8002250 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	691b      	ldr	r3, [r3, #16]
 8001fe6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d109      	bne.n	8002004 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f7ff f83f 	bl	8001074 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2200      	movs	r2, #0
 8002000:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff ff19 	bl	8001e40 <LL_ADC_IsDeepPowerDownEnabled>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d004      	beq.n	800201e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff feff 	bl	8001e1c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff ff34 	bl	8001e90 <LL_ADC_IsInternalRegulatorEnabled>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d115      	bne.n	800205a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4618      	mov	r0, r3
 8002034:	f7ff ff18 	bl	8001e68 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002038:	4b87      	ldr	r3, [pc, #540]	; (8002258 <HAL_ADC_Init+0x290>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	099b      	lsrs	r3, r3, #6
 800203e:	4a87      	ldr	r2, [pc, #540]	; (800225c <HAL_ADC_Init+0x294>)
 8002040:	fba2 2303 	umull	r2, r3, r2, r3
 8002044:	099b      	lsrs	r3, r3, #6
 8002046:	3301      	adds	r3, #1
 8002048:	005b      	lsls	r3, r3, #1
 800204a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800204c:	e002      	b.n	8002054 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	3b01      	subs	r3, #1
 8002052:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d1f9      	bne.n	800204e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4618      	mov	r0, r3
 8002060:	f7ff ff16 	bl	8001e90 <LL_ADC_IsInternalRegulatorEnabled>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d10d      	bne.n	8002086 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800206e:	f043 0210 	orr.w	r2, r3, #16
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800207a:	f043 0201 	orr.w	r2, r3, #1
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4618      	mov	r0, r3
 800208c:	f7ff ff76 	bl	8001f7c <LL_ADC_REG_IsConversionOngoing>
 8002090:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002096:	f003 0310 	and.w	r3, r3, #16
 800209a:	2b00      	cmp	r3, #0
 800209c:	f040 80cf 	bne.w	800223e <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	f040 80cb 	bne.w	800223e <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ac:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80020b0:	f043 0202 	orr.w	r2, r3, #2
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4618      	mov	r0, r3
 80020be:	f7ff ff23 	bl	8001f08 <LL_ADC_IsEnabled>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d115      	bne.n	80020f4 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80020c8:	4865      	ldr	r0, [pc, #404]	; (8002260 <HAL_ADC_Init+0x298>)
 80020ca:	f7ff ff1d 	bl	8001f08 <LL_ADC_IsEnabled>
 80020ce:	4604      	mov	r4, r0
 80020d0:	4864      	ldr	r0, [pc, #400]	; (8002264 <HAL_ADC_Init+0x29c>)
 80020d2:	f7ff ff19 	bl	8001f08 <LL_ADC_IsEnabled>
 80020d6:	4603      	mov	r3, r0
 80020d8:	431c      	orrs	r4, r3
 80020da:	4863      	ldr	r0, [pc, #396]	; (8002268 <HAL_ADC_Init+0x2a0>)
 80020dc:	f7ff ff14 	bl	8001f08 <LL_ADC_IsEnabled>
 80020e0:	4603      	mov	r3, r0
 80020e2:	4323      	orrs	r3, r4
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d105      	bne.n	80020f4 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	4619      	mov	r1, r3
 80020ee:	485f      	ldr	r0, [pc, #380]	; (800226c <HAL_ADC_Init+0x2a4>)
 80020f0:	f7ff fd4e 	bl	8001b90 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	7e5b      	ldrb	r3, [r3, #25]
 80020f8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80020fe:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002104:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800210a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002112:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002114:	4313      	orrs	r3, r2
 8002116:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800211e:	2b01      	cmp	r3, #1
 8002120:	d106      	bne.n	8002130 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002126:	3b01      	subs	r3, #1
 8002128:	045b      	lsls	r3, r3, #17
 800212a:	69ba      	ldr	r2, [r7, #24]
 800212c:	4313      	orrs	r3, r2
 800212e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002134:	2b00      	cmp	r3, #0
 8002136:	d009      	beq.n	800214c <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800213c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002144:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002146:	69ba      	ldr	r2, [r7, #24]
 8002148:	4313      	orrs	r3, r2
 800214a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68da      	ldr	r2, [r3, #12]
 8002152:	4b47      	ldr	r3, [pc, #284]	; (8002270 <HAL_ADC_Init+0x2a8>)
 8002154:	4013      	ands	r3, r2
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	6812      	ldr	r2, [r2, #0]
 800215a:	69b9      	ldr	r1, [r7, #24]
 800215c:	430b      	orrs	r3, r1
 800215e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff ff09 	bl	8001f7c <LL_ADC_REG_IsConversionOngoing>
 800216a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff ff16 	bl	8001fa2 <LL_ADC_INJ_IsConversionOngoing>
 8002176:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d13d      	bne.n	80021fa <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d13a      	bne.n	80021fa <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002188:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002190:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002192:	4313      	orrs	r3, r2
 8002194:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80021a0:	f023 0302 	bic.w	r3, r3, #2
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	6812      	ldr	r2, [r2, #0]
 80021a8:	69b9      	ldr	r1, [r7, #24]
 80021aa:	430b      	orrs	r3, r1
 80021ac:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d118      	bne.n	80021ea <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	691b      	ldr	r3, [r3, #16]
 80021be:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80021c2:	f023 0304 	bic.w	r3, r3, #4
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80021ce:	4311      	orrs	r1, r2
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80021d4:	4311      	orrs	r1, r2
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80021da:	430a      	orrs	r2, r1
 80021dc:	431a      	orrs	r2, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f042 0201 	orr.w	r2, r2, #1
 80021e6:	611a      	str	r2, [r3, #16]
 80021e8:	e007      	b.n	80021fa <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	691a      	ldr	r2, [r3, #16]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f022 0201 	bic.w	r2, r2, #1
 80021f8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	691b      	ldr	r3, [r3, #16]
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d10c      	bne.n	800221c <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002208:	f023 010f 	bic.w	r1, r3, #15
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	69db      	ldr	r3, [r3, #28]
 8002210:	1e5a      	subs	r2, r3, #1
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	430a      	orrs	r2, r1
 8002218:	631a      	str	r2, [r3, #48]	; 0x30
 800221a:	e007      	b.n	800222c <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f022 020f 	bic.w	r2, r2, #15
 800222a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002230:	f023 0303 	bic.w	r3, r3, #3
 8002234:	f043 0201 	orr.w	r2, r3, #1
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	655a      	str	r2, [r3, #84]	; 0x54
 800223c:	e007      	b.n	800224e <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002242:	f043 0210 	orr.w	r2, r3, #16
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800224e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002250:	4618      	mov	r0, r3
 8002252:	3724      	adds	r7, #36	; 0x24
 8002254:	46bd      	mov	sp, r7
 8002256:	bd90      	pop	{r4, r7, pc}
 8002258:	20000000 	.word	0x20000000
 800225c:	053e2d63 	.word	0x053e2d63
 8002260:	50040000 	.word	0x50040000
 8002264:	50040100 	.word	0x50040100
 8002268:	50040200 	.word	0x50040200
 800226c:	50040300 	.word	0x50040300
 8002270:	fff0c007 	.word	0xfff0c007

08002274 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b086      	sub	sp, #24
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800227c:	4893      	ldr	r0, [pc, #588]	; (80024cc <HAL_ADC_Start_IT+0x258>)
 800227e:	f7ff fdb1 	bl	8001de4 <LL_ADC_GetMultimode>
 8002282:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4618      	mov	r0, r3
 800228a:	f7ff fe77 	bl	8001f7c <LL_ADC_REG_IsConversionOngoing>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	f040 8111 	bne.w	80024b8 <HAL_ADC_Start_IT+0x244>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800229c:	2b01      	cmp	r3, #1
 800229e:	d101      	bne.n	80022a4 <HAL_ADC_Start_IT+0x30>
 80022a0:	2302      	movs	r3, #2
 80022a2:	e10e      	b.n	80024c2 <HAL_ADC_Start_IT+0x24e>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2201      	movs	r2, #1
 80022a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f001 f805 	bl	80032bc <ADC_Enable>
 80022b2:	4603      	mov	r3, r0
 80022b4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80022b6:	7dfb      	ldrb	r3, [r7, #23]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	f040 80f8 	bne.w	80024ae <HAL_ADC_Start_IT+0x23a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022c2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80022c6:	f023 0301 	bic.w	r3, r3, #1
 80022ca:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a7e      	ldr	r2, [pc, #504]	; (80024d0 <HAL_ADC_Start_IT+0x25c>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d002      	beq.n	80022e2 <HAL_ADC_Start_IT+0x6e>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	e000      	b.n	80022e4 <HAL_ADC_Start_IT+0x70>
 80022e2:	4b7c      	ldr	r3, [pc, #496]	; (80024d4 <HAL_ADC_Start_IT+0x260>)
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	6812      	ldr	r2, [r2, #0]
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d002      	beq.n	80022f2 <HAL_ADC_Start_IT+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d105      	bne.n	80022fe <HAL_ADC_Start_IT+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022f6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002302:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d006      	beq.n	8002318 <HAL_ADC_Start_IT+0xa4>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800230e:	f023 0206 	bic.w	r2, r3, #6
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	659a      	str	r2, [r3, #88]	; 0x58
 8002316:	e002      	b.n	800231e <HAL_ADC_Start_IT+0xaa>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2200      	movs	r2, #0
 800231c:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	221c      	movs	r2, #28
 8002324:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	685a      	ldr	r2, [r3, #4]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f022 021c 	bic.w	r2, r2, #28
 800233c:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	695b      	ldr	r3, [r3, #20]
 8002342:	2b08      	cmp	r3, #8
 8002344:	d108      	bne.n	8002358 <HAL_ADC_Start_IT+0xe4>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	685a      	ldr	r2, [r3, #4]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f042 0208 	orr.w	r2, r2, #8
 8002354:	605a      	str	r2, [r3, #4]
          break;
 8002356:	e008      	b.n	800236a <HAL_ADC_Start_IT+0xf6>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	685a      	ldr	r2, [r3, #4]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f042 0204 	orr.w	r2, r2, #4
 8002366:	605a      	str	r2, [r3, #4]
          break;
 8002368:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800236e:	2b00      	cmp	r3, #0
 8002370:	d107      	bne.n	8002382 <HAL_ADC_Start_IT+0x10e>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	685a      	ldr	r2, [r3, #4]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f042 0210 	orr.w	r2, r2, #16
 8002380:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a52      	ldr	r2, [pc, #328]	; (80024d0 <HAL_ADC_Start_IT+0x25c>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d002      	beq.n	8002392 <HAL_ADC_Start_IT+0x11e>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	e000      	b.n	8002394 <HAL_ADC_Start_IT+0x120>
 8002392:	4b50      	ldr	r3, [pc, #320]	; (80024d4 <HAL_ADC_Start_IT+0x260>)
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	6812      	ldr	r2, [r2, #0]
 8002398:	4293      	cmp	r3, r2
 800239a:	d008      	beq.n	80023ae <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d005      	beq.n	80023ae <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	2b05      	cmp	r3, #5
 80023a6:	d002      	beq.n	80023ae <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	2b09      	cmp	r3, #9
 80023ac:	d13b      	bne.n	8002426 <HAL_ADC_Start_IT+0x1b2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d02d      	beq.n	8002418 <HAL_ADC_Start_IT+0x1a4>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023c0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023c4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	655a      	str	r2, [r3, #84]	; 0x54

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	695b      	ldr	r3, [r3, #20]
 80023d0:	2b08      	cmp	r3, #8
 80023d2:	d110      	bne.n	80023f6 <HAL_ADC_Start_IT+0x182>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	685a      	ldr	r2, [r3, #4]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f022 0220 	bic.w	r2, r2, #32
 80023e2:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	685a      	ldr	r2, [r3, #4]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023f2:	605a      	str	r2, [r3, #4]
              break;
 80023f4:	e011      	b.n	800241a <HAL_ADC_Start_IT+0x1a6>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	685a      	ldr	r2, [r3, #4]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002404:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	685a      	ldr	r2, [r3, #4]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f042 0220 	orr.w	r2, r2, #32
 8002414:	605a      	str	r2, [r3, #4]
              break;
 8002416:	e000      	b.n	800241a <HAL_ADC_Start_IT+0x1a6>
          }
        }
 8002418:	bf00      	nop

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4618      	mov	r0, r3
 8002420:	f7ff fd98 	bl	8001f54 <LL_ADC_REG_StartConversion>
 8002424:	e04c      	b.n	80024c0 <HAL_ADC_Start_IT+0x24c>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800242a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a26      	ldr	r2, [pc, #152]	; (80024d0 <HAL_ADC_Start_IT+0x25c>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d002      	beq.n	8002442 <HAL_ADC_Start_IT+0x1ce>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	e000      	b.n	8002444 <HAL_ADC_Start_IT+0x1d0>
 8002442:	4b24      	ldr	r3, [pc, #144]	; (80024d4 <HAL_ADC_Start_IT+0x260>)
 8002444:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d035      	beq.n	80024be <HAL_ADC_Start_IT+0x24a>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002456:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800245a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	655a      	str	r2, [r3, #84]	; 0x54
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	695b      	ldr	r3, [r3, #20]
 8002466:	2b08      	cmp	r3, #8
 8002468:	d110      	bne.n	800248c <HAL_ADC_Start_IT+0x218>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	685a      	ldr	r2, [r3, #4]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f022 0220 	bic.w	r2, r2, #32
 8002478:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	685a      	ldr	r2, [r3, #4]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002488:	605a      	str	r2, [r3, #4]
              break;
 800248a:	e019      	b.n	80024c0 <HAL_ADC_Start_IT+0x24c>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	685a      	ldr	r2, [r3, #4]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800249a:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	685a      	ldr	r2, [r3, #4]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f042 0220 	orr.w	r2, r2, #32
 80024aa:	605a      	str	r2, [r3, #4]
              break;
 80024ac:	e008      	b.n	80024c0 <HAL_ADC_Start_IT+0x24c>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80024b6:	e003      	b.n	80024c0 <HAL_ADC_Start_IT+0x24c>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80024b8:	2302      	movs	r3, #2
 80024ba:	75fb      	strb	r3, [r7, #23]
 80024bc:	e000      	b.n	80024c0 <HAL_ADC_Start_IT+0x24c>
        }
 80024be:	bf00      	nop
  }

  /* Return function status */
  return tmp_hal_status;
 80024c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3718      	adds	r7, #24
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	50040300 	.word	0x50040300
 80024d0:	50040100 	.word	0x50040100
 80024d4:	50040000 	.word	0x50040000

080024d8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b086      	sub	sp, #24
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024e4:	4853      	ldr	r0, [pc, #332]	; (8002634 <HAL_ADC_Start_DMA+0x15c>)
 80024e6:	f7ff fc7d 	bl	8001de4 <LL_ADC_GetMultimode>
 80024ea:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff fd43 	bl	8001f7c <LL_ADC_REG_IsConversionOngoing>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	f040 8093 	bne.w	8002624 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002504:	2b01      	cmp	r3, #1
 8002506:	d101      	bne.n	800250c <HAL_ADC_Start_DMA+0x34>
 8002508:	2302      	movs	r3, #2
 800250a:	e08e      	b.n	800262a <HAL_ADC_Start_DMA+0x152>
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a47      	ldr	r2, [pc, #284]	; (8002638 <HAL_ADC_Start_DMA+0x160>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d008      	beq.n	8002530 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d005      	beq.n	8002530 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	2b05      	cmp	r3, #5
 8002528:	d002      	beq.n	8002530 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	2b09      	cmp	r3, #9
 800252e:	d172      	bne.n	8002616 <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002530:	68f8      	ldr	r0, [r7, #12]
 8002532:	f000 fec3 	bl	80032bc <ADC_Enable>
 8002536:	4603      	mov	r3, r0
 8002538:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800253a:	7dfb      	ldrb	r3, [r7, #23]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d165      	bne.n	800260c <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002544:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002548:	f023 0301 	bic.w	r3, r3, #1
 800254c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a38      	ldr	r2, [pc, #224]	; (800263c <HAL_ADC_Start_DMA+0x164>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d002      	beq.n	8002564 <HAL_ADC_Start_DMA+0x8c>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	e000      	b.n	8002566 <HAL_ADC_Start_DMA+0x8e>
 8002564:	4b36      	ldr	r3, [pc, #216]	; (8002640 <HAL_ADC_Start_DMA+0x168>)
 8002566:	68fa      	ldr	r2, [r7, #12]
 8002568:	6812      	ldr	r2, [r2, #0]
 800256a:	4293      	cmp	r3, r2
 800256c:	d002      	beq.n	8002574 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d105      	bne.n	8002580 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002578:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002584:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d006      	beq.n	800259a <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002590:	f023 0206 	bic.w	r2, r3, #6
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	659a      	str	r2, [r3, #88]	; 0x58
 8002598:	e002      	b.n	80025a0 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2200      	movs	r2, #0
 800259e:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025a4:	4a27      	ldr	r2, [pc, #156]	; (8002644 <HAL_ADC_Start_DMA+0x16c>)
 80025a6:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ac:	4a26      	ldr	r2, [pc, #152]	; (8002648 <HAL_ADC_Start_DMA+0x170>)
 80025ae:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025b4:	4a25      	ldr	r2, [pc, #148]	; (800264c <HAL_ADC_Start_DMA+0x174>)
 80025b6:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	221c      	movs	r2, #28
 80025be:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	685a      	ldr	r2, [r3, #4]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f042 0210 	orr.w	r2, r2, #16
 80025d6:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	68da      	ldr	r2, [r3, #12]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f042 0201 	orr.w	r2, r2, #1
 80025e6:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	3340      	adds	r3, #64	; 0x40
 80025f2:	4619      	mov	r1, r3
 80025f4:	68ba      	ldr	r2, [r7, #8]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	f001 fb38 	bl	8003c6c <HAL_DMA_Start_IT>
 80025fc:	4603      	mov	r3, r0
 80025fe:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4618      	mov	r0, r3
 8002606:	f7ff fca5 	bl	8001f54 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800260a:	e00d      	b.n	8002628 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2200      	movs	r2, #0
 8002610:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8002614:	e008      	b.n	8002628 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002622:	e001      	b.n	8002628 <HAL_ADC_Start_DMA+0x150>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002624:	2302      	movs	r3, #2
 8002626:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002628:	7dfb      	ldrb	r3, [r7, #23]
}
 800262a:	4618      	mov	r0, r3
 800262c:	3718      	adds	r7, #24
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	50040300 	.word	0x50040300
 8002638:	50040200 	.word	0x50040200
 800263c:	50040100 	.word	0x50040100
 8002640:	50040000 	.word	0x50040000
 8002644:	08003487 	.word	0x08003487
 8002648:	0800355f 	.word	0x0800355f
 800264c:	0800357b 	.word	0x0800357b

08002650 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800265e:	4618      	mov	r0, r3
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
	...

0800266c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b08a      	sub	sp, #40	; 0x28
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002674:	2300      	movs	r3, #0
 8002676:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002688:	4882      	ldr	r0, [pc, #520]	; (8002894 <HAL_ADC_IRQHandler+0x228>)
 800268a:	f7ff fbab 	bl	8001de4 <LL_ADC_GetMultimode>
 800268e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d017      	beq.n	80026ca <HAL_ADC_IRQHandler+0x5e>
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	f003 0302 	and.w	r3, r3, #2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d012      	beq.n	80026ca <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026a8:	f003 0310 	and.w	r3, r3, #16
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d105      	bne.n	80026bc <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026b4:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f001 f851 	bl	8003764 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2202      	movs	r2, #2
 80026c8:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	f003 0304 	and.w	r3, r3, #4
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d004      	beq.n	80026de <HAL_ADC_IRQHandler+0x72>
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	f003 0304 	and.w	r3, r3, #4
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d10a      	bne.n	80026f4 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	f000 8083 	beq.w	80027f0 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	f003 0308 	and.w	r3, r3, #8
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d07d      	beq.n	80027f0 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026f8:	f003 0310 	and.w	r3, r3, #16
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d105      	bne.n	800270c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002704:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4618      	mov	r0, r3
 8002712:	f7ff fac6 	bl	8001ca2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d062      	beq.n	80027e2 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a5d      	ldr	r2, [pc, #372]	; (8002898 <HAL_ADC_IRQHandler+0x22c>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d002      	beq.n	800272c <HAL_ADC_IRQHandler+0xc0>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	e000      	b.n	800272e <HAL_ADC_IRQHandler+0xc2>
 800272c:	4b5b      	ldr	r3, [pc, #364]	; (800289c <HAL_ADC_IRQHandler+0x230>)
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	6812      	ldr	r2, [r2, #0]
 8002732:	4293      	cmp	r3, r2
 8002734:	d008      	beq.n	8002748 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d005      	beq.n	8002748 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	2b05      	cmp	r3, #5
 8002740:	d002      	beq.n	8002748 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	2b09      	cmp	r3, #9
 8002746:	d104      	bne.n	8002752 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	623b      	str	r3, [r7, #32]
 8002750:	e00c      	b.n	800276c <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a50      	ldr	r2, [pc, #320]	; (8002898 <HAL_ADC_IRQHandler+0x22c>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d002      	beq.n	8002762 <HAL_ADC_IRQHandler+0xf6>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	e000      	b.n	8002764 <HAL_ADC_IRQHandler+0xf8>
 8002762:	4b4e      	ldr	r3, [pc, #312]	; (800289c <HAL_ADC_IRQHandler+0x230>)
 8002764:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800276c:	6a3b      	ldr	r3, [r7, #32]
 800276e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d135      	bne.n	80027e2 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0308 	and.w	r3, r3, #8
 8002780:	2b08      	cmp	r3, #8
 8002782:	d12e      	bne.n	80027e2 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4618      	mov	r0, r3
 800278a:	f7ff fbf7 	bl	8001f7c <LL_ADC_REG_IsConversionOngoing>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d11a      	bne.n	80027ca <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	685a      	ldr	r2, [r3, #4]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f022 020c 	bic.w	r2, r2, #12
 80027a2:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d112      	bne.n	80027e2 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c0:	f043 0201 	orr.w	r2, r3, #1
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	655a      	str	r2, [r3, #84]	; 0x54
 80027c8:	e00b      	b.n	80027e2 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ce:	f043 0210 	orr.w	r2, r3, #16
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027da:	f043 0201 	orr.w	r2, r3, #1
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f7fe fd82 	bl	80012ec <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	220c      	movs	r2, #12
 80027ee:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	f003 0320 	and.w	r3, r3, #32
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d004      	beq.n	8002804 <HAL_ADC_IRQHandler+0x198>
 80027fa:	69bb      	ldr	r3, [r7, #24]
 80027fc:	f003 0320 	and.w	r3, r3, #32
 8002800:	2b00      	cmp	r3, #0
 8002802:	d10b      	bne.n	800281c <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800280a:	2b00      	cmp	r3, #0
 800280c:	f000 809f 	beq.w	800294e <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002816:	2b00      	cmp	r3, #0
 8002818:	f000 8099 	beq.w	800294e <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002820:	f003 0310 	and.w	r3, r3, #16
 8002824:	2b00      	cmp	r3, #0
 8002826:	d105      	bne.n	8002834 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800282c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4618      	mov	r0, r3
 800283a:	f7ff fa71 	bl	8001d20 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800283e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4618      	mov	r0, r3
 8002846:	f7ff fa2c 	bl	8001ca2 <LL_ADC_REG_IsTriggerSourceSWStart>
 800284a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a11      	ldr	r2, [pc, #68]	; (8002898 <HAL_ADC_IRQHandler+0x22c>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d002      	beq.n	800285c <HAL_ADC_IRQHandler+0x1f0>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	e000      	b.n	800285e <HAL_ADC_IRQHandler+0x1f2>
 800285c:	4b0f      	ldr	r3, [pc, #60]	; (800289c <HAL_ADC_IRQHandler+0x230>)
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	6812      	ldr	r2, [r2, #0]
 8002862:	4293      	cmp	r3, r2
 8002864:	d008      	beq.n	8002878 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d005      	beq.n	8002878 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	2b06      	cmp	r3, #6
 8002870:	d002      	beq.n	8002878 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	2b07      	cmp	r3, #7
 8002876:	d104      	bne.n	8002882 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	623b      	str	r3, [r7, #32]
 8002880:	e013      	b.n	80028aa <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a04      	ldr	r2, [pc, #16]	; (8002898 <HAL_ADC_IRQHandler+0x22c>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d009      	beq.n	80028a0 <HAL_ADC_IRQHandler+0x234>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	e007      	b.n	80028a2 <HAL_ADC_IRQHandler+0x236>
 8002892:	bf00      	nop
 8002894:	50040300 	.word	0x50040300
 8002898:	50040100 	.word	0x50040100
 800289c:	50040000 	.word	0x50040000
 80028a0:	4b7d      	ldr	r3, [pc, #500]	; (8002a98 <HAL_ADC_IRQHandler+0x42c>)
 80028a2:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d047      	beq.n	8002940 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80028b0:	6a3b      	ldr	r3, [r7, #32]
 80028b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d007      	beq.n	80028ca <HAL_ADC_IRQHandler+0x25e>
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d03f      	beq.n	8002940 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80028c0:	6a3b      	ldr	r3, [r7, #32]
 80028c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d13a      	bne.n	8002940 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028d4:	2b40      	cmp	r3, #64	; 0x40
 80028d6:	d133      	bne.n	8002940 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80028d8:	6a3b      	ldr	r3, [r7, #32]
 80028da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d12e      	bne.n	8002940 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff fb5b 	bl	8001fa2 <LL_ADC_INJ_IsConversionOngoing>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d11a      	bne.n	8002928 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	685a      	ldr	r2, [r3, #4]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002900:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002906:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002916:	2b00      	cmp	r3, #0
 8002918:	d112      	bne.n	8002940 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800291e:	f043 0201 	orr.w	r2, r3, #1
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	655a      	str	r2, [r3, #84]	; 0x54
 8002926:	e00b      	b.n	8002940 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800292c:	f043 0210 	orr.w	r2, r3, #16
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002938:	f043 0201 	orr.w	r2, r3, #1
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	f000 fee7 	bl	8003714 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2260      	movs	r2, #96	; 0x60
 800294c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002954:	2b00      	cmp	r3, #0
 8002956:	d011      	beq.n	800297c <HAL_ADC_IRQHandler+0x310>
 8002958:	69bb      	ldr	r3, [r7, #24]
 800295a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00c      	beq.n	800297c <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002966:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	f000 f8a0 	bl	8002ab4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2280      	movs	r2, #128	; 0x80
 800297a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002982:	2b00      	cmp	r3, #0
 8002984:	d012      	beq.n	80029ac <HAL_ADC_IRQHandler+0x340>
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800298c:	2b00      	cmp	r3, #0
 800298e:	d00d      	beq.n	80029ac <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002994:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f000 fecd 	bl	800373c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80029aa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d012      	beq.n	80029dc <HAL_ADC_IRQHandler+0x370>
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d00d      	beq.n	80029dc <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029c4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f000 febf 	bl	8003750 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029da:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	f003 0310 	and.w	r3, r3, #16
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d036      	beq.n	8002a54 <HAL_ADC_IRQHandler+0x3e8>
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	f003 0310 	and.w	r3, r3, #16
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d031      	beq.n	8002a54 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d102      	bne.n	80029fe <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80029f8:	2301      	movs	r3, #1
 80029fa:	627b      	str	r3, [r7, #36]	; 0x24
 80029fc:	e014      	b.n	8002a28 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d008      	beq.n	8002a16 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002a04:	4825      	ldr	r0, [pc, #148]	; (8002a9c <HAL_ADC_IRQHandler+0x430>)
 8002a06:	f7ff f9fb 	bl	8001e00 <LL_ADC_GetMultiDMATransfer>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d00b      	beq.n	8002a28 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002a10:	2301      	movs	r3, #1
 8002a12:	627b      	str	r3, [r7, #36]	; 0x24
 8002a14:	e008      	b.n	8002a28 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	f003 0301 	and.w	r3, r3, #1
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d001      	beq.n	8002a28 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002a24:	2301      	movs	r3, #1
 8002a26:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d10e      	bne.n	8002a4c <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a32:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a3e:	f043 0202 	orr.w	r2, r3, #2
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f000 f83e 	bl	8002ac8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2210      	movs	r2, #16
 8002a52:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d018      	beq.n	8002a90 <HAL_ADC_IRQHandler+0x424>
 8002a5e:	69bb      	ldr	r3, [r7, #24]
 8002a60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d013      	beq.n	8002a90 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a6c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a78:	f043 0208 	orr.w	r2, r3, #8
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a88:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 fe4c 	bl	8003728 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002a90:	bf00      	nop
 8002a92:	3728      	adds	r7, #40	; 0x28
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	50040000 	.word	0x50040000
 8002a9c:	50040300 	.word	0x50040300

08002aa0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002aa8:	bf00      	nop
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002abc:	bf00      	nop
 8002abe:	370c      	adds	r7, #12
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002ad0:	bf00      	nop
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b0b6      	sub	sp, #216	; 0xd8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002aec:	2300      	movs	r3, #0
 8002aee:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d101      	bne.n	8002afe <HAL_ADC_ConfigChannel+0x22>
 8002afa:	2302      	movs	r3, #2
 8002afc:	e3c7      	b.n	800328e <HAL_ADC_ConfigChannel+0x7b2>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2201      	movs	r2, #1
 8002b02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7ff fa36 	bl	8001f7c <LL_ADC_REG_IsConversionOngoing>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	f040 83a8 	bne.w	8003268 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	2b05      	cmp	r3, #5
 8002b1e:	d824      	bhi.n	8002b6a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	3b02      	subs	r3, #2
 8002b26:	2b03      	cmp	r3, #3
 8002b28:	d81b      	bhi.n	8002b62 <HAL_ADC_ConfigChannel+0x86>
 8002b2a:	a201      	add	r2, pc, #4	; (adr r2, 8002b30 <HAL_ADC_ConfigChannel+0x54>)
 8002b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b30:	08002b41 	.word	0x08002b41
 8002b34:	08002b49 	.word	0x08002b49
 8002b38:	08002b51 	.word	0x08002b51
 8002b3c:	08002b59 	.word	0x08002b59
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	220c      	movs	r2, #12
 8002b44:	605a      	str	r2, [r3, #4]
          break;
 8002b46:	e011      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	2212      	movs	r2, #18
 8002b4c:	605a      	str	r2, [r3, #4]
          break;
 8002b4e:	e00d      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	2218      	movs	r2, #24
 8002b54:	605a      	str	r2, [r3, #4]
          break;
 8002b56:	e009      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b5e:	605a      	str	r2, [r3, #4]
          break;
 8002b60:	e004      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	2206      	movs	r2, #6
 8002b66:	605a      	str	r2, [r3, #4]
          break;
 8002b68:	e000      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8002b6a:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6818      	ldr	r0, [r3, #0]
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	6859      	ldr	r1, [r3, #4]
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	461a      	mov	r2, r3
 8002b7a:	f7ff f8a5 	bl	8001cc8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7ff f9fa 	bl	8001f7c <LL_ADC_REG_IsConversionOngoing>
 8002b88:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff fa06 	bl	8001fa2 <LL_ADC_INJ_IsConversionOngoing>
 8002b96:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b9a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	f040 81a6 	bne.w	8002ef0 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ba4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	f040 81a1 	bne.w	8002ef0 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6818      	ldr	r0, [r3, #0]
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	6819      	ldr	r1, [r3, #0]
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	461a      	mov	r2, r3
 8002bbc:	f7ff f8c3 	bl	8001d46 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	695a      	ldr	r2, [r3, #20]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	08db      	lsrs	r3, r3, #3
 8002bcc:	f003 0303 	and.w	r3, r3, #3
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	691b      	ldr	r3, [r3, #16]
 8002bde:	2b04      	cmp	r3, #4
 8002be0:	d00a      	beq.n	8002bf8 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6818      	ldr	r0, [r3, #0]
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	6919      	ldr	r1, [r3, #16]
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002bf2:	f7ff f801 	bl	8001bf8 <LL_ADC_SetOffset>
 8002bf6:	e17b      	b.n	8002ef0 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2100      	movs	r1, #0
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f7ff f81e 	bl	8001c40 <LL_ADC_GetOffsetChannel>
 8002c04:	4603      	mov	r3, r0
 8002c06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d10a      	bne.n	8002c24 <HAL_ADC_ConfigChannel+0x148>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2100      	movs	r1, #0
 8002c14:	4618      	mov	r0, r3
 8002c16:	f7ff f813 	bl	8001c40 <LL_ADC_GetOffsetChannel>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	0e9b      	lsrs	r3, r3, #26
 8002c1e:	f003 021f 	and.w	r2, r3, #31
 8002c22:	e01e      	b.n	8002c62 <HAL_ADC_ConfigChannel+0x186>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2100      	movs	r1, #0
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7ff f808 	bl	8001c40 <LL_ADC_GetOffsetChannel>
 8002c30:	4603      	mov	r3, r0
 8002c32:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c36:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002c3a:	fa93 f3a3 	rbit	r3, r3
 8002c3e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002c42:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002c46:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002c4a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d101      	bne.n	8002c56 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8002c52:	2320      	movs	r3, #32
 8002c54:	e004      	b.n	8002c60 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8002c56:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002c5a:	fab3 f383 	clz	r3, r3
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d105      	bne.n	8002c7a <HAL_ADC_ConfigChannel+0x19e>
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	0e9b      	lsrs	r3, r3, #26
 8002c74:	f003 031f 	and.w	r3, r3, #31
 8002c78:	e018      	b.n	8002cac <HAL_ADC_ConfigChannel+0x1d0>
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c82:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002c86:	fa93 f3a3 	rbit	r3, r3
 8002c8a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002c8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002c92:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002c96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d101      	bne.n	8002ca2 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8002c9e:	2320      	movs	r3, #32
 8002ca0:	e004      	b.n	8002cac <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8002ca2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002ca6:	fab3 f383 	clz	r3, r3
 8002caa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d106      	bne.n	8002cbe <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	2100      	movs	r1, #0
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7fe ffd7 	bl	8001c6c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2101      	movs	r1, #1
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7fe ffbb 	bl	8001c40 <LL_ADC_GetOffsetChannel>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d10a      	bne.n	8002cea <HAL_ADC_ConfigChannel+0x20e>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2101      	movs	r1, #1
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f7fe ffb0 	bl	8001c40 <LL_ADC_GetOffsetChannel>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	0e9b      	lsrs	r3, r3, #26
 8002ce4:	f003 021f 	and.w	r2, r3, #31
 8002ce8:	e01e      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x24c>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2101      	movs	r1, #1
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7fe ffa5 	bl	8001c40 <LL_ADC_GetOffsetChannel>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cfc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002d00:	fa93 f3a3 	rbit	r3, r3
 8002d04:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002d08:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002d0c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002d10:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8002d18:	2320      	movs	r3, #32
 8002d1a:	e004      	b.n	8002d26 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8002d1c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002d20:	fab3 f383 	clz	r3, r3
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d105      	bne.n	8002d40 <HAL_ADC_ConfigChannel+0x264>
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	0e9b      	lsrs	r3, r3, #26
 8002d3a:	f003 031f 	and.w	r3, r3, #31
 8002d3e:	e018      	b.n	8002d72 <HAL_ADC_ConfigChannel+0x296>
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d48:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002d4c:	fa93 f3a3 	rbit	r3, r3
 8002d50:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002d54:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002d58:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002d5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d101      	bne.n	8002d68 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002d64:	2320      	movs	r3, #32
 8002d66:	e004      	b.n	8002d72 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002d68:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d6c:	fab3 f383 	clz	r3, r3
 8002d70:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d106      	bne.n	8002d84 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	2101      	movs	r1, #1
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7fe ff74 	bl	8001c6c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2102      	movs	r1, #2
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f7fe ff58 	bl	8001c40 <LL_ADC_GetOffsetChannel>
 8002d90:	4603      	mov	r3, r0
 8002d92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d10a      	bne.n	8002db0 <HAL_ADC_ConfigChannel+0x2d4>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2102      	movs	r1, #2
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7fe ff4d 	bl	8001c40 <LL_ADC_GetOffsetChannel>
 8002da6:	4603      	mov	r3, r0
 8002da8:	0e9b      	lsrs	r3, r3, #26
 8002daa:	f003 021f 	and.w	r2, r3, #31
 8002dae:	e01e      	b.n	8002dee <HAL_ADC_ConfigChannel+0x312>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2102      	movs	r1, #2
 8002db6:	4618      	mov	r0, r3
 8002db8:	f7fe ff42 	bl	8001c40 <LL_ADC_GetOffsetChannel>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002dc6:	fa93 f3a3 	rbit	r3, r3
 8002dca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002dce:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002dd2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002dd6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d101      	bne.n	8002de2 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002dde:	2320      	movs	r3, #32
 8002de0:	e004      	b.n	8002dec <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002de2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002de6:	fab3 f383 	clz	r3, r3
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d105      	bne.n	8002e06 <HAL_ADC_ConfigChannel+0x32a>
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	0e9b      	lsrs	r3, r3, #26
 8002e00:	f003 031f 	and.w	r3, r3, #31
 8002e04:	e016      	b.n	8002e34 <HAL_ADC_ConfigChannel+0x358>
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002e12:	fa93 f3a3 	rbit	r3, r3
 8002e16:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002e18:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002e1a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002e1e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d101      	bne.n	8002e2a <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8002e26:	2320      	movs	r3, #32
 8002e28:	e004      	b.n	8002e34 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002e2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e2e:	fab3 f383 	clz	r3, r3
 8002e32:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d106      	bne.n	8002e46 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	2102      	movs	r1, #2
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7fe ff13 	bl	8001c6c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2103      	movs	r1, #3
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7fe fef7 	bl	8001c40 <LL_ADC_GetOffsetChannel>
 8002e52:	4603      	mov	r3, r0
 8002e54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d10a      	bne.n	8002e72 <HAL_ADC_ConfigChannel+0x396>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2103      	movs	r1, #3
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7fe feec 	bl	8001c40 <LL_ADC_GetOffsetChannel>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	0e9b      	lsrs	r3, r3, #26
 8002e6c:	f003 021f 	and.w	r2, r3, #31
 8002e70:	e017      	b.n	8002ea2 <HAL_ADC_ConfigChannel+0x3c6>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2103      	movs	r1, #3
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7fe fee1 	bl	8001c40 <LL_ADC_GetOffsetChannel>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e84:	fa93 f3a3 	rbit	r3, r3
 8002e88:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002e8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e8c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002e8e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d101      	bne.n	8002e98 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002e94:	2320      	movs	r3, #32
 8002e96:	e003      	b.n	8002ea0 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002e98:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e9a:	fab3 f383 	clz	r3, r3
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d105      	bne.n	8002eba <HAL_ADC_ConfigChannel+0x3de>
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	0e9b      	lsrs	r3, r3, #26
 8002eb4:	f003 031f 	and.w	r3, r3, #31
 8002eb8:	e011      	b.n	8002ede <HAL_ADC_ConfigChannel+0x402>
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ec2:	fa93 f3a3 	rbit	r3, r3
 8002ec6:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002ec8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002eca:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002ecc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d101      	bne.n	8002ed6 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002ed2:	2320      	movs	r3, #32
 8002ed4:	e003      	b.n	8002ede <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002ed6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ed8:	fab3 f383 	clz	r3, r3
 8002edc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d106      	bne.n	8002ef0 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	2103      	movs	r1, #3
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7fe febe 	bl	8001c6c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7ff f807 	bl	8001f08 <LL_ADC_IsEnabled>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	f040 813f 	bne.w	8003180 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6818      	ldr	r0, [r3, #0]
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	6819      	ldr	r1, [r3, #0]
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	461a      	mov	r2, r3
 8002f10:	f7fe ff44 	bl	8001d9c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	4a8e      	ldr	r2, [pc, #568]	; (8003154 <HAL_ADC_ConfigChannel+0x678>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	f040 8130 	bne.w	8003180 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10b      	bne.n	8002f48 <HAL_ADC_ConfigChannel+0x46c>
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	0e9b      	lsrs	r3, r3, #26
 8002f36:	3301      	adds	r3, #1
 8002f38:	f003 031f 	and.w	r3, r3, #31
 8002f3c:	2b09      	cmp	r3, #9
 8002f3e:	bf94      	ite	ls
 8002f40:	2301      	movls	r3, #1
 8002f42:	2300      	movhi	r3, #0
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	e019      	b.n	8002f7c <HAL_ADC_ConfigChannel+0x4a0>
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f50:	fa93 f3a3 	rbit	r3, r3
 8002f54:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002f56:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f58:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002f5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d101      	bne.n	8002f64 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002f60:	2320      	movs	r3, #32
 8002f62:	e003      	b.n	8002f6c <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002f64:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f66:	fab3 f383 	clz	r3, r3
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	f003 031f 	and.w	r3, r3, #31
 8002f72:	2b09      	cmp	r3, #9
 8002f74:	bf94      	ite	ls
 8002f76:	2301      	movls	r3, #1
 8002f78:	2300      	movhi	r3, #0
 8002f7a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d079      	beq.n	8003074 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d107      	bne.n	8002f9c <HAL_ADC_ConfigChannel+0x4c0>
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	0e9b      	lsrs	r3, r3, #26
 8002f92:	3301      	adds	r3, #1
 8002f94:	069b      	lsls	r3, r3, #26
 8002f96:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f9a:	e015      	b.n	8002fc8 <HAL_ADC_ConfigChannel+0x4ec>
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002fa4:	fa93 f3a3 	rbit	r3, r3
 8002fa8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002faa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fac:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002fae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d101      	bne.n	8002fb8 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002fb4:	2320      	movs	r3, #32
 8002fb6:	e003      	b.n	8002fc0 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002fb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002fba:	fab3 f383 	clz	r3, r3
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	3301      	adds	r3, #1
 8002fc2:	069b      	lsls	r3, r3, #26
 8002fc4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d109      	bne.n	8002fe8 <HAL_ADC_ConfigChannel+0x50c>
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	0e9b      	lsrs	r3, r3, #26
 8002fda:	3301      	adds	r3, #1
 8002fdc:	f003 031f 	and.w	r3, r3, #31
 8002fe0:	2101      	movs	r1, #1
 8002fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe6:	e017      	b.n	8003018 <HAL_ADC_ConfigChannel+0x53c>
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ff0:	fa93 f3a3 	rbit	r3, r3
 8002ff4:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002ff6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ff8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002ffa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d101      	bne.n	8003004 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8003000:	2320      	movs	r3, #32
 8003002:	e003      	b.n	800300c <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8003004:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003006:	fab3 f383 	clz	r3, r3
 800300a:	b2db      	uxtb	r3, r3
 800300c:	3301      	adds	r3, #1
 800300e:	f003 031f 	and.w	r3, r3, #31
 8003012:	2101      	movs	r1, #1
 8003014:	fa01 f303 	lsl.w	r3, r1, r3
 8003018:	ea42 0103 	orr.w	r1, r2, r3
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003024:	2b00      	cmp	r3, #0
 8003026:	d10a      	bne.n	800303e <HAL_ADC_ConfigChannel+0x562>
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	0e9b      	lsrs	r3, r3, #26
 800302e:	3301      	adds	r3, #1
 8003030:	f003 021f 	and.w	r2, r3, #31
 8003034:	4613      	mov	r3, r2
 8003036:	005b      	lsls	r3, r3, #1
 8003038:	4413      	add	r3, r2
 800303a:	051b      	lsls	r3, r3, #20
 800303c:	e018      	b.n	8003070 <HAL_ADC_ConfigChannel+0x594>
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003046:	fa93 f3a3 	rbit	r3, r3
 800304a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800304c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800304e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003050:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003052:	2b00      	cmp	r3, #0
 8003054:	d101      	bne.n	800305a <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8003056:	2320      	movs	r3, #32
 8003058:	e003      	b.n	8003062 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 800305a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800305c:	fab3 f383 	clz	r3, r3
 8003060:	b2db      	uxtb	r3, r3
 8003062:	3301      	adds	r3, #1
 8003064:	f003 021f 	and.w	r2, r3, #31
 8003068:	4613      	mov	r3, r2
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	4413      	add	r3, r2
 800306e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003070:	430b      	orrs	r3, r1
 8003072:	e080      	b.n	8003176 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800307c:	2b00      	cmp	r3, #0
 800307e:	d107      	bne.n	8003090 <HAL_ADC_ConfigChannel+0x5b4>
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	0e9b      	lsrs	r3, r3, #26
 8003086:	3301      	adds	r3, #1
 8003088:	069b      	lsls	r3, r3, #26
 800308a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800308e:	e015      	b.n	80030bc <HAL_ADC_ConfigChannel+0x5e0>
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003096:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003098:	fa93 f3a3 	rbit	r3, r3
 800309c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800309e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030a0:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80030a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d101      	bne.n	80030ac <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 80030a8:	2320      	movs	r3, #32
 80030aa:	e003      	b.n	80030b4 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 80030ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030ae:	fab3 f383 	clz	r3, r3
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	3301      	adds	r3, #1
 80030b6:	069b      	lsls	r3, r3, #26
 80030b8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d109      	bne.n	80030dc <HAL_ADC_ConfigChannel+0x600>
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	0e9b      	lsrs	r3, r3, #26
 80030ce:	3301      	adds	r3, #1
 80030d0:	f003 031f 	and.w	r3, r3, #31
 80030d4:	2101      	movs	r1, #1
 80030d6:	fa01 f303 	lsl.w	r3, r1, r3
 80030da:	e017      	b.n	800310c <HAL_ADC_ConfigChannel+0x630>
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e2:	6a3b      	ldr	r3, [r7, #32]
 80030e4:	fa93 f3a3 	rbit	r3, r3
 80030e8:	61fb      	str	r3, [r7, #28]
  return result;
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80030ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d101      	bne.n	80030f8 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 80030f4:	2320      	movs	r3, #32
 80030f6:	e003      	b.n	8003100 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 80030f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fa:	fab3 f383 	clz	r3, r3
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	3301      	adds	r3, #1
 8003102:	f003 031f 	and.w	r3, r3, #31
 8003106:	2101      	movs	r1, #1
 8003108:	fa01 f303 	lsl.w	r3, r1, r3
 800310c:	ea42 0103 	orr.w	r1, r2, r3
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003118:	2b00      	cmp	r3, #0
 800311a:	d10d      	bne.n	8003138 <HAL_ADC_ConfigChannel+0x65c>
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	0e9b      	lsrs	r3, r3, #26
 8003122:	3301      	adds	r3, #1
 8003124:	f003 021f 	and.w	r2, r3, #31
 8003128:	4613      	mov	r3, r2
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	4413      	add	r3, r2
 800312e:	3b1e      	subs	r3, #30
 8003130:	051b      	lsls	r3, r3, #20
 8003132:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003136:	e01d      	b.n	8003174 <HAL_ADC_ConfigChannel+0x698>
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	fa93 f3a3 	rbit	r3, r3
 8003144:	613b      	str	r3, [r7, #16]
  return result;
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d103      	bne.n	8003158 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8003150:	2320      	movs	r3, #32
 8003152:	e005      	b.n	8003160 <HAL_ADC_ConfigChannel+0x684>
 8003154:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003158:	69bb      	ldr	r3, [r7, #24]
 800315a:	fab3 f383 	clz	r3, r3
 800315e:	b2db      	uxtb	r3, r3
 8003160:	3301      	adds	r3, #1
 8003162:	f003 021f 	and.w	r2, r3, #31
 8003166:	4613      	mov	r3, r2
 8003168:	005b      	lsls	r3, r3, #1
 800316a:	4413      	add	r3, r2
 800316c:	3b1e      	subs	r3, #30
 800316e:	051b      	lsls	r3, r3, #20
 8003170:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003174:	430b      	orrs	r3, r1
 8003176:	683a      	ldr	r2, [r7, #0]
 8003178:	6892      	ldr	r2, [r2, #8]
 800317a:	4619      	mov	r1, r3
 800317c:	f7fe fde3 	bl	8001d46 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	4b44      	ldr	r3, [pc, #272]	; (8003298 <HAL_ADC_ConfigChannel+0x7bc>)
 8003186:	4013      	ands	r3, r2
 8003188:	2b00      	cmp	r3, #0
 800318a:	d07a      	beq.n	8003282 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800318c:	4843      	ldr	r0, [pc, #268]	; (800329c <HAL_ADC_ConfigChannel+0x7c0>)
 800318e:	f7fe fd25 	bl	8001bdc <LL_ADC_GetCommonPathInternalCh>
 8003192:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a41      	ldr	r2, [pc, #260]	; (80032a0 <HAL_ADC_ConfigChannel+0x7c4>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d12c      	bne.n	80031fa <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80031a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80031a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d126      	bne.n	80031fa <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a3c      	ldr	r2, [pc, #240]	; (80032a4 <HAL_ADC_ConfigChannel+0x7c8>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d004      	beq.n	80031c0 <HAL_ADC_ConfigChannel+0x6e4>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a3b      	ldr	r2, [pc, #236]	; (80032a8 <HAL_ADC_ConfigChannel+0x7cc>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d15d      	bne.n	800327c <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80031c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80031c4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80031c8:	4619      	mov	r1, r3
 80031ca:	4834      	ldr	r0, [pc, #208]	; (800329c <HAL_ADC_ConfigChannel+0x7c0>)
 80031cc:	f7fe fcf3 	bl	8001bb6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031d0:	4b36      	ldr	r3, [pc, #216]	; (80032ac <HAL_ADC_ConfigChannel+0x7d0>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	099b      	lsrs	r3, r3, #6
 80031d6:	4a36      	ldr	r2, [pc, #216]	; (80032b0 <HAL_ADC_ConfigChannel+0x7d4>)
 80031d8:	fba2 2303 	umull	r2, r3, r2, r3
 80031dc:	099b      	lsrs	r3, r3, #6
 80031de:	1c5a      	adds	r2, r3, #1
 80031e0:	4613      	mov	r3, r2
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	4413      	add	r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80031ea:	e002      	b.n	80031f2 <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	3b01      	subs	r3, #1
 80031f0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d1f9      	bne.n	80031ec <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80031f8:	e040      	b.n	800327c <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a2d      	ldr	r2, [pc, #180]	; (80032b4 <HAL_ADC_ConfigChannel+0x7d8>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d118      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x75a>
 8003204:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003208:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d112      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a23      	ldr	r2, [pc, #140]	; (80032a4 <HAL_ADC_ConfigChannel+0x7c8>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d004      	beq.n	8003224 <HAL_ADC_ConfigChannel+0x748>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a22      	ldr	r2, [pc, #136]	; (80032a8 <HAL_ADC_ConfigChannel+0x7cc>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d12d      	bne.n	8003280 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003224:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003228:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800322c:	4619      	mov	r1, r3
 800322e:	481b      	ldr	r0, [pc, #108]	; (800329c <HAL_ADC_ConfigChannel+0x7c0>)
 8003230:	f7fe fcc1 	bl	8001bb6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003234:	e024      	b.n	8003280 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a1f      	ldr	r2, [pc, #124]	; (80032b8 <HAL_ADC_ConfigChannel+0x7dc>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d120      	bne.n	8003282 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003240:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003244:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d11a      	bne.n	8003282 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a14      	ldr	r2, [pc, #80]	; (80032a4 <HAL_ADC_ConfigChannel+0x7c8>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d115      	bne.n	8003282 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003256:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800325a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800325e:	4619      	mov	r1, r3
 8003260:	480e      	ldr	r0, [pc, #56]	; (800329c <HAL_ADC_ConfigChannel+0x7c0>)
 8003262:	f7fe fca8 	bl	8001bb6 <LL_ADC_SetCommonPathInternalCh>
 8003266:	e00c      	b.n	8003282 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800326c:	f043 0220 	orr.w	r2, r3, #32
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800327a:	e002      	b.n	8003282 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800327c:	bf00      	nop
 800327e:	e000      	b.n	8003282 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003280:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2200      	movs	r2, #0
 8003286:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800328a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800328e:	4618      	mov	r0, r3
 8003290:	37d8      	adds	r7, #216	; 0xd8
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
 8003296:	bf00      	nop
 8003298:	80080000 	.word	0x80080000
 800329c:	50040300 	.word	0x50040300
 80032a0:	c7520000 	.word	0xc7520000
 80032a4:	50040000 	.word	0x50040000
 80032a8:	50040200 	.word	0x50040200
 80032ac:	20000000 	.word	0x20000000
 80032b0:	053e2d63 	.word	0x053e2d63
 80032b4:	cb840000 	.word	0xcb840000
 80032b8:	80000001 	.word	0x80000001

080032bc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80032c4:	2300      	movs	r3, #0
 80032c6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4618      	mov	r0, r3
 80032ce:	f7fe fe1b 	bl	8001f08 <LL_ADC_IsEnabled>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d169      	bne.n	80033ac <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	689a      	ldr	r2, [r3, #8]
 80032de:	4b36      	ldr	r3, [pc, #216]	; (80033b8 <ADC_Enable+0xfc>)
 80032e0:	4013      	ands	r3, r2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00d      	beq.n	8003302 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ea:	f043 0210 	orr.w	r2, r3, #16
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032f6:	f043 0201 	orr.w	r2, r3, #1
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e055      	b.n	80033ae <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4618      	mov	r0, r3
 8003308:	f7fe fdd6 	bl	8001eb8 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800330c:	482b      	ldr	r0, [pc, #172]	; (80033bc <ADC_Enable+0x100>)
 800330e:	f7fe fc65 	bl	8001bdc <LL_ADC_GetCommonPathInternalCh>
 8003312:	4603      	mov	r3, r0
 8003314:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d013      	beq.n	8003344 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800331c:	4b28      	ldr	r3, [pc, #160]	; (80033c0 <ADC_Enable+0x104>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	099b      	lsrs	r3, r3, #6
 8003322:	4a28      	ldr	r2, [pc, #160]	; (80033c4 <ADC_Enable+0x108>)
 8003324:	fba2 2303 	umull	r2, r3, r2, r3
 8003328:	099b      	lsrs	r3, r3, #6
 800332a:	1c5a      	adds	r2, r3, #1
 800332c:	4613      	mov	r3, r2
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	4413      	add	r3, r2
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003336:	e002      	b.n	800333e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	3b01      	subs	r3, #1
 800333c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d1f9      	bne.n	8003338 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003344:	f7fe fbf4 	bl	8001b30 <HAL_GetTick>
 8003348:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800334a:	e028      	b.n	800339e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4618      	mov	r0, r3
 8003352:	f7fe fdd9 	bl	8001f08 <LL_ADC_IsEnabled>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d104      	bne.n	8003366 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4618      	mov	r0, r3
 8003362:	f7fe fda9 	bl	8001eb8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003366:	f7fe fbe3 	bl	8001b30 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d914      	bls.n	800339e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0301 	and.w	r3, r3, #1
 800337e:	2b01      	cmp	r3, #1
 8003380:	d00d      	beq.n	800339e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003386:	f043 0210 	orr.w	r2, r3, #16
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003392:	f043 0201 	orr.w	r2, r3, #1
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e007      	b.n	80033ae <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0301 	and.w	r3, r3, #1
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d1cf      	bne.n	800334c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3710      	adds	r7, #16
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	8000003f 	.word	0x8000003f
 80033bc:	50040300 	.word	0x50040300
 80033c0:	20000000 	.word	0x20000000
 80033c4:	053e2d63 	.word	0x053e2d63

080033c8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7fe fdaa 	bl	8001f2e <LL_ADC_IsDisableOngoing>
 80033da:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7fe fd91 	bl	8001f08 <LL_ADC_IsEnabled>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d047      	beq.n	800347c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d144      	bne.n	800347c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f003 030d 	and.w	r3, r3, #13
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d10c      	bne.n	800341a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4618      	mov	r0, r3
 8003406:	f7fe fd6b 	bl	8001ee0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	2203      	movs	r2, #3
 8003410:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003412:	f7fe fb8d 	bl	8001b30 <HAL_GetTick>
 8003416:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003418:	e029      	b.n	800346e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800341e:	f043 0210 	orr.w	r2, r3, #16
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800342a:	f043 0201 	orr.w	r2, r3, #1
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e023      	b.n	800347e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003436:	f7fe fb7b 	bl	8001b30 <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	2b02      	cmp	r3, #2
 8003442:	d914      	bls.n	800346e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	d00d      	beq.n	800346e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003456:	f043 0210 	orr.w	r2, r3, #16
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003462:	f043 0201 	orr.w	r2, r3, #1
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e007      	b.n	800347e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	f003 0301 	and.w	r3, r3, #1
 8003478:	2b00      	cmp	r3, #0
 800347a:	d1dc      	bne.n	8003436 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800347c:	2300      	movs	r3, #0
}
 800347e:	4618      	mov	r0, r3
 8003480:	3710      	adds	r7, #16
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}

08003486 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003486:	b580      	push	{r7, lr}
 8003488:	b084      	sub	sp, #16
 800348a:	af00      	add	r7, sp, #0
 800348c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003492:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003498:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800349c:	2b00      	cmp	r3, #0
 800349e:	d14b      	bne.n	8003538 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0308 	and.w	r3, r3, #8
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d021      	beq.n	80034fe <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4618      	mov	r0, r3
 80034c0:	f7fe fbef 	bl	8001ca2 <LL_ADC_REG_IsTriggerSourceSWStart>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d032      	beq.n	8003530 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d12b      	bne.n	8003530 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034dc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d11f      	bne.n	8003530 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034f4:	f043 0201 	orr.w	r2, r3, #1
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	655a      	str	r2, [r3, #84]	; 0x54
 80034fc:	e018      	b.n	8003530 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	f003 0302 	and.w	r3, r3, #2
 8003508:	2b00      	cmp	r3, #0
 800350a:	d111      	bne.n	8003530 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003510:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800351c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d105      	bne.n	8003530 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003528:	f043 0201 	orr.w	r2, r3, #1
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003530:	68f8      	ldr	r0, [r7, #12]
 8003532:	f7fd fedb 	bl	80012ec <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003536:	e00e      	b.n	8003556 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800353c:	f003 0310 	and.w	r3, r3, #16
 8003540:	2b00      	cmp	r3, #0
 8003542:	d003      	beq.n	800354c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003544:	68f8      	ldr	r0, [r7, #12]
 8003546:	f7ff fabf 	bl	8002ac8 <HAL_ADC_ErrorCallback>
}
 800354a:	e004      	b.n	8003556 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	4798      	blx	r3
}
 8003556:	bf00      	nop
 8003558:	3710      	adds	r7, #16
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}

0800355e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800355e:	b580      	push	{r7, lr}
 8003560:	b084      	sub	sp, #16
 8003562:	af00      	add	r7, sp, #0
 8003564:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800356a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800356c:	68f8      	ldr	r0, [r7, #12]
 800356e:	f7ff fa97 	bl	8002aa0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003572:	bf00      	nop
 8003574:	3710      	adds	r7, #16
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}

0800357a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b084      	sub	sp, #16
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003586:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800358c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003598:	f043 0204 	orr.w	r2, r3, #4
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80035a0:	68f8      	ldr	r0, [r7, #12]
 80035a2:	f7ff fa91 	bl	8002ac8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80035a6:	bf00      	nop
 80035a8:	3710      	adds	r7, #16
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}

080035ae <LL_ADC_IsEnabled>:
{
 80035ae:	b480      	push	{r7}
 80035b0:	b083      	sub	sp, #12
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d101      	bne.n	80035c6 <LL_ADC_IsEnabled+0x18>
 80035c2:	2301      	movs	r3, #1
 80035c4:	e000      	b.n	80035c8 <LL_ADC_IsEnabled+0x1a>
 80035c6:	2300      	movs	r3, #0
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <LL_ADC_StartCalibration>:
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80035e6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80035ea:	683a      	ldr	r2, [r7, #0]
 80035ec:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80035f0:	4313      	orrs	r3, r2
 80035f2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	609a      	str	r2, [r3, #8]
}
 80035fa:	bf00      	nop
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr

08003606 <LL_ADC_IsCalibrationOnGoing>:
{
 8003606:	b480      	push	{r7}
 8003608:	b083      	sub	sp, #12
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003616:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800361a:	d101      	bne.n	8003620 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800361c:	2301      	movs	r3, #1
 800361e:	e000      	b.n	8003622 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003620:	2300      	movs	r3, #0
}
 8003622:	4618      	mov	r0, r3
 8003624:	370c      	adds	r7, #12
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr

0800362e <LL_ADC_REG_IsConversionOngoing>:
{
 800362e:	b480      	push	{r7}
 8003630:	b083      	sub	sp, #12
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f003 0304 	and.w	r3, r3, #4
 800363e:	2b04      	cmp	r3, #4
 8003640:	d101      	bne.n	8003646 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003642:	2301      	movs	r3, #1
 8003644:	e000      	b.n	8003648 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003646:	2300      	movs	r3, #0
}
 8003648:	4618      	mov	r0, r3
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr

08003654 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800365e:	2300      	movs	r3, #0
 8003660:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003668:	2b01      	cmp	r3, #1
 800366a:	d101      	bne.n	8003670 <HAL_ADCEx_Calibration_Start+0x1c>
 800366c:	2302      	movs	r3, #2
 800366e:	e04d      	b.n	800370c <HAL_ADCEx_Calibration_Start+0xb8>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f7ff fea5 	bl	80033c8 <ADC_Disable>
 800367e:	4603      	mov	r3, r0
 8003680:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003682:	7bfb      	ldrb	r3, [r7, #15]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d136      	bne.n	80036f6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800368c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003690:	f023 0302 	bic.w	r3, r3, #2
 8003694:	f043 0202 	orr.w	r2, r3, #2
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	6839      	ldr	r1, [r7, #0]
 80036a2:	4618      	mov	r0, r3
 80036a4:	f7ff ff96 	bl	80035d4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80036a8:	e014      	b.n	80036d4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	3301      	adds	r3, #1
 80036ae:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 80036b6:	d30d      	bcc.n	80036d4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036bc:	f023 0312 	bic.w	r3, r3, #18
 80036c0:	f043 0210 	orr.w	r2, r3, #16
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e01b      	b.n	800370c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4618      	mov	r0, r3
 80036da:	f7ff ff94 	bl	8003606 <LL_ADC_IsCalibrationOnGoing>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d1e2      	bne.n	80036aa <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036e8:	f023 0303 	bic.w	r3, r3, #3
 80036ec:	f043 0201 	orr.w	r2, r3, #1
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	655a      	str	r2, [r3, #84]	; 0x54
 80036f4:	e005      	b.n	8003702 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036fa:	f043 0210 	orr.w	r2, r3, #16
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800370a:	7bfb      	ldrb	r3, [r7, #15]
}
 800370c:	4618      	mov	r0, r3
 800370e:	3710      	adds	r7, #16
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800371c:	bf00      	nop
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr

08003728 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003730:	bf00      	nop
 8003732:	370c      	adds	r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003744:	bf00      	nop
 8003746:	370c      	adds	r7, #12
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr

08003750 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003758:	bf00      	nop
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800376c:	bf00      	nop
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr

08003778 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003778:	b590      	push	{r4, r7, lr}
 800377a:	b09f      	sub	sp, #124	; 0x7c
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003782:	2300      	movs	r3, #0
 8003784:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800378e:	2b01      	cmp	r3, #1
 8003790:	d101      	bne.n	8003796 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003792:	2302      	movs	r3, #2
 8003794:	e093      	b.n	80038be <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2201      	movs	r2, #1
 800379a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800379e:	2300      	movs	r3, #0
 80037a0:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80037a2:	2300      	movs	r3, #0
 80037a4:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a47      	ldr	r2, [pc, #284]	; (80038c8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d102      	bne.n	80037b6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80037b0:	4b46      	ldr	r3, [pc, #280]	; (80038cc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80037b2:	60bb      	str	r3, [r7, #8]
 80037b4:	e001      	b.n	80037ba <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80037b6:	2300      	movs	r3, #0
 80037b8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d10b      	bne.n	80037d8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037c4:	f043 0220 	orr.w	r2, r3, #32
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e072      	b.n	80038be <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	4618      	mov	r0, r3
 80037dc:	f7ff ff27 	bl	800362e <LL_ADC_REG_IsConversionOngoing>
 80037e0:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f7ff ff21 	bl	800362e <LL_ADC_REG_IsConversionOngoing>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d154      	bne.n	800389c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80037f2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d151      	bne.n	800389c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80037f8:	4b35      	ldr	r3, [pc, #212]	; (80038d0 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80037fa:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d02c      	beq.n	800385e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003804:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	6859      	ldr	r1, [r3, #4]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003816:	035b      	lsls	r3, r3, #13
 8003818:	430b      	orrs	r3, r1
 800381a:	431a      	orrs	r2, r3
 800381c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800381e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003820:	4829      	ldr	r0, [pc, #164]	; (80038c8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003822:	f7ff fec4 	bl	80035ae <LL_ADC_IsEnabled>
 8003826:	4604      	mov	r4, r0
 8003828:	4828      	ldr	r0, [pc, #160]	; (80038cc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800382a:	f7ff fec0 	bl	80035ae <LL_ADC_IsEnabled>
 800382e:	4603      	mov	r3, r0
 8003830:	431c      	orrs	r4, r3
 8003832:	4828      	ldr	r0, [pc, #160]	; (80038d4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003834:	f7ff febb 	bl	80035ae <LL_ADC_IsEnabled>
 8003838:	4603      	mov	r3, r0
 800383a:	4323      	orrs	r3, r4
 800383c:	2b00      	cmp	r3, #0
 800383e:	d137      	bne.n	80038b0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003840:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003848:	f023 030f 	bic.w	r3, r3, #15
 800384c:	683a      	ldr	r2, [r7, #0]
 800384e:	6811      	ldr	r1, [r2, #0]
 8003850:	683a      	ldr	r2, [r7, #0]
 8003852:	6892      	ldr	r2, [r2, #8]
 8003854:	430a      	orrs	r2, r1
 8003856:	431a      	orrs	r2, r3
 8003858:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800385a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800385c:	e028      	b.n	80038b0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800385e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003866:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003868:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800386a:	4817      	ldr	r0, [pc, #92]	; (80038c8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800386c:	f7ff fe9f 	bl	80035ae <LL_ADC_IsEnabled>
 8003870:	4604      	mov	r4, r0
 8003872:	4816      	ldr	r0, [pc, #88]	; (80038cc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003874:	f7ff fe9b 	bl	80035ae <LL_ADC_IsEnabled>
 8003878:	4603      	mov	r3, r0
 800387a:	431c      	orrs	r4, r3
 800387c:	4815      	ldr	r0, [pc, #84]	; (80038d4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800387e:	f7ff fe96 	bl	80035ae <LL_ADC_IsEnabled>
 8003882:	4603      	mov	r3, r0
 8003884:	4323      	orrs	r3, r4
 8003886:	2b00      	cmp	r3, #0
 8003888:	d112      	bne.n	80038b0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800388a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003892:	f023 030f 	bic.w	r3, r3, #15
 8003896:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003898:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800389a:	e009      	b.n	80038b0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038a0:	f043 0220 	orr.w	r2, r3, #32
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80038ae:	e000      	b.n	80038b2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80038b0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80038ba:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80038be:	4618      	mov	r0, r3
 80038c0:	377c      	adds	r7, #124	; 0x7c
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd90      	pop	{r4, r7, pc}
 80038c6:	bf00      	nop
 80038c8:	50040000 	.word	0x50040000
 80038cc:	50040100 	.word	0x50040100
 80038d0:	50040300 	.word	0x50040300
 80038d4:	50040200 	.word	0x50040200

080038d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f003 0307 	and.w	r3, r3, #7
 80038e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038e8:	4b0c      	ldr	r3, [pc, #48]	; (800391c <__NVIC_SetPriorityGrouping+0x44>)
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038ee:	68ba      	ldr	r2, [r7, #8]
 80038f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80038f4:	4013      	ands	r3, r2
 80038f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003900:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003904:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003908:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800390a:	4a04      	ldr	r2, [pc, #16]	; (800391c <__NVIC_SetPriorityGrouping+0x44>)
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	60d3      	str	r3, [r2, #12]
}
 8003910:	bf00      	nop
 8003912:	3714      	adds	r7, #20
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr
 800391c:	e000ed00 	.word	0xe000ed00

08003920 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003920:	b480      	push	{r7}
 8003922:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003924:	4b04      	ldr	r3, [pc, #16]	; (8003938 <__NVIC_GetPriorityGrouping+0x18>)
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	0a1b      	lsrs	r3, r3, #8
 800392a:	f003 0307 	and.w	r3, r3, #7
}
 800392e:	4618      	mov	r0, r3
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr
 8003938:	e000ed00 	.word	0xe000ed00

0800393c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	4603      	mov	r3, r0
 8003944:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800394a:	2b00      	cmp	r3, #0
 800394c:	db0b      	blt.n	8003966 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800394e:	79fb      	ldrb	r3, [r7, #7]
 8003950:	f003 021f 	and.w	r2, r3, #31
 8003954:	4907      	ldr	r1, [pc, #28]	; (8003974 <__NVIC_EnableIRQ+0x38>)
 8003956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800395a:	095b      	lsrs	r3, r3, #5
 800395c:	2001      	movs	r0, #1
 800395e:	fa00 f202 	lsl.w	r2, r0, r2
 8003962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003966:	bf00      	nop
 8003968:	370c      	adds	r7, #12
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr
 8003972:	bf00      	nop
 8003974:	e000e100 	.word	0xe000e100

08003978 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	4603      	mov	r3, r0
 8003980:	6039      	str	r1, [r7, #0]
 8003982:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003988:	2b00      	cmp	r3, #0
 800398a:	db0a      	blt.n	80039a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	b2da      	uxtb	r2, r3
 8003990:	490c      	ldr	r1, [pc, #48]	; (80039c4 <__NVIC_SetPriority+0x4c>)
 8003992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003996:	0112      	lsls	r2, r2, #4
 8003998:	b2d2      	uxtb	r2, r2
 800399a:	440b      	add	r3, r1
 800399c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039a0:	e00a      	b.n	80039b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	b2da      	uxtb	r2, r3
 80039a6:	4908      	ldr	r1, [pc, #32]	; (80039c8 <__NVIC_SetPriority+0x50>)
 80039a8:	79fb      	ldrb	r3, [r7, #7]
 80039aa:	f003 030f 	and.w	r3, r3, #15
 80039ae:	3b04      	subs	r3, #4
 80039b0:	0112      	lsls	r2, r2, #4
 80039b2:	b2d2      	uxtb	r2, r2
 80039b4:	440b      	add	r3, r1
 80039b6:	761a      	strb	r2, [r3, #24]
}
 80039b8:	bf00      	nop
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr
 80039c4:	e000e100 	.word	0xe000e100
 80039c8:	e000ed00 	.word	0xe000ed00

080039cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b089      	sub	sp, #36	; 0x24
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	f003 0307 	and.w	r3, r3, #7
 80039de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	f1c3 0307 	rsb	r3, r3, #7
 80039e6:	2b04      	cmp	r3, #4
 80039e8:	bf28      	it	cs
 80039ea:	2304      	movcs	r3, #4
 80039ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	3304      	adds	r3, #4
 80039f2:	2b06      	cmp	r3, #6
 80039f4:	d902      	bls.n	80039fc <NVIC_EncodePriority+0x30>
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	3b03      	subs	r3, #3
 80039fa:	e000      	b.n	80039fe <NVIC_EncodePriority+0x32>
 80039fc:	2300      	movs	r3, #0
 80039fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003a04:	69bb      	ldr	r3, [r7, #24]
 8003a06:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0a:	43da      	mvns	r2, r3
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	401a      	ands	r2, r3
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a14:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003a1e:	43d9      	mvns	r1, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a24:	4313      	orrs	r3, r2
         );
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3724      	adds	r7, #36	; 0x24
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
	...

08003a34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	3b01      	subs	r3, #1
 8003a40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a44:	d301      	bcc.n	8003a4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a46:	2301      	movs	r3, #1
 8003a48:	e00f      	b.n	8003a6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a4a:	4a0a      	ldr	r2, [pc, #40]	; (8003a74 <SysTick_Config+0x40>)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a52:	210f      	movs	r1, #15
 8003a54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003a58:	f7ff ff8e 	bl	8003978 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a5c:	4b05      	ldr	r3, [pc, #20]	; (8003a74 <SysTick_Config+0x40>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a62:	4b04      	ldr	r3, [pc, #16]	; (8003a74 <SysTick_Config+0x40>)
 8003a64:	2207      	movs	r2, #7
 8003a66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3708      	adds	r7, #8
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	e000e010 	.word	0xe000e010

08003a78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b082      	sub	sp, #8
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	f7ff ff29 	bl	80038d8 <__NVIC_SetPriorityGrouping>
}
 8003a86:	bf00      	nop
 8003a88:	3708      	adds	r7, #8
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}

08003a8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a8e:	b580      	push	{r7, lr}
 8003a90:	b086      	sub	sp, #24
 8003a92:	af00      	add	r7, sp, #0
 8003a94:	4603      	mov	r3, r0
 8003a96:	60b9      	str	r1, [r7, #8]
 8003a98:	607a      	str	r2, [r7, #4]
 8003a9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003aa0:	f7ff ff3e 	bl	8003920 <__NVIC_GetPriorityGrouping>
 8003aa4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	68b9      	ldr	r1, [r7, #8]
 8003aaa:	6978      	ldr	r0, [r7, #20]
 8003aac:	f7ff ff8e 	bl	80039cc <NVIC_EncodePriority>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ab6:	4611      	mov	r1, r2
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f7ff ff5d 	bl	8003978 <__NVIC_SetPriority>
}
 8003abe:	bf00      	nop
 8003ac0:	3718      	adds	r7, #24
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}

08003ac6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ac6:	b580      	push	{r7, lr}
 8003ac8:	b082      	sub	sp, #8
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	4603      	mov	r3, r0
 8003ace:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7ff ff31 	bl	800393c <__NVIC_EnableIRQ>
}
 8003ada:	bf00      	nop
 8003adc:	3708      	adds	r7, #8
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b082      	sub	sp, #8
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f7ff ffa2 	bl	8003a34 <SysTick_Config>
 8003af0:	4603      	mov	r3, r0
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3708      	adds	r7, #8
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
	...

08003afc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b085      	sub	sp, #20
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d101      	bne.n	8003b0e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e098      	b.n	8003c40 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	461a      	mov	r2, r3
 8003b14:	4b4d      	ldr	r3, [pc, #308]	; (8003c4c <HAL_DMA_Init+0x150>)
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d80f      	bhi.n	8003b3a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	461a      	mov	r2, r3
 8003b20:	4b4b      	ldr	r3, [pc, #300]	; (8003c50 <HAL_DMA_Init+0x154>)
 8003b22:	4413      	add	r3, r2
 8003b24:	4a4b      	ldr	r2, [pc, #300]	; (8003c54 <HAL_DMA_Init+0x158>)
 8003b26:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2a:	091b      	lsrs	r3, r3, #4
 8003b2c:	009a      	lsls	r2, r3, #2
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a48      	ldr	r2, [pc, #288]	; (8003c58 <HAL_DMA_Init+0x15c>)
 8003b36:	641a      	str	r2, [r3, #64]	; 0x40
 8003b38:	e00e      	b.n	8003b58 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	461a      	mov	r2, r3
 8003b40:	4b46      	ldr	r3, [pc, #280]	; (8003c5c <HAL_DMA_Init+0x160>)
 8003b42:	4413      	add	r3, r2
 8003b44:	4a43      	ldr	r2, [pc, #268]	; (8003c54 <HAL_DMA_Init+0x158>)
 8003b46:	fba2 2303 	umull	r2, r3, r2, r3
 8003b4a:	091b      	lsrs	r3, r3, #4
 8003b4c:	009a      	lsls	r2, r3, #2
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a42      	ldr	r2, [pc, #264]	; (8003c60 <HAL_DMA_Init+0x164>)
 8003b56:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2202      	movs	r2, #2
 8003b5c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003b6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b72:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003b7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	691b      	ldr	r3, [r3, #16]
 8003b82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6a1b      	ldr	r3, [r3, #32]
 8003b9a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003b9c:	68fa      	ldr	r2, [r7, #12]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003bb2:	d039      	beq.n	8003c28 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb8:	4a27      	ldr	r2, [pc, #156]	; (8003c58 <HAL_DMA_Init+0x15c>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d11a      	bne.n	8003bf4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003bbe:	4b29      	ldr	r3, [pc, #164]	; (8003c64 <HAL_DMA_Init+0x168>)
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc6:	f003 031c 	and.w	r3, r3, #28
 8003bca:	210f      	movs	r1, #15
 8003bcc:	fa01 f303 	lsl.w	r3, r1, r3
 8003bd0:	43db      	mvns	r3, r3
 8003bd2:	4924      	ldr	r1, [pc, #144]	; (8003c64 <HAL_DMA_Init+0x168>)
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003bd8:	4b22      	ldr	r3, [pc, #136]	; (8003c64 <HAL_DMA_Init+0x168>)
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6859      	ldr	r1, [r3, #4]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003be4:	f003 031c 	and.w	r3, r3, #28
 8003be8:	fa01 f303 	lsl.w	r3, r1, r3
 8003bec:	491d      	ldr	r1, [pc, #116]	; (8003c64 <HAL_DMA_Init+0x168>)
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	600b      	str	r3, [r1, #0]
 8003bf2:	e019      	b.n	8003c28 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003bf4:	4b1c      	ldr	r3, [pc, #112]	; (8003c68 <HAL_DMA_Init+0x16c>)
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bfc:	f003 031c 	and.w	r3, r3, #28
 8003c00:	210f      	movs	r1, #15
 8003c02:	fa01 f303 	lsl.w	r3, r1, r3
 8003c06:	43db      	mvns	r3, r3
 8003c08:	4917      	ldr	r1, [pc, #92]	; (8003c68 <HAL_DMA_Init+0x16c>)
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003c0e:	4b16      	ldr	r3, [pc, #88]	; (8003c68 <HAL_DMA_Init+0x16c>)
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6859      	ldr	r1, [r3, #4]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c1a:	f003 031c 	and.w	r3, r3, #28
 8003c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8003c22:	4911      	ldr	r1, [pc, #68]	; (8003c68 <HAL_DMA_Init+0x16c>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2201      	movs	r2, #1
 8003c32:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3714      	adds	r7, #20
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr
 8003c4c:	40020407 	.word	0x40020407
 8003c50:	bffdfff8 	.word	0xbffdfff8
 8003c54:	cccccccd 	.word	0xcccccccd
 8003c58:	40020000 	.word	0x40020000
 8003c5c:	bffdfbf8 	.word	0xbffdfbf8
 8003c60:	40020400 	.word	0x40020400
 8003c64:	400200a8 	.word	0x400200a8
 8003c68:	400204a8 	.word	0x400204a8

08003c6c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b086      	sub	sp, #24
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	60b9      	str	r1, [r7, #8]
 8003c76:	607a      	str	r2, [r7, #4]
 8003c78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d101      	bne.n	8003c8c <HAL_DMA_Start_IT+0x20>
 8003c88:	2302      	movs	r3, #2
 8003c8a:	e04b      	b.n	8003d24 <HAL_DMA_Start_IT+0xb8>
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d13a      	bne.n	8003d16 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f022 0201 	bic.w	r2, r2, #1
 8003cbc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	687a      	ldr	r2, [r7, #4]
 8003cc2:	68b9      	ldr	r1, [r7, #8]
 8003cc4:	68f8      	ldr	r0, [r7, #12]
 8003cc6:	f000 f95f 	bl	8003f88 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d008      	beq.n	8003ce4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f042 020e 	orr.w	r2, r2, #14
 8003ce0:	601a      	str	r2, [r3, #0]
 8003ce2:	e00f      	b.n	8003d04 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f022 0204 	bic.w	r2, r2, #4
 8003cf2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f042 020a 	orr.w	r2, r2, #10
 8003d02:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f042 0201 	orr.w	r2, r2, #1
 8003d12:	601a      	str	r2, [r3, #0]
 8003d14:	e005      	b.n	8003d22 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003d1e:	2302      	movs	r3, #2
 8003d20:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003d22:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3718      	adds	r7, #24
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}

08003d2c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b085      	sub	sp, #20
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d34:	2300      	movs	r3, #0
 8003d36:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d008      	beq.n	8003d56 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2204      	movs	r2, #4
 8003d48:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e022      	b.n	8003d9c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f022 020e 	bic.w	r2, r2, #14
 8003d64:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 0201 	bic.w	r2, r2, #1
 8003d74:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d7a:	f003 021c 	and.w	r2, r3, #28
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d82:	2101      	movs	r1, #1
 8003d84:	fa01 f202 	lsl.w	r2, r1, r2
 8003d88:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003d9a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3714      	adds	r7, #20
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr

08003da8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003db0:	2300      	movs	r3, #0
 8003db2:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d005      	beq.n	8003dcc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2204      	movs	r2, #4
 8003dc4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	73fb      	strb	r3, [r7, #15]
 8003dca:	e029      	b.n	8003e20 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f022 020e 	bic.w	r2, r2, #14
 8003dda:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f022 0201 	bic.w	r2, r2, #1
 8003dea:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003df0:	f003 021c 	and.w	r2, r3, #28
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df8:	2101      	movs	r1, #1
 8003dfa:	fa01 f202 	lsl.w	r2, r1, r2
 8003dfe:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2201      	movs	r2, #1
 8003e04:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d003      	beq.n	8003e20 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	4798      	blx	r3
    }
  }
  return status;
 8003e20:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3710      	adds	r7, #16
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}

08003e2a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e2a:	b580      	push	{r7, lr}
 8003e2c:	b084      	sub	sp, #16
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e46:	f003 031c 	and.w	r3, r3, #28
 8003e4a:	2204      	movs	r2, #4
 8003e4c:	409a      	lsls	r2, r3
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	4013      	ands	r3, r2
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d026      	beq.n	8003ea4 <HAL_DMA_IRQHandler+0x7a>
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	f003 0304 	and.w	r3, r3, #4
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d021      	beq.n	8003ea4 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0320 	and.w	r3, r3, #32
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d107      	bne.n	8003e7e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 0204 	bic.w	r2, r2, #4
 8003e7c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e82:	f003 021c 	and.w	r2, r3, #28
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e8a:	2104      	movs	r1, #4
 8003e8c:	fa01 f202 	lsl.w	r2, r1, r2
 8003e90:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d071      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003ea2:	e06c      	b.n	8003f7e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea8:	f003 031c 	and.w	r3, r3, #28
 8003eac:	2202      	movs	r2, #2
 8003eae:	409a      	lsls	r2, r3
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d02e      	beq.n	8003f16 <HAL_DMA_IRQHandler+0xec>
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	f003 0302 	and.w	r3, r3, #2
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d029      	beq.n	8003f16 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0320 	and.w	r3, r3, #32
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d10b      	bne.n	8003ee8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 020a 	bic.w	r2, r2, #10
 8003ede:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eec:	f003 021c 	and.w	r2, r3, #28
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef4:	2102      	movs	r1, #2
 8003ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8003efa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d038      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003f14:	e033      	b.n	8003f7e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f1a:	f003 031c 	and.w	r3, r3, #28
 8003f1e:	2208      	movs	r2, #8
 8003f20:	409a      	lsls	r2, r3
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	4013      	ands	r3, r2
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d02a      	beq.n	8003f80 <HAL_DMA_IRQHandler+0x156>
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	f003 0308 	and.w	r3, r3, #8
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d025      	beq.n	8003f80 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f022 020e 	bic.w	r2, r2, #14
 8003f42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f48:	f003 021c 	and.w	r2, r3, #28
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f50:	2101      	movs	r1, #1
 8003f52:	fa01 f202 	lsl.w	r2, r1, r2
 8003f56:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2201      	movs	r2, #1
 8003f62:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d004      	beq.n	8003f80 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003f7e:	bf00      	nop
 8003f80:	bf00      	nop
}
 8003f82:	3710      	adds	r7, #16
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}

08003f88 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b085      	sub	sp, #20
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	607a      	str	r2, [r7, #4]
 8003f94:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f9a:	f003 021c 	and.w	r2, r3, #28
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa2:	2101      	movs	r1, #1
 8003fa4:	fa01 f202 	lsl.w	r2, r1, r2
 8003fa8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	683a      	ldr	r2, [r7, #0]
 8003fb0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	2b10      	cmp	r3, #16
 8003fb8:	d108      	bne.n	8003fcc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	68ba      	ldr	r2, [r7, #8]
 8003fc8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003fca:	e007      	b.n	8003fdc <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	68ba      	ldr	r2, [r7, #8]
 8003fd2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	60da      	str	r2, [r3, #12]
}
 8003fdc:	bf00      	nop
 8003fde:	3714      	adds	r7, #20
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b087      	sub	sp, #28
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ff6:	e17f      	b.n	80042f8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	2101      	movs	r1, #1
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	fa01 f303 	lsl.w	r3, r1, r3
 8004004:	4013      	ands	r3, r2
 8004006:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2b00      	cmp	r3, #0
 800400c:	f000 8171 	beq.w	80042f2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f003 0303 	and.w	r3, r3, #3
 8004018:	2b01      	cmp	r3, #1
 800401a:	d005      	beq.n	8004028 <HAL_GPIO_Init+0x40>
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f003 0303 	and.w	r3, r3, #3
 8004024:	2b02      	cmp	r3, #2
 8004026:	d130      	bne.n	800408a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	005b      	lsls	r3, r3, #1
 8004032:	2203      	movs	r2, #3
 8004034:	fa02 f303 	lsl.w	r3, r2, r3
 8004038:	43db      	mvns	r3, r3
 800403a:	693a      	ldr	r2, [r7, #16]
 800403c:	4013      	ands	r3, r2
 800403e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	68da      	ldr	r2, [r3, #12]
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	005b      	lsls	r3, r3, #1
 8004048:	fa02 f303 	lsl.w	r3, r2, r3
 800404c:	693a      	ldr	r2, [r7, #16]
 800404e:	4313      	orrs	r3, r2
 8004050:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800405e:	2201      	movs	r2, #1
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	fa02 f303 	lsl.w	r3, r2, r3
 8004066:	43db      	mvns	r3, r3
 8004068:	693a      	ldr	r2, [r7, #16]
 800406a:	4013      	ands	r3, r2
 800406c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	091b      	lsrs	r3, r3, #4
 8004074:	f003 0201 	and.w	r2, r3, #1
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	fa02 f303 	lsl.w	r3, r2, r3
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	4313      	orrs	r3, r2
 8004082:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	693a      	ldr	r2, [r7, #16]
 8004088:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	f003 0303 	and.w	r3, r3, #3
 8004092:	2b03      	cmp	r3, #3
 8004094:	d118      	bne.n	80040c8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800409c:	2201      	movs	r2, #1
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	fa02 f303 	lsl.w	r3, r2, r3
 80040a4:	43db      	mvns	r3, r3
 80040a6:	693a      	ldr	r2, [r7, #16]
 80040a8:	4013      	ands	r3, r2
 80040aa:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	08db      	lsrs	r3, r3, #3
 80040b2:	f003 0201 	and.w	r2, r3, #1
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	fa02 f303 	lsl.w	r3, r2, r3
 80040bc:	693a      	ldr	r2, [r7, #16]
 80040be:	4313      	orrs	r3, r2
 80040c0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	693a      	ldr	r2, [r7, #16]
 80040c6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f003 0303 	and.w	r3, r3, #3
 80040d0:	2b03      	cmp	r3, #3
 80040d2:	d017      	beq.n	8004104 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	005b      	lsls	r3, r3, #1
 80040de:	2203      	movs	r2, #3
 80040e0:	fa02 f303 	lsl.w	r3, r2, r3
 80040e4:	43db      	mvns	r3, r3
 80040e6:	693a      	ldr	r2, [r7, #16]
 80040e8:	4013      	ands	r3, r2
 80040ea:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	689a      	ldr	r2, [r3, #8]
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	005b      	lsls	r3, r3, #1
 80040f4:	fa02 f303 	lsl.w	r3, r2, r3
 80040f8:	693a      	ldr	r2, [r7, #16]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	693a      	ldr	r2, [r7, #16]
 8004102:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f003 0303 	and.w	r3, r3, #3
 800410c:	2b02      	cmp	r3, #2
 800410e:	d123      	bne.n	8004158 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	08da      	lsrs	r2, r3, #3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	3208      	adds	r2, #8
 8004118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800411c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	f003 0307 	and.w	r3, r3, #7
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	220f      	movs	r2, #15
 8004128:	fa02 f303 	lsl.w	r3, r2, r3
 800412c:	43db      	mvns	r3, r3
 800412e:	693a      	ldr	r2, [r7, #16]
 8004130:	4013      	ands	r3, r2
 8004132:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	691a      	ldr	r2, [r3, #16]
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	f003 0307 	and.w	r3, r3, #7
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	fa02 f303 	lsl.w	r3, r2, r3
 8004144:	693a      	ldr	r2, [r7, #16]
 8004146:	4313      	orrs	r3, r2
 8004148:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	08da      	lsrs	r2, r3, #3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	3208      	adds	r2, #8
 8004152:	6939      	ldr	r1, [r7, #16]
 8004154:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	005b      	lsls	r3, r3, #1
 8004162:	2203      	movs	r2, #3
 8004164:	fa02 f303 	lsl.w	r3, r2, r3
 8004168:	43db      	mvns	r3, r3
 800416a:	693a      	ldr	r2, [r7, #16]
 800416c:	4013      	ands	r3, r2
 800416e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f003 0203 	and.w	r2, r3, #3
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	005b      	lsls	r3, r3, #1
 800417c:	fa02 f303 	lsl.w	r3, r2, r3
 8004180:	693a      	ldr	r2, [r7, #16]
 8004182:	4313      	orrs	r3, r2
 8004184:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	693a      	ldr	r2, [r7, #16]
 800418a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004194:	2b00      	cmp	r3, #0
 8004196:	f000 80ac 	beq.w	80042f2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800419a:	4b5f      	ldr	r3, [pc, #380]	; (8004318 <HAL_GPIO_Init+0x330>)
 800419c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800419e:	4a5e      	ldr	r2, [pc, #376]	; (8004318 <HAL_GPIO_Init+0x330>)
 80041a0:	f043 0301 	orr.w	r3, r3, #1
 80041a4:	6613      	str	r3, [r2, #96]	; 0x60
 80041a6:	4b5c      	ldr	r3, [pc, #368]	; (8004318 <HAL_GPIO_Init+0x330>)
 80041a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041aa:	f003 0301 	and.w	r3, r3, #1
 80041ae:	60bb      	str	r3, [r7, #8]
 80041b0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80041b2:	4a5a      	ldr	r2, [pc, #360]	; (800431c <HAL_GPIO_Init+0x334>)
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	089b      	lsrs	r3, r3, #2
 80041b8:	3302      	adds	r3, #2
 80041ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041be:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	f003 0303 	and.w	r3, r3, #3
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	220f      	movs	r2, #15
 80041ca:	fa02 f303 	lsl.w	r3, r2, r3
 80041ce:	43db      	mvns	r3, r3
 80041d0:	693a      	ldr	r2, [r7, #16]
 80041d2:	4013      	ands	r3, r2
 80041d4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80041dc:	d025      	beq.n	800422a <HAL_GPIO_Init+0x242>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	4a4f      	ldr	r2, [pc, #316]	; (8004320 <HAL_GPIO_Init+0x338>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d01f      	beq.n	8004226 <HAL_GPIO_Init+0x23e>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a4e      	ldr	r2, [pc, #312]	; (8004324 <HAL_GPIO_Init+0x33c>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d019      	beq.n	8004222 <HAL_GPIO_Init+0x23a>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a4d      	ldr	r2, [pc, #308]	; (8004328 <HAL_GPIO_Init+0x340>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d013      	beq.n	800421e <HAL_GPIO_Init+0x236>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4a4c      	ldr	r2, [pc, #304]	; (800432c <HAL_GPIO_Init+0x344>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d00d      	beq.n	800421a <HAL_GPIO_Init+0x232>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	4a4b      	ldr	r2, [pc, #300]	; (8004330 <HAL_GPIO_Init+0x348>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d007      	beq.n	8004216 <HAL_GPIO_Init+0x22e>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4a4a      	ldr	r2, [pc, #296]	; (8004334 <HAL_GPIO_Init+0x34c>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d101      	bne.n	8004212 <HAL_GPIO_Init+0x22a>
 800420e:	2306      	movs	r3, #6
 8004210:	e00c      	b.n	800422c <HAL_GPIO_Init+0x244>
 8004212:	2307      	movs	r3, #7
 8004214:	e00a      	b.n	800422c <HAL_GPIO_Init+0x244>
 8004216:	2305      	movs	r3, #5
 8004218:	e008      	b.n	800422c <HAL_GPIO_Init+0x244>
 800421a:	2304      	movs	r3, #4
 800421c:	e006      	b.n	800422c <HAL_GPIO_Init+0x244>
 800421e:	2303      	movs	r3, #3
 8004220:	e004      	b.n	800422c <HAL_GPIO_Init+0x244>
 8004222:	2302      	movs	r3, #2
 8004224:	e002      	b.n	800422c <HAL_GPIO_Init+0x244>
 8004226:	2301      	movs	r3, #1
 8004228:	e000      	b.n	800422c <HAL_GPIO_Init+0x244>
 800422a:	2300      	movs	r3, #0
 800422c:	697a      	ldr	r2, [r7, #20]
 800422e:	f002 0203 	and.w	r2, r2, #3
 8004232:	0092      	lsls	r2, r2, #2
 8004234:	4093      	lsls	r3, r2
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	4313      	orrs	r3, r2
 800423a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800423c:	4937      	ldr	r1, [pc, #220]	; (800431c <HAL_GPIO_Init+0x334>)
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	089b      	lsrs	r3, r3, #2
 8004242:	3302      	adds	r3, #2
 8004244:	693a      	ldr	r2, [r7, #16]
 8004246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800424a:	4b3b      	ldr	r3, [pc, #236]	; (8004338 <HAL_GPIO_Init+0x350>)
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	43db      	mvns	r3, r3
 8004254:	693a      	ldr	r2, [r7, #16]
 8004256:	4013      	ands	r3, r2
 8004258:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	4313      	orrs	r3, r2
 800426c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800426e:	4a32      	ldr	r2, [pc, #200]	; (8004338 <HAL_GPIO_Init+0x350>)
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004274:	4b30      	ldr	r3, [pc, #192]	; (8004338 <HAL_GPIO_Init+0x350>)
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	43db      	mvns	r3, r3
 800427e:	693a      	ldr	r2, [r7, #16]
 8004280:	4013      	ands	r3, r2
 8004282:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d003      	beq.n	8004298 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004290:	693a      	ldr	r2, [r7, #16]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	4313      	orrs	r3, r2
 8004296:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004298:	4a27      	ldr	r2, [pc, #156]	; (8004338 <HAL_GPIO_Init+0x350>)
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800429e:	4b26      	ldr	r3, [pc, #152]	; (8004338 <HAL_GPIO_Init+0x350>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	43db      	mvns	r3, r3
 80042a8:	693a      	ldr	r2, [r7, #16]
 80042aa:	4013      	ands	r3, r2
 80042ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d003      	beq.n	80042c2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80042ba:	693a      	ldr	r2, [r7, #16]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	4313      	orrs	r3, r2
 80042c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80042c2:	4a1d      	ldr	r2, [pc, #116]	; (8004338 <HAL_GPIO_Init+0x350>)
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80042c8:	4b1b      	ldr	r3, [pc, #108]	; (8004338 <HAL_GPIO_Init+0x350>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	43db      	mvns	r3, r3
 80042d2:	693a      	ldr	r2, [r7, #16]
 80042d4:	4013      	ands	r3, r2
 80042d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d003      	beq.n	80042ec <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80042e4:	693a      	ldr	r2, [r7, #16]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80042ec:	4a12      	ldr	r2, [pc, #72]	; (8004338 <HAL_GPIO_Init+0x350>)
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	3301      	adds	r3, #1
 80042f6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004302:	2b00      	cmp	r3, #0
 8004304:	f47f ae78 	bne.w	8003ff8 <HAL_GPIO_Init+0x10>
  }
}
 8004308:	bf00      	nop
 800430a:	bf00      	nop
 800430c:	371c      	adds	r7, #28
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	40021000 	.word	0x40021000
 800431c:	40010000 	.word	0x40010000
 8004320:	48000400 	.word	0x48000400
 8004324:	48000800 	.word	0x48000800
 8004328:	48000c00 	.word	0x48000c00
 800432c:	48001000 	.word	0x48001000
 8004330:	48001400 	.word	0x48001400
 8004334:	48001800 	.word	0x48001800
 8004338:	40010400 	.word	0x40010400

0800433c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
 8004344:	460b      	mov	r3, r1
 8004346:	807b      	strh	r3, [r7, #2]
 8004348:	4613      	mov	r3, r2
 800434a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800434c:	787b      	ldrb	r3, [r7, #1]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d003      	beq.n	800435a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004352:	887a      	ldrh	r2, [r7, #2]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004358:	e002      	b.n	8004360 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800435a:	887a      	ldrh	r2, [r7, #2]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004360:	bf00      	nop
 8004362:	370c      	adds	r7, #12
 8004364:	46bd      	mov	sp, r7
 8004366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436a:	4770      	bx	lr

0800436c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800436c:	b480      	push	{r7}
 800436e:	b085      	sub	sp, #20
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	460b      	mov	r3, r1
 8004376:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	695b      	ldr	r3, [r3, #20]
 800437c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800437e:	887a      	ldrh	r2, [r7, #2]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	4013      	ands	r3, r2
 8004384:	041a      	lsls	r2, r3, #16
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	43d9      	mvns	r1, r3
 800438a:	887b      	ldrh	r3, [r7, #2]
 800438c:	400b      	ands	r3, r1
 800438e:	431a      	orrs	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	619a      	str	r2, [r3, #24]
}
 8004394:	bf00      	nop
 8004396:	3714      	adds	r7, #20
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr

080043a0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80043a0:	b480      	push	{r7}
 80043a2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80043a4:	4b04      	ldr	r3, [pc, #16]	; (80043b8 <HAL_PWREx_GetVoltageRange+0x18>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr
 80043b6:	bf00      	nop
 80043b8:	40007000 	.word	0x40007000

080043bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80043bc:	b480      	push	{r7}
 80043be:	b085      	sub	sp, #20
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043ca:	d130      	bne.n	800442e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80043cc:	4b23      	ldr	r3, [pc, #140]	; (800445c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80043d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043d8:	d038      	beq.n	800444c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80043da:	4b20      	ldr	r3, [pc, #128]	; (800445c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80043e2:	4a1e      	ldr	r2, [pc, #120]	; (800445c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80043e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80043e8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80043ea:	4b1d      	ldr	r3, [pc, #116]	; (8004460 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	2232      	movs	r2, #50	; 0x32
 80043f0:	fb02 f303 	mul.w	r3, r2, r3
 80043f4:	4a1b      	ldr	r2, [pc, #108]	; (8004464 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80043f6:	fba2 2303 	umull	r2, r3, r2, r3
 80043fa:	0c9b      	lsrs	r3, r3, #18
 80043fc:	3301      	adds	r3, #1
 80043fe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004400:	e002      	b.n	8004408 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	3b01      	subs	r3, #1
 8004406:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004408:	4b14      	ldr	r3, [pc, #80]	; (800445c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800440a:	695b      	ldr	r3, [r3, #20]
 800440c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004410:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004414:	d102      	bne.n	800441c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d1f2      	bne.n	8004402 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800441c:	4b0f      	ldr	r3, [pc, #60]	; (800445c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800441e:	695b      	ldr	r3, [r3, #20]
 8004420:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004424:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004428:	d110      	bne.n	800444c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e00f      	b.n	800444e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800442e:	4b0b      	ldr	r3, [pc, #44]	; (800445c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004436:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800443a:	d007      	beq.n	800444c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800443c:	4b07      	ldr	r3, [pc, #28]	; (800445c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004444:	4a05      	ldr	r2, [pc, #20]	; (800445c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004446:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800444a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3714      	adds	r7, #20
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	40007000 	.word	0x40007000
 8004460:	20000000 	.word	0x20000000
 8004464:	431bde83 	.word	0x431bde83

08004468 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b088      	sub	sp, #32
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d101      	bne.n	800447a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e3c6      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800447a:	4ba1      	ldr	r3, [pc, #644]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f003 030c 	and.w	r3, r3, #12
 8004482:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004484:	4b9e      	ldr	r3, [pc, #632]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	f003 0303 	and.w	r3, r3, #3
 800448c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0310 	and.w	r3, r3, #16
 8004496:	2b00      	cmp	r3, #0
 8004498:	f000 80e4 	beq.w	8004664 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800449c:	69bb      	ldr	r3, [r7, #24]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d007      	beq.n	80044b2 <HAL_RCC_OscConfig+0x4a>
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	2b0c      	cmp	r3, #12
 80044a6:	f040 808b 	bne.w	80045c0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	f040 8087 	bne.w	80045c0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80044b2:	4b93      	ldr	r3, [pc, #588]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 0302 	and.w	r3, r3, #2
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d005      	beq.n	80044ca <HAL_RCC_OscConfig+0x62>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	699b      	ldr	r3, [r3, #24]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d101      	bne.n	80044ca <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e39e      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a1a      	ldr	r2, [r3, #32]
 80044ce:	4b8c      	ldr	r3, [pc, #560]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0308 	and.w	r3, r3, #8
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d004      	beq.n	80044e4 <HAL_RCC_OscConfig+0x7c>
 80044da:	4b89      	ldr	r3, [pc, #548]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044e2:	e005      	b.n	80044f0 <HAL_RCC_OscConfig+0x88>
 80044e4:	4b86      	ldr	r3, [pc, #536]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80044e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044ea:	091b      	lsrs	r3, r3, #4
 80044ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d223      	bcs.n	800453c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a1b      	ldr	r3, [r3, #32]
 80044f8:	4618      	mov	r0, r3
 80044fa:	f000 fd53 	bl	8004fa4 <RCC_SetFlashLatencyFromMSIRange>
 80044fe:	4603      	mov	r3, r0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d001      	beq.n	8004508 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e37f      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004508:	4b7d      	ldr	r3, [pc, #500]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a7c      	ldr	r2, [pc, #496]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 800450e:	f043 0308 	orr.w	r3, r3, #8
 8004512:	6013      	str	r3, [r2, #0]
 8004514:	4b7a      	ldr	r3, [pc, #488]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a1b      	ldr	r3, [r3, #32]
 8004520:	4977      	ldr	r1, [pc, #476]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 8004522:	4313      	orrs	r3, r2
 8004524:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004526:	4b76      	ldr	r3, [pc, #472]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	69db      	ldr	r3, [r3, #28]
 8004532:	021b      	lsls	r3, r3, #8
 8004534:	4972      	ldr	r1, [pc, #456]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 8004536:	4313      	orrs	r3, r2
 8004538:	604b      	str	r3, [r1, #4]
 800453a:	e025      	b.n	8004588 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800453c:	4b70      	ldr	r3, [pc, #448]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a6f      	ldr	r2, [pc, #444]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 8004542:	f043 0308 	orr.w	r3, r3, #8
 8004546:	6013      	str	r3, [r2, #0]
 8004548:	4b6d      	ldr	r3, [pc, #436]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a1b      	ldr	r3, [r3, #32]
 8004554:	496a      	ldr	r1, [pc, #424]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 8004556:	4313      	orrs	r3, r2
 8004558:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800455a:	4b69      	ldr	r3, [pc, #420]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	69db      	ldr	r3, [r3, #28]
 8004566:	021b      	lsls	r3, r3, #8
 8004568:	4965      	ldr	r1, [pc, #404]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 800456a:	4313      	orrs	r3, r2
 800456c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d109      	bne.n	8004588 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a1b      	ldr	r3, [r3, #32]
 8004578:	4618      	mov	r0, r3
 800457a:	f000 fd13 	bl	8004fa4 <RCC_SetFlashLatencyFromMSIRange>
 800457e:	4603      	mov	r3, r0
 8004580:	2b00      	cmp	r3, #0
 8004582:	d001      	beq.n	8004588 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	e33f      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004588:	f000 fc48 	bl	8004e1c <HAL_RCC_GetSysClockFreq>
 800458c:	4602      	mov	r2, r0
 800458e:	4b5c      	ldr	r3, [pc, #368]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	091b      	lsrs	r3, r3, #4
 8004594:	f003 030f 	and.w	r3, r3, #15
 8004598:	495a      	ldr	r1, [pc, #360]	; (8004704 <HAL_RCC_OscConfig+0x29c>)
 800459a:	5ccb      	ldrb	r3, [r1, r3]
 800459c:	f003 031f 	and.w	r3, r3, #31
 80045a0:	fa22 f303 	lsr.w	r3, r2, r3
 80045a4:	4a58      	ldr	r2, [pc, #352]	; (8004708 <HAL_RCC_OscConfig+0x2a0>)
 80045a6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80045a8:	4b58      	ldr	r3, [pc, #352]	; (800470c <HAL_RCC_OscConfig+0x2a4>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4618      	mov	r0, r3
 80045ae:	f7fd fa6f 	bl	8001a90 <HAL_InitTick>
 80045b2:	4603      	mov	r3, r0
 80045b4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80045b6:	7bfb      	ldrb	r3, [r7, #15]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d052      	beq.n	8004662 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80045bc:	7bfb      	ldrb	r3, [r7, #15]
 80045be:	e323      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	699b      	ldr	r3, [r3, #24]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d032      	beq.n	800462e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80045c8:	4b4d      	ldr	r3, [pc, #308]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a4c      	ldr	r2, [pc, #304]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80045ce:	f043 0301 	orr.w	r3, r3, #1
 80045d2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045d4:	f7fd faac 	bl	8001b30 <HAL_GetTick>
 80045d8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045da:	e008      	b.n	80045ee <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045dc:	f7fd faa8 	bl	8001b30 <HAL_GetTick>
 80045e0:	4602      	mov	r2, r0
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	2b02      	cmp	r3, #2
 80045e8:	d901      	bls.n	80045ee <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80045ea:	2303      	movs	r3, #3
 80045ec:	e30c      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045ee:	4b44      	ldr	r3, [pc, #272]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0302 	and.w	r3, r3, #2
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d0f0      	beq.n	80045dc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045fa:	4b41      	ldr	r3, [pc, #260]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a40      	ldr	r2, [pc, #256]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 8004600:	f043 0308 	orr.w	r3, r3, #8
 8004604:	6013      	str	r3, [r2, #0]
 8004606:	4b3e      	ldr	r3, [pc, #248]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a1b      	ldr	r3, [r3, #32]
 8004612:	493b      	ldr	r1, [pc, #236]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 8004614:	4313      	orrs	r3, r2
 8004616:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004618:	4b39      	ldr	r3, [pc, #228]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	69db      	ldr	r3, [r3, #28]
 8004624:	021b      	lsls	r3, r3, #8
 8004626:	4936      	ldr	r1, [pc, #216]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 8004628:	4313      	orrs	r3, r2
 800462a:	604b      	str	r3, [r1, #4]
 800462c:	e01a      	b.n	8004664 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800462e:	4b34      	ldr	r3, [pc, #208]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a33      	ldr	r2, [pc, #204]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 8004634:	f023 0301 	bic.w	r3, r3, #1
 8004638:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800463a:	f7fd fa79 	bl	8001b30 <HAL_GetTick>
 800463e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004640:	e008      	b.n	8004654 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004642:	f7fd fa75 	bl	8001b30 <HAL_GetTick>
 8004646:	4602      	mov	r2, r0
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	2b02      	cmp	r3, #2
 800464e:	d901      	bls.n	8004654 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004650:	2303      	movs	r3, #3
 8004652:	e2d9      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004654:	4b2a      	ldr	r3, [pc, #168]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0302 	and.w	r3, r3, #2
 800465c:	2b00      	cmp	r3, #0
 800465e:	d1f0      	bne.n	8004642 <HAL_RCC_OscConfig+0x1da>
 8004660:	e000      	b.n	8004664 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004662:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0301 	and.w	r3, r3, #1
 800466c:	2b00      	cmp	r3, #0
 800466e:	d074      	beq.n	800475a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004670:	69bb      	ldr	r3, [r7, #24]
 8004672:	2b08      	cmp	r3, #8
 8004674:	d005      	beq.n	8004682 <HAL_RCC_OscConfig+0x21a>
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	2b0c      	cmp	r3, #12
 800467a:	d10e      	bne.n	800469a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	2b03      	cmp	r3, #3
 8004680:	d10b      	bne.n	800469a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004682:	4b1f      	ldr	r3, [pc, #124]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d064      	beq.n	8004758 <HAL_RCC_OscConfig+0x2f0>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d160      	bne.n	8004758 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e2b6      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046a2:	d106      	bne.n	80046b2 <HAL_RCC_OscConfig+0x24a>
 80046a4:	4b16      	ldr	r3, [pc, #88]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a15      	ldr	r2, [pc, #84]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80046aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046ae:	6013      	str	r3, [r2, #0]
 80046b0:	e01d      	b.n	80046ee <HAL_RCC_OscConfig+0x286>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80046ba:	d10c      	bne.n	80046d6 <HAL_RCC_OscConfig+0x26e>
 80046bc:	4b10      	ldr	r3, [pc, #64]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a0f      	ldr	r2, [pc, #60]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80046c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80046c6:	6013      	str	r3, [r2, #0]
 80046c8:	4b0d      	ldr	r3, [pc, #52]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a0c      	ldr	r2, [pc, #48]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80046ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046d2:	6013      	str	r3, [r2, #0]
 80046d4:	e00b      	b.n	80046ee <HAL_RCC_OscConfig+0x286>
 80046d6:	4b0a      	ldr	r3, [pc, #40]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a09      	ldr	r2, [pc, #36]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80046dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046e0:	6013      	str	r3, [r2, #0]
 80046e2:	4b07      	ldr	r3, [pc, #28]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a06      	ldr	r2, [pc, #24]	; (8004700 <HAL_RCC_OscConfig+0x298>)
 80046e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046ec:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d01c      	beq.n	8004730 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f6:	f7fd fa1b 	bl	8001b30 <HAL_GetTick>
 80046fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046fc:	e011      	b.n	8004722 <HAL_RCC_OscConfig+0x2ba>
 80046fe:	bf00      	nop
 8004700:	40021000 	.word	0x40021000
 8004704:	08009af4 	.word	0x08009af4
 8004708:	20000000 	.word	0x20000000
 800470c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004710:	f7fd fa0e 	bl	8001b30 <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	2b64      	cmp	r3, #100	; 0x64
 800471c:	d901      	bls.n	8004722 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800471e:	2303      	movs	r3, #3
 8004720:	e272      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004722:	4baf      	ldr	r3, [pc, #700]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d0f0      	beq.n	8004710 <HAL_RCC_OscConfig+0x2a8>
 800472e:	e014      	b.n	800475a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004730:	f7fd f9fe 	bl	8001b30 <HAL_GetTick>
 8004734:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004736:	e008      	b.n	800474a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004738:	f7fd f9fa 	bl	8001b30 <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	2b64      	cmp	r3, #100	; 0x64
 8004744:	d901      	bls.n	800474a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e25e      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800474a:	4ba5      	ldr	r3, [pc, #660]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1f0      	bne.n	8004738 <HAL_RCC_OscConfig+0x2d0>
 8004756:	e000      	b.n	800475a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004758:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	2b00      	cmp	r3, #0
 8004764:	d060      	beq.n	8004828 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	2b04      	cmp	r3, #4
 800476a:	d005      	beq.n	8004778 <HAL_RCC_OscConfig+0x310>
 800476c:	69bb      	ldr	r3, [r7, #24]
 800476e:	2b0c      	cmp	r3, #12
 8004770:	d119      	bne.n	80047a6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	2b02      	cmp	r3, #2
 8004776:	d116      	bne.n	80047a6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004778:	4b99      	ldr	r3, [pc, #612]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004780:	2b00      	cmp	r3, #0
 8004782:	d005      	beq.n	8004790 <HAL_RCC_OscConfig+0x328>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d101      	bne.n	8004790 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e23b      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004790:	4b93      	ldr	r3, [pc, #588]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	691b      	ldr	r3, [r3, #16]
 800479c:	061b      	lsls	r3, r3, #24
 800479e:	4990      	ldr	r1, [pc, #576]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047a4:	e040      	b.n	8004828 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d023      	beq.n	80047f6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047ae:	4b8c      	ldr	r3, [pc, #560]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a8b      	ldr	r2, [pc, #556]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 80047b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ba:	f7fd f9b9 	bl	8001b30 <HAL_GetTick>
 80047be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047c0:	e008      	b.n	80047d4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047c2:	f7fd f9b5 	bl	8001b30 <HAL_GetTick>
 80047c6:	4602      	mov	r2, r0
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	1ad3      	subs	r3, r2, r3
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d901      	bls.n	80047d4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80047d0:	2303      	movs	r3, #3
 80047d2:	e219      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047d4:	4b82      	ldr	r3, [pc, #520]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d0f0      	beq.n	80047c2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047e0:	4b7f      	ldr	r3, [pc, #508]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	691b      	ldr	r3, [r3, #16]
 80047ec:	061b      	lsls	r3, r3, #24
 80047ee:	497c      	ldr	r1, [pc, #496]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 80047f0:	4313      	orrs	r3, r2
 80047f2:	604b      	str	r3, [r1, #4]
 80047f4:	e018      	b.n	8004828 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047f6:	4b7a      	ldr	r3, [pc, #488]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a79      	ldr	r2, [pc, #484]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 80047fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004800:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004802:	f7fd f995 	bl	8001b30 <HAL_GetTick>
 8004806:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004808:	e008      	b.n	800481c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800480a:	f7fd f991 	bl	8001b30 <HAL_GetTick>
 800480e:	4602      	mov	r2, r0
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	1ad3      	subs	r3, r2, r3
 8004814:	2b02      	cmp	r3, #2
 8004816:	d901      	bls.n	800481c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004818:	2303      	movs	r3, #3
 800481a:	e1f5      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800481c:	4b70      	ldr	r3, [pc, #448]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004824:	2b00      	cmp	r3, #0
 8004826:	d1f0      	bne.n	800480a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0308 	and.w	r3, r3, #8
 8004830:	2b00      	cmp	r3, #0
 8004832:	d03c      	beq.n	80048ae <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	695b      	ldr	r3, [r3, #20]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d01c      	beq.n	8004876 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800483c:	4b68      	ldr	r3, [pc, #416]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 800483e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004842:	4a67      	ldr	r2, [pc, #412]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 8004844:	f043 0301 	orr.w	r3, r3, #1
 8004848:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800484c:	f7fd f970 	bl	8001b30 <HAL_GetTick>
 8004850:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004852:	e008      	b.n	8004866 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004854:	f7fd f96c 	bl	8001b30 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	2b02      	cmp	r3, #2
 8004860:	d901      	bls.n	8004866 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e1d0      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004866:	4b5e      	ldr	r3, [pc, #376]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 8004868:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800486c:	f003 0302 	and.w	r3, r3, #2
 8004870:	2b00      	cmp	r3, #0
 8004872:	d0ef      	beq.n	8004854 <HAL_RCC_OscConfig+0x3ec>
 8004874:	e01b      	b.n	80048ae <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004876:	4b5a      	ldr	r3, [pc, #360]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 8004878:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800487c:	4a58      	ldr	r2, [pc, #352]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 800487e:	f023 0301 	bic.w	r3, r3, #1
 8004882:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004886:	f7fd f953 	bl	8001b30 <HAL_GetTick>
 800488a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800488c:	e008      	b.n	80048a0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800488e:	f7fd f94f 	bl	8001b30 <HAL_GetTick>
 8004892:	4602      	mov	r2, r0
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	1ad3      	subs	r3, r2, r3
 8004898:	2b02      	cmp	r3, #2
 800489a:	d901      	bls.n	80048a0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800489c:	2303      	movs	r3, #3
 800489e:	e1b3      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80048a0:	4b4f      	ldr	r3, [pc, #316]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 80048a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048a6:	f003 0302 	and.w	r3, r3, #2
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d1ef      	bne.n	800488e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0304 	and.w	r3, r3, #4
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	f000 80a6 	beq.w	8004a08 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048bc:	2300      	movs	r3, #0
 80048be:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80048c0:	4b47      	ldr	r3, [pc, #284]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 80048c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d10d      	bne.n	80048e8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048cc:	4b44      	ldr	r3, [pc, #272]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 80048ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048d0:	4a43      	ldr	r2, [pc, #268]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 80048d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048d6:	6593      	str	r3, [r2, #88]	; 0x58
 80048d8:	4b41      	ldr	r3, [pc, #260]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 80048da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048e0:	60bb      	str	r3, [r7, #8]
 80048e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048e4:	2301      	movs	r3, #1
 80048e6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048e8:	4b3e      	ldr	r3, [pc, #248]	; (80049e4 <HAL_RCC_OscConfig+0x57c>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d118      	bne.n	8004926 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048f4:	4b3b      	ldr	r3, [pc, #236]	; (80049e4 <HAL_RCC_OscConfig+0x57c>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a3a      	ldr	r2, [pc, #232]	; (80049e4 <HAL_RCC_OscConfig+0x57c>)
 80048fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004900:	f7fd f916 	bl	8001b30 <HAL_GetTick>
 8004904:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004906:	e008      	b.n	800491a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004908:	f7fd f912 	bl	8001b30 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b02      	cmp	r3, #2
 8004914:	d901      	bls.n	800491a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e176      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800491a:	4b32      	ldr	r3, [pc, #200]	; (80049e4 <HAL_RCC_OscConfig+0x57c>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004922:	2b00      	cmp	r3, #0
 8004924:	d0f0      	beq.n	8004908 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d108      	bne.n	8004940 <HAL_RCC_OscConfig+0x4d8>
 800492e:	4b2c      	ldr	r3, [pc, #176]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 8004930:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004934:	4a2a      	ldr	r2, [pc, #168]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 8004936:	f043 0301 	orr.w	r3, r3, #1
 800493a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800493e:	e024      	b.n	800498a <HAL_RCC_OscConfig+0x522>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	2b05      	cmp	r3, #5
 8004946:	d110      	bne.n	800496a <HAL_RCC_OscConfig+0x502>
 8004948:	4b25      	ldr	r3, [pc, #148]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 800494a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800494e:	4a24      	ldr	r2, [pc, #144]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 8004950:	f043 0304 	orr.w	r3, r3, #4
 8004954:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004958:	4b21      	ldr	r3, [pc, #132]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 800495a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800495e:	4a20      	ldr	r2, [pc, #128]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 8004960:	f043 0301 	orr.w	r3, r3, #1
 8004964:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004968:	e00f      	b.n	800498a <HAL_RCC_OscConfig+0x522>
 800496a:	4b1d      	ldr	r3, [pc, #116]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 800496c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004970:	4a1b      	ldr	r2, [pc, #108]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 8004972:	f023 0301 	bic.w	r3, r3, #1
 8004976:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800497a:	4b19      	ldr	r3, [pc, #100]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 800497c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004980:	4a17      	ldr	r2, [pc, #92]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 8004982:	f023 0304 	bic.w	r3, r3, #4
 8004986:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d016      	beq.n	80049c0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004992:	f7fd f8cd 	bl	8001b30 <HAL_GetTick>
 8004996:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004998:	e00a      	b.n	80049b0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800499a:	f7fd f8c9 	bl	8001b30 <HAL_GetTick>
 800499e:	4602      	mov	r2, r0
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d901      	bls.n	80049b0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80049ac:	2303      	movs	r3, #3
 80049ae:	e12b      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049b0:	4b0b      	ldr	r3, [pc, #44]	; (80049e0 <HAL_RCC_OscConfig+0x578>)
 80049b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049b6:	f003 0302 	and.w	r3, r3, #2
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d0ed      	beq.n	800499a <HAL_RCC_OscConfig+0x532>
 80049be:	e01a      	b.n	80049f6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049c0:	f7fd f8b6 	bl	8001b30 <HAL_GetTick>
 80049c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049c6:	e00f      	b.n	80049e8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049c8:	f7fd f8b2 	bl	8001b30 <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d906      	bls.n	80049e8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80049da:	2303      	movs	r3, #3
 80049dc:	e114      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
 80049de:	bf00      	nop
 80049e0:	40021000 	.word	0x40021000
 80049e4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049e8:	4b89      	ldr	r3, [pc, #548]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 80049ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049ee:	f003 0302 	and.w	r3, r3, #2
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d1e8      	bne.n	80049c8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049f6:	7ffb      	ldrb	r3, [r7, #31]
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d105      	bne.n	8004a08 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049fc:	4b84      	ldr	r3, [pc, #528]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 80049fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a00:	4a83      	ldr	r2, [pc, #524]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004a02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a06:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	f000 80fa 	beq.w	8004c06 <HAL_RCC_OscConfig+0x79e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	f040 80d0 	bne.w	8004bbc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004a1c:	4b7c      	ldr	r3, [pc, #496]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	f003 0203 	and.w	r2, r3, #3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d130      	bne.n	8004a92 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a3a:	3b01      	subs	r3, #1
 8004a3c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d127      	bne.n	8004a92 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a4c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d11f      	bne.n	8004a92 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004a5c:	2a07      	cmp	r2, #7
 8004a5e:	bf14      	ite	ne
 8004a60:	2201      	movne	r2, #1
 8004a62:	2200      	moveq	r2, #0
 8004a64:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d113      	bne.n	8004a92 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a74:	085b      	lsrs	r3, r3, #1
 8004a76:	3b01      	subs	r3, #1
 8004a78:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	d109      	bne.n	8004a92 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a88:	085b      	lsrs	r3, r3, #1
 8004a8a:	3b01      	subs	r3, #1
 8004a8c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d06e      	beq.n	8004b70 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	2b0c      	cmp	r3, #12
 8004a96:	d069      	beq.n	8004b6c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004a98:	4b5d      	ldr	r3, [pc, #372]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d105      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004aa4:	4b5a      	ldr	r3, [pc, #360]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d001      	beq.n	8004ab4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e0a9      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004ab4:	4b56      	ldr	r3, [pc, #344]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a55      	ldr	r2, [pc, #340]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004aba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004abe:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004ac0:	f7fd f836 	bl	8001b30 <HAL_GetTick>
 8004ac4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ac6:	e008      	b.n	8004ada <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ac8:	f7fd f832 	bl	8001b30 <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d901      	bls.n	8004ada <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e096      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ada:	4b4d      	ldr	r3, [pc, #308]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d1f0      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ae6:	4b4a      	ldr	r3, [pc, #296]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004ae8:	68da      	ldr	r2, [r3, #12]
 8004aea:	4b4a      	ldr	r3, [pc, #296]	; (8004c14 <HAL_RCC_OscConfig+0x7ac>)
 8004aec:	4013      	ands	r3, r2
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004af6:	3a01      	subs	r2, #1
 8004af8:	0112      	lsls	r2, r2, #4
 8004afa:	4311      	orrs	r1, r2
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004b00:	0212      	lsls	r2, r2, #8
 8004b02:	4311      	orrs	r1, r2
 8004b04:	687a      	ldr	r2, [r7, #4]
 8004b06:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004b08:	0852      	lsrs	r2, r2, #1
 8004b0a:	3a01      	subs	r2, #1
 8004b0c:	0552      	lsls	r2, r2, #21
 8004b0e:	4311      	orrs	r1, r2
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004b14:	0852      	lsrs	r2, r2, #1
 8004b16:	3a01      	subs	r2, #1
 8004b18:	0652      	lsls	r2, r2, #25
 8004b1a:	4311      	orrs	r1, r2
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004b20:	0912      	lsrs	r2, r2, #4
 8004b22:	0452      	lsls	r2, r2, #17
 8004b24:	430a      	orrs	r2, r1
 8004b26:	493a      	ldr	r1, [pc, #232]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004b2c:	4b38      	ldr	r3, [pc, #224]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a37      	ldr	r2, [pc, #220]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004b32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b36:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b38:	4b35      	ldr	r3, [pc, #212]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	4a34      	ldr	r2, [pc, #208]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004b3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b42:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b44:	f7fc fff4 	bl	8001b30 <HAL_GetTick>
 8004b48:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b4a:	e008      	b.n	8004b5e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b4c:	f7fc fff0 	bl	8001b30 <HAL_GetTick>
 8004b50:	4602      	mov	r2, r0
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d901      	bls.n	8004b5e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e054      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b5e:	4b2c      	ldr	r3, [pc, #176]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d0f0      	beq.n	8004b4c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b6a:	e04c      	b.n	8004c06 <HAL_RCC_OscConfig+0x79e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e04b      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b70:	4b27      	ldr	r3, [pc, #156]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d144      	bne.n	8004c06 <HAL_RCC_OscConfig+0x79e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004b7c:	4b24      	ldr	r3, [pc, #144]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a23      	ldr	r2, [pc, #140]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004b82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b86:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b88:	4b21      	ldr	r3, [pc, #132]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	4a20      	ldr	r2, [pc, #128]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004b8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b92:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004b94:	f7fc ffcc 	bl	8001b30 <HAL_GetTick>
 8004b98:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b9a:	e008      	b.n	8004bae <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b9c:	f7fc ffc8 	bl	8001b30 <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d901      	bls.n	8004bae <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e02c      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bae:	4b18      	ldr	r3, [pc, #96]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d0f0      	beq.n	8004b9c <HAL_RCC_OscConfig+0x734>
 8004bba:	e024      	b.n	8004c06 <HAL_RCC_OscConfig+0x79e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004bbc:	69bb      	ldr	r3, [r7, #24]
 8004bbe:	2b0c      	cmp	r3, #12
 8004bc0:	d01f      	beq.n	8004c02 <HAL_RCC_OscConfig+0x79a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bc2:	4b13      	ldr	r3, [pc, #76]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a12      	ldr	r2, [pc, #72]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004bc8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bcc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bce:	f7fc ffaf 	bl	8001b30 <HAL_GetTick>
 8004bd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bd4:	e008      	b.n	8004be8 <HAL_RCC_OscConfig+0x780>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bd6:	f7fc ffab 	bl	8001b30 <HAL_GetTick>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	1ad3      	subs	r3, r2, r3
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	d901      	bls.n	8004be8 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	e00f      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004be8:	4b09      	ldr	r3, [pc, #36]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d1f0      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004bf4:	4b06      	ldr	r3, [pc, #24]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004bf6:	68da      	ldr	r2, [r3, #12]
 8004bf8:	4905      	ldr	r1, [pc, #20]	; (8004c10 <HAL_RCC_OscConfig+0x7a8>)
 8004bfa:	4b07      	ldr	r3, [pc, #28]	; (8004c18 <HAL_RCC_OscConfig+0x7b0>)
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	60cb      	str	r3, [r1, #12]
 8004c00:	e001      	b.n	8004c06 <HAL_RCC_OscConfig+0x79e>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e000      	b.n	8004c08 <HAL_RCC_OscConfig+0x7a0>
      }
    }
  }
  return HAL_OK;
 8004c06:	2300      	movs	r3, #0
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3720      	adds	r7, #32
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	40021000 	.word	0x40021000
 8004c14:	f99d808c 	.word	0xf99d808c
 8004c18:	feeefffc 	.word	0xfeeefffc

08004c1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d101      	bne.n	8004c30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e0e7      	b.n	8004e00 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c30:	4b75      	ldr	r3, [pc, #468]	; (8004e08 <HAL_RCC_ClockConfig+0x1ec>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 0307 	and.w	r3, r3, #7
 8004c38:	683a      	ldr	r2, [r7, #0]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d910      	bls.n	8004c60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c3e:	4b72      	ldr	r3, [pc, #456]	; (8004e08 <HAL_RCC_ClockConfig+0x1ec>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f023 0207 	bic.w	r2, r3, #7
 8004c46:	4970      	ldr	r1, [pc, #448]	; (8004e08 <HAL_RCC_ClockConfig+0x1ec>)
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c4e:	4b6e      	ldr	r3, [pc, #440]	; (8004e08 <HAL_RCC_ClockConfig+0x1ec>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 0307 	and.w	r3, r3, #7
 8004c56:	683a      	ldr	r2, [r7, #0]
 8004c58:	429a      	cmp	r2, r3
 8004c5a:	d001      	beq.n	8004c60 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e0cf      	b.n	8004e00 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0302 	and.w	r3, r3, #2
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d010      	beq.n	8004c8e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	689a      	ldr	r2, [r3, #8]
 8004c70:	4b66      	ldr	r3, [pc, #408]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d908      	bls.n	8004c8e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c7c:	4b63      	ldr	r3, [pc, #396]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	4960      	ldr	r1, [pc, #384]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0301 	and.w	r3, r3, #1
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d04c      	beq.n	8004d34 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	2b03      	cmp	r3, #3
 8004ca0:	d107      	bne.n	8004cb2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ca2:	4b5a      	ldr	r3, [pc, #360]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d121      	bne.n	8004cf2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e0a6      	b.n	8004e00 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d107      	bne.n	8004cca <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004cba:	4b54      	ldr	r3, [pc, #336]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d115      	bne.n	8004cf2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e09a      	b.n	8004e00 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d107      	bne.n	8004ce2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004cd2:	4b4e      	ldr	r3, [pc, #312]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0302 	and.w	r3, r3, #2
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d109      	bne.n	8004cf2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e08e      	b.n	8004e00 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ce2:	4b4a      	ldr	r3, [pc, #296]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d101      	bne.n	8004cf2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e086      	b.n	8004e00 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cf2:	4b46      	ldr	r3, [pc, #280]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	f023 0203 	bic.w	r2, r3, #3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	4943      	ldr	r1, [pc, #268]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d04:	f7fc ff14 	bl	8001b30 <HAL_GetTick>
 8004d08:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d0a:	e00a      	b.n	8004d22 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d0c:	f7fc ff10 	bl	8001b30 <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d901      	bls.n	8004d22 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e06e      	b.n	8004e00 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d22:	4b3a      	ldr	r3, [pc, #232]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	f003 020c 	and.w	r2, r3, #12
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d1eb      	bne.n	8004d0c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0302 	and.w	r3, r3, #2
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d010      	beq.n	8004d62 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	689a      	ldr	r2, [r3, #8]
 8004d44:	4b31      	ldr	r3, [pc, #196]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d208      	bcs.n	8004d62 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d50:	4b2e      	ldr	r3, [pc, #184]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	492b      	ldr	r1, [pc, #172]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d62:	4b29      	ldr	r3, [pc, #164]	; (8004e08 <HAL_RCC_ClockConfig+0x1ec>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 0307 	and.w	r3, r3, #7
 8004d6a:	683a      	ldr	r2, [r7, #0]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d210      	bcs.n	8004d92 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d70:	4b25      	ldr	r3, [pc, #148]	; (8004e08 <HAL_RCC_ClockConfig+0x1ec>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f023 0207 	bic.w	r2, r3, #7
 8004d78:	4923      	ldr	r1, [pc, #140]	; (8004e08 <HAL_RCC_ClockConfig+0x1ec>)
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d80:	4b21      	ldr	r3, [pc, #132]	; (8004e08 <HAL_RCC_ClockConfig+0x1ec>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0307 	and.w	r3, r3, #7
 8004d88:	683a      	ldr	r2, [r7, #0]
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d001      	beq.n	8004d92 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e036      	b.n	8004e00 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0304 	and.w	r3, r3, #4
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d008      	beq.n	8004db0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d9e:	4b1b      	ldr	r3, [pc, #108]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	4918      	ldr	r1, [pc, #96]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004dac:	4313      	orrs	r3, r2
 8004dae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 0308 	and.w	r3, r3, #8
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d009      	beq.n	8004dd0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dbc:	4b13      	ldr	r3, [pc, #76]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	691b      	ldr	r3, [r3, #16]
 8004dc8:	00db      	lsls	r3, r3, #3
 8004dca:	4910      	ldr	r1, [pc, #64]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004dd0:	f000 f824 	bl	8004e1c <HAL_RCC_GetSysClockFreq>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	4b0d      	ldr	r3, [pc, #52]	; (8004e0c <HAL_RCC_ClockConfig+0x1f0>)
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	091b      	lsrs	r3, r3, #4
 8004ddc:	f003 030f 	and.w	r3, r3, #15
 8004de0:	490b      	ldr	r1, [pc, #44]	; (8004e10 <HAL_RCC_ClockConfig+0x1f4>)
 8004de2:	5ccb      	ldrb	r3, [r1, r3]
 8004de4:	f003 031f 	and.w	r3, r3, #31
 8004de8:	fa22 f303 	lsr.w	r3, r2, r3
 8004dec:	4a09      	ldr	r2, [pc, #36]	; (8004e14 <HAL_RCC_ClockConfig+0x1f8>)
 8004dee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004df0:	4b09      	ldr	r3, [pc, #36]	; (8004e18 <HAL_RCC_ClockConfig+0x1fc>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4618      	mov	r0, r3
 8004df6:	f7fc fe4b 	bl	8001a90 <HAL_InitTick>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	72fb      	strb	r3, [r7, #11]

  return status;
 8004dfe:	7afb      	ldrb	r3, [r7, #11]
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3710      	adds	r7, #16
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	40022000 	.word	0x40022000
 8004e0c:	40021000 	.word	0x40021000
 8004e10:	08009af4 	.word	0x08009af4
 8004e14:	20000000 	.word	0x20000000
 8004e18:	20000004 	.word	0x20000004

08004e1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b089      	sub	sp, #36	; 0x24
 8004e20:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004e22:	2300      	movs	r3, #0
 8004e24:	61fb      	str	r3, [r7, #28]
 8004e26:	2300      	movs	r3, #0
 8004e28:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e2a:	4b3e      	ldr	r3, [pc, #248]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f003 030c 	and.w	r3, r3, #12
 8004e32:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e34:	4b3b      	ldr	r3, [pc, #236]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	f003 0303 	and.w	r3, r3, #3
 8004e3c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d005      	beq.n	8004e50 <HAL_RCC_GetSysClockFreq+0x34>
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	2b0c      	cmp	r3, #12
 8004e48:	d121      	bne.n	8004e8e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d11e      	bne.n	8004e8e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004e50:	4b34      	ldr	r3, [pc, #208]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 0308 	and.w	r3, r3, #8
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d107      	bne.n	8004e6c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004e5c:	4b31      	ldr	r3, [pc, #196]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e62:	0a1b      	lsrs	r3, r3, #8
 8004e64:	f003 030f 	and.w	r3, r3, #15
 8004e68:	61fb      	str	r3, [r7, #28]
 8004e6a:	e005      	b.n	8004e78 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004e6c:	4b2d      	ldr	r3, [pc, #180]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	091b      	lsrs	r3, r3, #4
 8004e72:	f003 030f 	and.w	r3, r3, #15
 8004e76:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004e78:	4a2b      	ldr	r2, [pc, #172]	; (8004f28 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e80:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d10d      	bne.n	8004ea4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004e88:	69fb      	ldr	r3, [r7, #28]
 8004e8a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e8c:	e00a      	b.n	8004ea4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	2b04      	cmp	r3, #4
 8004e92:	d102      	bne.n	8004e9a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004e94:	4b25      	ldr	r3, [pc, #148]	; (8004f2c <HAL_RCC_GetSysClockFreq+0x110>)
 8004e96:	61bb      	str	r3, [r7, #24]
 8004e98:	e004      	b.n	8004ea4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	2b08      	cmp	r3, #8
 8004e9e:	d101      	bne.n	8004ea4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ea0:	4b23      	ldr	r3, [pc, #140]	; (8004f30 <HAL_RCC_GetSysClockFreq+0x114>)
 8004ea2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004ea4:	693b      	ldr	r3, [r7, #16]
 8004ea6:	2b0c      	cmp	r3, #12
 8004ea8:	d134      	bne.n	8004f14 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004eaa:	4b1e      	ldr	r3, [pc, #120]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	f003 0303 	and.w	r3, r3, #3
 8004eb2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d003      	beq.n	8004ec2 <HAL_RCC_GetSysClockFreq+0xa6>
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	2b03      	cmp	r3, #3
 8004ebe:	d003      	beq.n	8004ec8 <HAL_RCC_GetSysClockFreq+0xac>
 8004ec0:	e005      	b.n	8004ece <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004ec2:	4b1a      	ldr	r3, [pc, #104]	; (8004f2c <HAL_RCC_GetSysClockFreq+0x110>)
 8004ec4:	617b      	str	r3, [r7, #20]
      break;
 8004ec6:	e005      	b.n	8004ed4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004ec8:	4b19      	ldr	r3, [pc, #100]	; (8004f30 <HAL_RCC_GetSysClockFreq+0x114>)
 8004eca:	617b      	str	r3, [r7, #20]
      break;
 8004ecc:	e002      	b.n	8004ed4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	617b      	str	r3, [r7, #20]
      break;
 8004ed2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004ed4:	4b13      	ldr	r3, [pc, #76]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	091b      	lsrs	r3, r3, #4
 8004eda:	f003 0307 	and.w	r3, r3, #7
 8004ede:	3301      	adds	r3, #1
 8004ee0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004ee2:	4b10      	ldr	r3, [pc, #64]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	0a1b      	lsrs	r3, r3, #8
 8004ee8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	fb02 f203 	mul.w	r2, r2, r3
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ef8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004efa:	4b0a      	ldr	r3, [pc, #40]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x108>)
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	0e5b      	lsrs	r3, r3, #25
 8004f00:	f003 0303 	and.w	r3, r3, #3
 8004f04:	3301      	adds	r3, #1
 8004f06:	005b      	lsls	r3, r3, #1
 8004f08:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004f0a:	697a      	ldr	r2, [r7, #20]
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f12:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004f14:	69bb      	ldr	r3, [r7, #24]
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3724      	adds	r7, #36	; 0x24
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	40021000 	.word	0x40021000
 8004f28:	08009b0c 	.word	0x08009b0c
 8004f2c:	00f42400 	.word	0x00f42400
 8004f30:	007a1200 	.word	0x007a1200

08004f34 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f34:	b480      	push	{r7}
 8004f36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f38:	4b03      	ldr	r3, [pc, #12]	; (8004f48 <HAL_RCC_GetHCLKFreq+0x14>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr
 8004f46:	bf00      	nop
 8004f48:	20000000 	.word	0x20000000

08004f4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004f50:	f7ff fff0 	bl	8004f34 <HAL_RCC_GetHCLKFreq>
 8004f54:	4602      	mov	r2, r0
 8004f56:	4b06      	ldr	r3, [pc, #24]	; (8004f70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	0a1b      	lsrs	r3, r3, #8
 8004f5c:	f003 0307 	and.w	r3, r3, #7
 8004f60:	4904      	ldr	r1, [pc, #16]	; (8004f74 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004f62:	5ccb      	ldrb	r3, [r1, r3]
 8004f64:	f003 031f 	and.w	r3, r3, #31
 8004f68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	bd80      	pop	{r7, pc}
 8004f70:	40021000 	.word	0x40021000
 8004f74:	08009b04 	.word	0x08009b04

08004f78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004f7c:	f7ff ffda 	bl	8004f34 <HAL_RCC_GetHCLKFreq>
 8004f80:	4602      	mov	r2, r0
 8004f82:	4b06      	ldr	r3, [pc, #24]	; (8004f9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	0adb      	lsrs	r3, r3, #11
 8004f88:	f003 0307 	and.w	r3, r3, #7
 8004f8c:	4904      	ldr	r1, [pc, #16]	; (8004fa0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004f8e:	5ccb      	ldrb	r3, [r1, r3]
 8004f90:	f003 031f 	and.w	r3, r3, #31
 8004f94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	40021000 	.word	0x40021000
 8004fa0:	08009b04 	.word	0x08009b04

08004fa4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b086      	sub	sp, #24
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004fac:	2300      	movs	r3, #0
 8004fae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004fb0:	4b2a      	ldr	r3, [pc, #168]	; (800505c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d003      	beq.n	8004fc4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004fbc:	f7ff f9f0 	bl	80043a0 <HAL_PWREx_GetVoltageRange>
 8004fc0:	6178      	str	r0, [r7, #20]
 8004fc2:	e014      	b.n	8004fee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004fc4:	4b25      	ldr	r3, [pc, #148]	; (800505c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fc8:	4a24      	ldr	r2, [pc, #144]	; (800505c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fce:	6593      	str	r3, [r2, #88]	; 0x58
 8004fd0:	4b22      	ldr	r3, [pc, #136]	; (800505c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fd8:	60fb      	str	r3, [r7, #12]
 8004fda:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004fdc:	f7ff f9e0 	bl	80043a0 <HAL_PWREx_GetVoltageRange>
 8004fe0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004fe2:	4b1e      	ldr	r3, [pc, #120]	; (800505c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fe6:	4a1d      	ldr	r2, [pc, #116]	; (800505c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fe8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fec:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ff4:	d10b      	bne.n	800500e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2b80      	cmp	r3, #128	; 0x80
 8004ffa:	d919      	bls.n	8005030 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2ba0      	cmp	r3, #160	; 0xa0
 8005000:	d902      	bls.n	8005008 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005002:	2302      	movs	r3, #2
 8005004:	613b      	str	r3, [r7, #16]
 8005006:	e013      	b.n	8005030 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005008:	2301      	movs	r3, #1
 800500a:	613b      	str	r3, [r7, #16]
 800500c:	e010      	b.n	8005030 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2b80      	cmp	r3, #128	; 0x80
 8005012:	d902      	bls.n	800501a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005014:	2303      	movs	r3, #3
 8005016:	613b      	str	r3, [r7, #16]
 8005018:	e00a      	b.n	8005030 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2b80      	cmp	r3, #128	; 0x80
 800501e:	d102      	bne.n	8005026 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005020:	2302      	movs	r3, #2
 8005022:	613b      	str	r3, [r7, #16]
 8005024:	e004      	b.n	8005030 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2b70      	cmp	r3, #112	; 0x70
 800502a:	d101      	bne.n	8005030 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800502c:	2301      	movs	r3, #1
 800502e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005030:	4b0b      	ldr	r3, [pc, #44]	; (8005060 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f023 0207 	bic.w	r2, r3, #7
 8005038:	4909      	ldr	r1, [pc, #36]	; (8005060 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	4313      	orrs	r3, r2
 800503e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005040:	4b07      	ldr	r3, [pc, #28]	; (8005060 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0307 	and.w	r3, r3, #7
 8005048:	693a      	ldr	r2, [r7, #16]
 800504a:	429a      	cmp	r2, r3
 800504c:	d001      	beq.n	8005052 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e000      	b.n	8005054 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3718      	adds	r7, #24
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}
 800505c:	40021000 	.word	0x40021000
 8005060:	40022000 	.word	0x40022000

08005064 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b086      	sub	sp, #24
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800506c:	2300      	movs	r3, #0
 800506e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005070:	2300      	movs	r3, #0
 8005072:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800507c:	2b00      	cmp	r3, #0
 800507e:	d041      	beq.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005084:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005088:	d02a      	beq.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800508a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800508e:	d824      	bhi.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005090:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005094:	d008      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005096:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800509a:	d81e      	bhi.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x76>
 800509c:	2b00      	cmp	r3, #0
 800509e:	d00a      	beq.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80050a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80050a4:	d010      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80050a6:	e018      	b.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80050a8:	4b86      	ldr	r3, [pc, #536]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050aa:	68db      	ldr	r3, [r3, #12]
 80050ac:	4a85      	ldr	r2, [pc, #532]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050b2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80050b4:	e015      	b.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	3304      	adds	r3, #4
 80050ba:	2100      	movs	r1, #0
 80050bc:	4618      	mov	r0, r3
 80050be:	f000 fabb 	bl	8005638 <RCCEx_PLLSAI1_Config>
 80050c2:	4603      	mov	r3, r0
 80050c4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80050c6:	e00c      	b.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	3320      	adds	r3, #32
 80050cc:	2100      	movs	r1, #0
 80050ce:	4618      	mov	r0, r3
 80050d0:	f000 fba6 	bl	8005820 <RCCEx_PLLSAI2_Config>
 80050d4:	4603      	mov	r3, r0
 80050d6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80050d8:	e003      	b.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	74fb      	strb	r3, [r7, #19]
      break;
 80050de:	e000      	b.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80050e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050e2:	7cfb      	ldrb	r3, [r7, #19]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d10b      	bne.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80050e8:	4b76      	ldr	r3, [pc, #472]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050ee:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80050f6:	4973      	ldr	r1, [pc, #460]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050f8:	4313      	orrs	r3, r2
 80050fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80050fe:	e001      	b.n	8005104 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005100:	7cfb      	ldrb	r3, [r7, #19]
 8005102:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800510c:	2b00      	cmp	r3, #0
 800510e:	d041      	beq.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005114:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005118:	d02a      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800511a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800511e:	d824      	bhi.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005120:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005124:	d008      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005126:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800512a:	d81e      	bhi.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800512c:	2b00      	cmp	r3, #0
 800512e:	d00a      	beq.n	8005146 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005130:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005134:	d010      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005136:	e018      	b.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005138:	4b62      	ldr	r3, [pc, #392]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	4a61      	ldr	r2, [pc, #388]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800513e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005142:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005144:	e015      	b.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	3304      	adds	r3, #4
 800514a:	2100      	movs	r1, #0
 800514c:	4618      	mov	r0, r3
 800514e:	f000 fa73 	bl	8005638 <RCCEx_PLLSAI1_Config>
 8005152:	4603      	mov	r3, r0
 8005154:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005156:	e00c      	b.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	3320      	adds	r3, #32
 800515c:	2100      	movs	r1, #0
 800515e:	4618      	mov	r0, r3
 8005160:	f000 fb5e 	bl	8005820 <RCCEx_PLLSAI2_Config>
 8005164:	4603      	mov	r3, r0
 8005166:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005168:	e003      	b.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	74fb      	strb	r3, [r7, #19]
      break;
 800516e:	e000      	b.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005170:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005172:	7cfb      	ldrb	r3, [r7, #19]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d10b      	bne.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005178:	4b52      	ldr	r3, [pc, #328]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800517a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800517e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005186:	494f      	ldr	r1, [pc, #316]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005188:	4313      	orrs	r3, r2
 800518a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800518e:	e001      	b.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005190:	7cfb      	ldrb	r3, [r7, #19]
 8005192:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800519c:	2b00      	cmp	r3, #0
 800519e:	f000 80a0 	beq.w	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051a2:	2300      	movs	r3, #0
 80051a4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80051a6:	4b47      	ldr	r3, [pc, #284]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d101      	bne.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80051b2:	2301      	movs	r3, #1
 80051b4:	e000      	b.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80051b6:	2300      	movs	r3, #0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d00d      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051bc:	4b41      	ldr	r3, [pc, #260]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051c0:	4a40      	ldr	r2, [pc, #256]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051c6:	6593      	str	r3, [r2, #88]	; 0x58
 80051c8:	4b3e      	ldr	r3, [pc, #248]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051d0:	60bb      	str	r3, [r7, #8]
 80051d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051d4:	2301      	movs	r3, #1
 80051d6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051d8:	4b3b      	ldr	r3, [pc, #236]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a3a      	ldr	r2, [pc, #232]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80051de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80051e4:	f7fc fca4 	bl	8001b30 <HAL_GetTick>
 80051e8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80051ea:	e009      	b.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051ec:	f7fc fca0 	bl	8001b30 <HAL_GetTick>
 80051f0:	4602      	mov	r2, r0
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	2b02      	cmp	r3, #2
 80051f8:	d902      	bls.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80051fa:	2303      	movs	r3, #3
 80051fc:	74fb      	strb	r3, [r7, #19]
        break;
 80051fe:	e005      	b.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005200:	4b31      	ldr	r3, [pc, #196]	; (80052c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005208:	2b00      	cmp	r3, #0
 800520a:	d0ef      	beq.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800520c:	7cfb      	ldrb	r3, [r7, #19]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d15c      	bne.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005212:	4b2c      	ldr	r3, [pc, #176]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005214:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005218:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800521c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d01f      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800522a:	697a      	ldr	r2, [r7, #20]
 800522c:	429a      	cmp	r2, r3
 800522e:	d019      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005230:	4b24      	ldr	r3, [pc, #144]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005232:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005236:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800523a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800523c:	4b21      	ldr	r3, [pc, #132]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800523e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005242:	4a20      	ldr	r2, [pc, #128]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005244:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005248:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800524c:	4b1d      	ldr	r3, [pc, #116]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800524e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005252:	4a1c      	ldr	r2, [pc, #112]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005254:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005258:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800525c:	4a19      	ldr	r2, [pc, #100]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	f003 0301 	and.w	r3, r3, #1
 800526a:	2b00      	cmp	r3, #0
 800526c:	d016      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800526e:	f7fc fc5f 	bl	8001b30 <HAL_GetTick>
 8005272:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005274:	e00b      	b.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005276:	f7fc fc5b 	bl	8001b30 <HAL_GetTick>
 800527a:	4602      	mov	r2, r0
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	1ad3      	subs	r3, r2, r3
 8005280:	f241 3288 	movw	r2, #5000	; 0x1388
 8005284:	4293      	cmp	r3, r2
 8005286:	d902      	bls.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	74fb      	strb	r3, [r7, #19]
            break;
 800528c:	e006      	b.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800528e:	4b0d      	ldr	r3, [pc, #52]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005290:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005294:	f003 0302 	and.w	r3, r3, #2
 8005298:	2b00      	cmp	r3, #0
 800529a:	d0ec      	beq.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800529c:	7cfb      	ldrb	r3, [r7, #19]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d10c      	bne.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052a2:	4b08      	ldr	r3, [pc, #32]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052b2:	4904      	ldr	r1, [pc, #16]	; (80052c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80052ba:	e009      	b.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80052bc:	7cfb      	ldrb	r3, [r7, #19]
 80052be:	74bb      	strb	r3, [r7, #18]
 80052c0:	e006      	b.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80052c2:	bf00      	nop
 80052c4:	40021000 	.word	0x40021000
 80052c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052cc:	7cfb      	ldrb	r3, [r7, #19]
 80052ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80052d0:	7c7b      	ldrb	r3, [r7, #17]
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d105      	bne.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052d6:	4b9e      	ldr	r3, [pc, #632]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052da:	4a9d      	ldr	r2, [pc, #628]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052e0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 0301 	and.w	r3, r3, #1
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d00a      	beq.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80052ee:	4b98      	ldr	r3, [pc, #608]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052f4:	f023 0203 	bic.w	r2, r3, #3
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052fc:	4994      	ldr	r1, [pc, #592]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052fe:	4313      	orrs	r3, r2
 8005300:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0302 	and.w	r3, r3, #2
 800530c:	2b00      	cmp	r3, #0
 800530e:	d00a      	beq.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005310:	4b8f      	ldr	r3, [pc, #572]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005316:	f023 020c 	bic.w	r2, r3, #12
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800531e:	498c      	ldr	r1, [pc, #560]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005320:	4313      	orrs	r3, r2
 8005322:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 0304 	and.w	r3, r3, #4
 800532e:	2b00      	cmp	r3, #0
 8005330:	d00a      	beq.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005332:	4b87      	ldr	r3, [pc, #540]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005334:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005338:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005340:	4983      	ldr	r1, [pc, #524]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005342:	4313      	orrs	r3, r2
 8005344:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 0308 	and.w	r3, r3, #8
 8005350:	2b00      	cmp	r3, #0
 8005352:	d00a      	beq.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005354:	4b7e      	ldr	r3, [pc, #504]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005356:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800535a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005362:	497b      	ldr	r1, [pc, #492]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005364:	4313      	orrs	r3, r2
 8005366:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0310 	and.w	r3, r3, #16
 8005372:	2b00      	cmp	r3, #0
 8005374:	d00a      	beq.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005376:	4b76      	ldr	r3, [pc, #472]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005378:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800537c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005384:	4972      	ldr	r1, [pc, #456]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005386:	4313      	orrs	r3, r2
 8005388:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f003 0320 	and.w	r3, r3, #32
 8005394:	2b00      	cmp	r3, #0
 8005396:	d00a      	beq.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005398:	4b6d      	ldr	r3, [pc, #436]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800539a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800539e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053a6:	496a      	ldr	r1, [pc, #424]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053a8:	4313      	orrs	r3, r2
 80053aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00a      	beq.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80053ba:	4b65      	ldr	r3, [pc, #404]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053c0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053c8:	4961      	ldr	r1, [pc, #388]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053ca:	4313      	orrs	r3, r2
 80053cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d00a      	beq.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80053dc:	4b5c      	ldr	r3, [pc, #368]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053e2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053ea:	4959      	ldr	r1, [pc, #356]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053ec:	4313      	orrs	r3, r2
 80053ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d00a      	beq.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80053fe:	4b54      	ldr	r3, [pc, #336]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005400:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005404:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800540c:	4950      	ldr	r1, [pc, #320]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800540e:	4313      	orrs	r3, r2
 8005410:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800541c:	2b00      	cmp	r3, #0
 800541e:	d00a      	beq.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005420:	4b4b      	ldr	r3, [pc, #300]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005422:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005426:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800542e:	4948      	ldr	r1, [pc, #288]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005430:	4313      	orrs	r3, r2
 8005432:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800543e:	2b00      	cmp	r3, #0
 8005440:	d00a      	beq.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005442:	4b43      	ldr	r3, [pc, #268]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005444:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005448:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005450:	493f      	ldr	r1, [pc, #252]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005452:	4313      	orrs	r3, r2
 8005454:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005460:	2b00      	cmp	r3, #0
 8005462:	d028      	beq.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005464:	4b3a      	ldr	r3, [pc, #232]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005466:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800546a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005472:	4937      	ldr	r1, [pc, #220]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005474:	4313      	orrs	r3, r2
 8005476:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800547e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005482:	d106      	bne.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005484:	4b32      	ldr	r3, [pc, #200]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	4a31      	ldr	r2, [pc, #196]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800548a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800548e:	60d3      	str	r3, [r2, #12]
 8005490:	e011      	b.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005496:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800549a:	d10c      	bne.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	3304      	adds	r3, #4
 80054a0:	2101      	movs	r1, #1
 80054a2:	4618      	mov	r0, r3
 80054a4:	f000 f8c8 	bl	8005638 <RCCEx_PLLSAI1_Config>
 80054a8:	4603      	mov	r3, r0
 80054aa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80054ac:	7cfb      	ldrb	r3, [r7, #19]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d001      	beq.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80054b2:	7cfb      	ldrb	r3, [r7, #19]
 80054b4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d028      	beq.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80054c2:	4b23      	ldr	r3, [pc, #140]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054c8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054d0:	491f      	ldr	r1, [pc, #124]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054d2:	4313      	orrs	r3, r2
 80054d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80054e0:	d106      	bne.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80054e2:	4b1b      	ldr	r3, [pc, #108]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	4a1a      	ldr	r2, [pc, #104]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80054ec:	60d3      	str	r3, [r2, #12]
 80054ee:	e011      	b.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054f4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80054f8:	d10c      	bne.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	3304      	adds	r3, #4
 80054fe:	2101      	movs	r1, #1
 8005500:	4618      	mov	r0, r3
 8005502:	f000 f899 	bl	8005638 <RCCEx_PLLSAI1_Config>
 8005506:	4603      	mov	r3, r0
 8005508:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800550a:	7cfb      	ldrb	r3, [r7, #19]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d001      	beq.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005510:	7cfb      	ldrb	r3, [r7, #19]
 8005512:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800551c:	2b00      	cmp	r3, #0
 800551e:	d02b      	beq.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005520:	4b0b      	ldr	r3, [pc, #44]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005526:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800552e:	4908      	ldr	r1, [pc, #32]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005530:	4313      	orrs	r3, r2
 8005532:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800553a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800553e:	d109      	bne.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005540:	4b03      	ldr	r3, [pc, #12]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	4a02      	ldr	r2, [pc, #8]	; (8005550 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005546:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800554a:	60d3      	str	r3, [r2, #12]
 800554c:	e014      	b.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800554e:	bf00      	nop
 8005550:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005558:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800555c:	d10c      	bne.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	3304      	adds	r3, #4
 8005562:	2101      	movs	r1, #1
 8005564:	4618      	mov	r0, r3
 8005566:	f000 f867 	bl	8005638 <RCCEx_PLLSAI1_Config>
 800556a:	4603      	mov	r3, r0
 800556c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800556e:	7cfb      	ldrb	r3, [r7, #19]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d001      	beq.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005574:	7cfb      	ldrb	r3, [r7, #19]
 8005576:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005580:	2b00      	cmp	r3, #0
 8005582:	d02f      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005584:	4b2b      	ldr	r3, [pc, #172]	; (8005634 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005586:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800558a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005592:	4928      	ldr	r1, [pc, #160]	; (8005634 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005594:	4313      	orrs	r3, r2
 8005596:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800559e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80055a2:	d10d      	bne.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	3304      	adds	r3, #4
 80055a8:	2102      	movs	r1, #2
 80055aa:	4618      	mov	r0, r3
 80055ac:	f000 f844 	bl	8005638 <RCCEx_PLLSAI1_Config>
 80055b0:	4603      	mov	r3, r0
 80055b2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80055b4:	7cfb      	ldrb	r3, [r7, #19]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d014      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80055ba:	7cfb      	ldrb	r3, [r7, #19]
 80055bc:	74bb      	strb	r3, [r7, #18]
 80055be:	e011      	b.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80055c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80055c8:	d10c      	bne.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	3320      	adds	r3, #32
 80055ce:	2102      	movs	r1, #2
 80055d0:	4618      	mov	r0, r3
 80055d2:	f000 f925 	bl	8005820 <RCCEx_PLLSAI2_Config>
 80055d6:	4603      	mov	r3, r0
 80055d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80055da:	7cfb      	ldrb	r3, [r7, #19]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d001      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80055e0:	7cfb      	ldrb	r3, [r7, #19]
 80055e2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d00a      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80055f0:	4b10      	ldr	r3, [pc, #64]	; (8005634 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80055f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055f6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80055fe:	490d      	ldr	r1, [pc, #52]	; (8005634 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005600:	4313      	orrs	r3, r2
 8005602:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800560e:	2b00      	cmp	r3, #0
 8005610:	d00b      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005612:	4b08      	ldr	r3, [pc, #32]	; (8005634 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005614:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005618:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005622:	4904      	ldr	r1, [pc, #16]	; (8005634 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005624:	4313      	orrs	r3, r2
 8005626:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800562a:	7cbb      	ldrb	r3, [r7, #18]
}
 800562c:	4618      	mov	r0, r3
 800562e:	3718      	adds	r7, #24
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}
 8005634:	40021000 	.word	0x40021000

08005638 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b084      	sub	sp, #16
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005642:	2300      	movs	r3, #0
 8005644:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005646:	4b75      	ldr	r3, [pc, #468]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005648:	68db      	ldr	r3, [r3, #12]
 800564a:	f003 0303 	and.w	r3, r3, #3
 800564e:	2b00      	cmp	r3, #0
 8005650:	d018      	beq.n	8005684 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005652:	4b72      	ldr	r3, [pc, #456]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	f003 0203 	and.w	r2, r3, #3
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	429a      	cmp	r2, r3
 8005660:	d10d      	bne.n	800567e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
       ||
 8005666:	2b00      	cmp	r3, #0
 8005668:	d009      	beq.n	800567e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800566a:	4b6c      	ldr	r3, [pc, #432]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	091b      	lsrs	r3, r3, #4
 8005670:	f003 0307 	and.w	r3, r3, #7
 8005674:	1c5a      	adds	r2, r3, #1
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685b      	ldr	r3, [r3, #4]
       ||
 800567a:	429a      	cmp	r2, r3
 800567c:	d047      	beq.n	800570e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	73fb      	strb	r3, [r7, #15]
 8005682:	e044      	b.n	800570e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	2b03      	cmp	r3, #3
 800568a:	d018      	beq.n	80056be <RCCEx_PLLSAI1_Config+0x86>
 800568c:	2b03      	cmp	r3, #3
 800568e:	d825      	bhi.n	80056dc <RCCEx_PLLSAI1_Config+0xa4>
 8005690:	2b01      	cmp	r3, #1
 8005692:	d002      	beq.n	800569a <RCCEx_PLLSAI1_Config+0x62>
 8005694:	2b02      	cmp	r3, #2
 8005696:	d009      	beq.n	80056ac <RCCEx_PLLSAI1_Config+0x74>
 8005698:	e020      	b.n	80056dc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800569a:	4b60      	ldr	r3, [pc, #384]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0302 	and.w	r3, r3, #2
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d11d      	bne.n	80056e2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056aa:	e01a      	b.n	80056e2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80056ac:	4b5b      	ldr	r3, [pc, #364]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d116      	bne.n	80056e6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056bc:	e013      	b.n	80056e6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80056be:	4b57      	ldr	r3, [pc, #348]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d10f      	bne.n	80056ea <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80056ca:	4b54      	ldr	r3, [pc, #336]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d109      	bne.n	80056ea <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80056da:	e006      	b.n	80056ea <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	73fb      	strb	r3, [r7, #15]
      break;
 80056e0:	e004      	b.n	80056ec <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80056e2:	bf00      	nop
 80056e4:	e002      	b.n	80056ec <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80056e6:	bf00      	nop
 80056e8:	e000      	b.n	80056ec <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80056ea:	bf00      	nop
    }

    if(status == HAL_OK)
 80056ec:	7bfb      	ldrb	r3, [r7, #15]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d10d      	bne.n	800570e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80056f2:	4b4a      	ldr	r3, [pc, #296]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 80056f4:	68db      	ldr	r3, [r3, #12]
 80056f6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6819      	ldr	r1, [r3, #0]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	3b01      	subs	r3, #1
 8005704:	011b      	lsls	r3, r3, #4
 8005706:	430b      	orrs	r3, r1
 8005708:	4944      	ldr	r1, [pc, #272]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 800570a:	4313      	orrs	r3, r2
 800570c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800570e:	7bfb      	ldrb	r3, [r7, #15]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d17d      	bne.n	8005810 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005714:	4b41      	ldr	r3, [pc, #260]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a40      	ldr	r2, [pc, #256]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 800571a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800571e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005720:	f7fc fa06 	bl	8001b30 <HAL_GetTick>
 8005724:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005726:	e009      	b.n	800573c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005728:	f7fc fa02 	bl	8001b30 <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	2b02      	cmp	r3, #2
 8005734:	d902      	bls.n	800573c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005736:	2303      	movs	r3, #3
 8005738:	73fb      	strb	r3, [r7, #15]
        break;
 800573a:	e005      	b.n	8005748 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800573c:	4b37      	ldr	r3, [pc, #220]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005744:	2b00      	cmp	r3, #0
 8005746:	d1ef      	bne.n	8005728 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005748:	7bfb      	ldrb	r3, [r7, #15]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d160      	bne.n	8005810 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d111      	bne.n	8005778 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005754:	4b31      	ldr	r3, [pc, #196]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005756:	691b      	ldr	r3, [r3, #16]
 8005758:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800575c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	6892      	ldr	r2, [r2, #8]
 8005764:	0211      	lsls	r1, r2, #8
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	68d2      	ldr	r2, [r2, #12]
 800576a:	0912      	lsrs	r2, r2, #4
 800576c:	0452      	lsls	r2, r2, #17
 800576e:	430a      	orrs	r2, r1
 8005770:	492a      	ldr	r1, [pc, #168]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005772:	4313      	orrs	r3, r2
 8005774:	610b      	str	r3, [r1, #16]
 8005776:	e027      	b.n	80057c8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	2b01      	cmp	r3, #1
 800577c:	d112      	bne.n	80057a4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800577e:	4b27      	ldr	r3, [pc, #156]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005780:	691b      	ldr	r3, [r3, #16]
 8005782:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005786:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800578a:	687a      	ldr	r2, [r7, #4]
 800578c:	6892      	ldr	r2, [r2, #8]
 800578e:	0211      	lsls	r1, r2, #8
 8005790:	687a      	ldr	r2, [r7, #4]
 8005792:	6912      	ldr	r2, [r2, #16]
 8005794:	0852      	lsrs	r2, r2, #1
 8005796:	3a01      	subs	r2, #1
 8005798:	0552      	lsls	r2, r2, #21
 800579a:	430a      	orrs	r2, r1
 800579c:	491f      	ldr	r1, [pc, #124]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 800579e:	4313      	orrs	r3, r2
 80057a0:	610b      	str	r3, [r1, #16]
 80057a2:	e011      	b.n	80057c8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057a4:	4b1d      	ldr	r3, [pc, #116]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 80057a6:	691b      	ldr	r3, [r3, #16]
 80057a8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80057ac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80057b0:	687a      	ldr	r2, [r7, #4]
 80057b2:	6892      	ldr	r2, [r2, #8]
 80057b4:	0211      	lsls	r1, r2, #8
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	6952      	ldr	r2, [r2, #20]
 80057ba:	0852      	lsrs	r2, r2, #1
 80057bc:	3a01      	subs	r2, #1
 80057be:	0652      	lsls	r2, r2, #25
 80057c0:	430a      	orrs	r2, r1
 80057c2:	4916      	ldr	r1, [pc, #88]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 80057c4:	4313      	orrs	r3, r2
 80057c6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80057c8:	4b14      	ldr	r3, [pc, #80]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a13      	ldr	r2, [pc, #76]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 80057ce:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80057d2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057d4:	f7fc f9ac 	bl	8001b30 <HAL_GetTick>
 80057d8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80057da:	e009      	b.n	80057f0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80057dc:	f7fc f9a8 	bl	8001b30 <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	2b02      	cmp	r3, #2
 80057e8:	d902      	bls.n	80057f0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	73fb      	strb	r3, [r7, #15]
          break;
 80057ee:	e005      	b.n	80057fc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80057f0:	4b0a      	ldr	r3, [pc, #40]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d0ef      	beq.n	80057dc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80057fc:	7bfb      	ldrb	r3, [r7, #15]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d106      	bne.n	8005810 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005802:	4b06      	ldr	r3, [pc, #24]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005804:	691a      	ldr	r2, [r3, #16]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	699b      	ldr	r3, [r3, #24]
 800580a:	4904      	ldr	r1, [pc, #16]	; (800581c <RCCEx_PLLSAI1_Config+0x1e4>)
 800580c:	4313      	orrs	r3, r2
 800580e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005810:	7bfb      	ldrb	r3, [r7, #15]
}
 8005812:	4618      	mov	r0, r3
 8005814:	3710      	adds	r7, #16
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	40021000 	.word	0x40021000

08005820 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800582a:	2300      	movs	r3, #0
 800582c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800582e:	4b6a      	ldr	r3, [pc, #424]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	f003 0303 	and.w	r3, r3, #3
 8005836:	2b00      	cmp	r3, #0
 8005838:	d018      	beq.n	800586c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800583a:	4b67      	ldr	r3, [pc, #412]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	f003 0203 	and.w	r2, r3, #3
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	429a      	cmp	r2, r3
 8005848:	d10d      	bne.n	8005866 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
       ||
 800584e:	2b00      	cmp	r3, #0
 8005850:	d009      	beq.n	8005866 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005852:	4b61      	ldr	r3, [pc, #388]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	091b      	lsrs	r3, r3, #4
 8005858:	f003 0307 	and.w	r3, r3, #7
 800585c:	1c5a      	adds	r2, r3, #1
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	685b      	ldr	r3, [r3, #4]
       ||
 8005862:	429a      	cmp	r2, r3
 8005864:	d047      	beq.n	80058f6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	73fb      	strb	r3, [r7, #15]
 800586a:	e044      	b.n	80058f6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	2b03      	cmp	r3, #3
 8005872:	d018      	beq.n	80058a6 <RCCEx_PLLSAI2_Config+0x86>
 8005874:	2b03      	cmp	r3, #3
 8005876:	d825      	bhi.n	80058c4 <RCCEx_PLLSAI2_Config+0xa4>
 8005878:	2b01      	cmp	r3, #1
 800587a:	d002      	beq.n	8005882 <RCCEx_PLLSAI2_Config+0x62>
 800587c:	2b02      	cmp	r3, #2
 800587e:	d009      	beq.n	8005894 <RCCEx_PLLSAI2_Config+0x74>
 8005880:	e020      	b.n	80058c4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005882:	4b55      	ldr	r3, [pc, #340]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 0302 	and.w	r3, r3, #2
 800588a:	2b00      	cmp	r3, #0
 800588c:	d11d      	bne.n	80058ca <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005892:	e01a      	b.n	80058ca <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005894:	4b50      	ldr	r3, [pc, #320]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800589c:	2b00      	cmp	r3, #0
 800589e:	d116      	bne.n	80058ce <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80058a0:	2301      	movs	r3, #1
 80058a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058a4:	e013      	b.n	80058ce <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80058a6:	4b4c      	ldr	r3, [pc, #304]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d10f      	bne.n	80058d2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80058b2:	4b49      	ldr	r3, [pc, #292]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d109      	bne.n	80058d2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80058c2:	e006      	b.n	80058d2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	73fb      	strb	r3, [r7, #15]
      break;
 80058c8:	e004      	b.n	80058d4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80058ca:	bf00      	nop
 80058cc:	e002      	b.n	80058d4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80058ce:	bf00      	nop
 80058d0:	e000      	b.n	80058d4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80058d2:	bf00      	nop
    }

    if(status == HAL_OK)
 80058d4:	7bfb      	ldrb	r3, [r7, #15]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d10d      	bne.n	80058f6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80058da:	4b3f      	ldr	r3, [pc, #252]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058dc:	68db      	ldr	r3, [r3, #12]
 80058de:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6819      	ldr	r1, [r3, #0]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	3b01      	subs	r3, #1
 80058ec:	011b      	lsls	r3, r3, #4
 80058ee:	430b      	orrs	r3, r1
 80058f0:	4939      	ldr	r1, [pc, #228]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058f2:	4313      	orrs	r3, r2
 80058f4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80058f6:	7bfb      	ldrb	r3, [r7, #15]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d167      	bne.n	80059cc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80058fc:	4b36      	ldr	r3, [pc, #216]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a35      	ldr	r2, [pc, #212]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005902:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005906:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005908:	f7fc f912 	bl	8001b30 <HAL_GetTick>
 800590c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800590e:	e009      	b.n	8005924 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005910:	f7fc f90e 	bl	8001b30 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	2b02      	cmp	r3, #2
 800591c:	d902      	bls.n	8005924 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	73fb      	strb	r3, [r7, #15]
        break;
 8005922:	e005      	b.n	8005930 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005924:	4b2c      	ldr	r3, [pc, #176]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800592c:	2b00      	cmp	r3, #0
 800592e:	d1ef      	bne.n	8005910 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005930:	7bfb      	ldrb	r3, [r7, #15]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d14a      	bne.n	80059cc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d111      	bne.n	8005960 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800593c:	4b26      	ldr	r3, [pc, #152]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800593e:	695b      	ldr	r3, [r3, #20]
 8005940:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005944:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005948:	687a      	ldr	r2, [r7, #4]
 800594a:	6892      	ldr	r2, [r2, #8]
 800594c:	0211      	lsls	r1, r2, #8
 800594e:	687a      	ldr	r2, [r7, #4]
 8005950:	68d2      	ldr	r2, [r2, #12]
 8005952:	0912      	lsrs	r2, r2, #4
 8005954:	0452      	lsls	r2, r2, #17
 8005956:	430a      	orrs	r2, r1
 8005958:	491f      	ldr	r1, [pc, #124]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800595a:	4313      	orrs	r3, r2
 800595c:	614b      	str	r3, [r1, #20]
 800595e:	e011      	b.n	8005984 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005960:	4b1d      	ldr	r3, [pc, #116]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005962:	695b      	ldr	r3, [r3, #20]
 8005964:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005968:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800596c:	687a      	ldr	r2, [r7, #4]
 800596e:	6892      	ldr	r2, [r2, #8]
 8005970:	0211      	lsls	r1, r2, #8
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	6912      	ldr	r2, [r2, #16]
 8005976:	0852      	lsrs	r2, r2, #1
 8005978:	3a01      	subs	r2, #1
 800597a:	0652      	lsls	r2, r2, #25
 800597c:	430a      	orrs	r2, r1
 800597e:	4916      	ldr	r1, [pc, #88]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005980:	4313      	orrs	r3, r2
 8005982:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005984:	4b14      	ldr	r3, [pc, #80]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a13      	ldr	r2, [pc, #76]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800598a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800598e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005990:	f7fc f8ce 	bl	8001b30 <HAL_GetTick>
 8005994:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005996:	e009      	b.n	80059ac <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005998:	f7fc f8ca 	bl	8001b30 <HAL_GetTick>
 800599c:	4602      	mov	r2, r0
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	2b02      	cmp	r3, #2
 80059a4:	d902      	bls.n	80059ac <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	73fb      	strb	r3, [r7, #15]
          break;
 80059aa:	e005      	b.n	80059b8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80059ac:	4b0a      	ldr	r3, [pc, #40]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d0ef      	beq.n	8005998 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80059b8:	7bfb      	ldrb	r3, [r7, #15]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d106      	bne.n	80059cc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80059be:	4b06      	ldr	r3, [pc, #24]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059c0:	695a      	ldr	r2, [r3, #20]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	695b      	ldr	r3, [r3, #20]
 80059c6:	4904      	ldr	r1, [pc, #16]	; (80059d8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059c8:	4313      	orrs	r3, r2
 80059ca:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80059cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3710      	adds	r7, #16
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	40021000 	.word	0x40021000

080059dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b082      	sub	sp, #8
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d101      	bne.n	80059ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e040      	b.n	8005a70 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d106      	bne.n	8005a04 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f7fb ff5a 	bl	80018b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2224      	movs	r2, #36	; 0x24
 8005a08:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f022 0201 	bic.w	r2, r2, #1
 8005a18:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 fc18 	bl	8006250 <UART_SetConfig>
 8005a20:	4603      	mov	r3, r0
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d101      	bne.n	8005a2a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	e022      	b.n	8005a70 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d002      	beq.n	8005a38 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f000 fe96 	bl	8006764 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	685a      	ldr	r2, [r3, #4]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a46:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	689a      	ldr	r2, [r3, #8]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005a56:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f042 0201 	orr.w	r2, r2, #1
 8005a66:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	f000 ff1d 	bl	80068a8 <UART_CheckIdleState>
 8005a6e:	4603      	mov	r3, r0
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3708      	adds	r7, #8
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b08a      	sub	sp, #40	; 0x28
 8005a7c:	af02      	add	r7, sp, #8
 8005a7e:	60f8      	str	r0, [r7, #12]
 8005a80:	60b9      	str	r1, [r7, #8]
 8005a82:	603b      	str	r3, [r7, #0]
 8005a84:	4613      	mov	r3, r2
 8005a86:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a8c:	2b20      	cmp	r3, #32
 8005a8e:	f040 8082 	bne.w	8005b96 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d002      	beq.n	8005a9e <HAL_UART_Transmit+0x26>
 8005a98:	88fb      	ldrh	r3, [r7, #6]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d101      	bne.n	8005aa2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e07a      	b.n	8005b98 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	d101      	bne.n	8005ab0 <HAL_UART_Transmit+0x38>
 8005aac:	2302      	movs	r3, #2
 8005aae:	e073      	b.n	8005b98 <HAL_UART_Transmit+0x120>
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2200      	movs	r2, #0
 8005abc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2221      	movs	r2, #33	; 0x21
 8005ac4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ac6:	f7fc f833 	bl	8001b30 <HAL_GetTick>
 8005aca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	88fa      	ldrh	r2, [r7, #6]
 8005ad0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	88fa      	ldrh	r2, [r7, #6]
 8005ad8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ae4:	d108      	bne.n	8005af8 <HAL_UART_Transmit+0x80>
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	691b      	ldr	r3, [r3, #16]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d104      	bne.n	8005af8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005aee:	2300      	movs	r3, #0
 8005af0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	61bb      	str	r3, [r7, #24]
 8005af6:	e003      	b.n	8005b00 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005afc:	2300      	movs	r3, #0
 8005afe:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2200      	movs	r2, #0
 8005b04:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005b08:	e02d      	b.n	8005b66 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	9300      	str	r3, [sp, #0]
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	2200      	movs	r2, #0
 8005b12:	2180      	movs	r1, #128	; 0x80
 8005b14:	68f8      	ldr	r0, [r7, #12]
 8005b16:	f000 ff10 	bl	800693a <UART_WaitOnFlagUntilTimeout>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d001      	beq.n	8005b24 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005b20:	2303      	movs	r3, #3
 8005b22:	e039      	b.n	8005b98 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005b24:	69fb      	ldr	r3, [r7, #28]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d10b      	bne.n	8005b42 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b2a:	69bb      	ldr	r3, [r7, #24]
 8005b2c:	881a      	ldrh	r2, [r3, #0]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b36:	b292      	uxth	r2, r2
 8005b38:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005b3a:	69bb      	ldr	r3, [r7, #24]
 8005b3c:	3302      	adds	r3, #2
 8005b3e:	61bb      	str	r3, [r7, #24]
 8005b40:	e008      	b.n	8005b54 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	781a      	ldrb	r2, [r3, #0]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	b292      	uxth	r2, r2
 8005b4c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005b4e:	69fb      	ldr	r3, [r7, #28]
 8005b50:	3301      	adds	r3, #1
 8005b52:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	b29a      	uxth	r2, r3
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005b6c:	b29b      	uxth	r3, r3
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d1cb      	bne.n	8005b0a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	9300      	str	r3, [sp, #0]
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	2140      	movs	r1, #64	; 0x40
 8005b7c:	68f8      	ldr	r0, [r7, #12]
 8005b7e:	f000 fedc 	bl	800693a <UART_WaitOnFlagUntilTimeout>
 8005b82:	4603      	mov	r3, r0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d001      	beq.n	8005b8c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	e005      	b.n	8005b98 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2220      	movs	r2, #32
 8005b90:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005b92:	2300      	movs	r3, #0
 8005b94:	e000      	b.n	8005b98 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005b96:	2302      	movs	r3, #2
  }
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	3720      	adds	r7, #32
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}

08005ba0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b08a      	sub	sp, #40	; 0x28
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	60b9      	str	r1, [r7, #8]
 8005baa:	4613      	mov	r3, r2
 8005bac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005bb2:	2b20      	cmp	r3, #32
 8005bb4:	d142      	bne.n	8005c3c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d002      	beq.n	8005bc2 <HAL_UART_Receive_IT+0x22>
 8005bbc:	88fb      	ldrh	r3, [r7, #6]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d101      	bne.n	8005bc6 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e03b      	b.n	8005c3e <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d101      	bne.n	8005bd4 <HAL_UART_Receive_IT+0x34>
 8005bd0:	2302      	movs	r3, #2
 8005bd2:	e034      	b.n	8005c3e <HAL_UART_Receive_IT+0x9e>
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2200      	movs	r2, #0
 8005be0:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a18      	ldr	r2, [pc, #96]	; (8005c48 <HAL_UART_Receive_IT+0xa8>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d01f      	beq.n	8005c2c <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d018      	beq.n	8005c2c <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	e853 3f00 	ldrex	r3, [r3]
 8005c06:	613b      	str	r3, [r7, #16]
   return(result);
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005c0e:	627b      	str	r3, [r7, #36]	; 0x24
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	461a      	mov	r2, r3
 8005c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c18:	623b      	str	r3, [r7, #32]
 8005c1a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c1c:	69f9      	ldr	r1, [r7, #28]
 8005c1e:	6a3a      	ldr	r2, [r7, #32]
 8005c20:	e841 2300 	strex	r3, r2, [r1]
 8005c24:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c26:	69bb      	ldr	r3, [r7, #24]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d1e6      	bne.n	8005bfa <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005c2c:	88fb      	ldrh	r3, [r7, #6]
 8005c2e:	461a      	mov	r2, r3
 8005c30:	68b9      	ldr	r1, [r7, #8]
 8005c32:	68f8      	ldr	r0, [r7, #12]
 8005c34:	f000 ff46 	bl	8006ac4 <UART_Start_Receive_IT>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	e000      	b.n	8005c3e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005c3c:	2302      	movs	r3, #2
  }
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3728      	adds	r7, #40	; 0x28
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	bf00      	nop
 8005c48:	40008000 	.word	0x40008000

08005c4c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b0ba      	sub	sp, #232	; 0xe8
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	69db      	ldr	r3, [r3, #28]
 8005c5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005c72:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005c76:	f640 030f 	movw	r3, #2063	; 0x80f
 8005c7a:	4013      	ands	r3, r2
 8005c7c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005c80:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d115      	bne.n	8005cb4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005c88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c8c:	f003 0320 	and.w	r3, r3, #32
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d00f      	beq.n	8005cb4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005c94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c98:	f003 0320 	and.w	r3, r3, #32
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d009      	beq.n	8005cb4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	f000 82a6 	beq.w	80061f6 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	4798      	blx	r3
      }
      return;
 8005cb2:	e2a0      	b.n	80061f6 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005cb4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	f000 8117 	beq.w	8005eec <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005cbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005cc2:	f003 0301 	and.w	r3, r3, #1
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d106      	bne.n	8005cd8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005cca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005cce:	4b85      	ldr	r3, [pc, #532]	; (8005ee4 <HAL_UART_IRQHandler+0x298>)
 8005cd0:	4013      	ands	r3, r2
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	f000 810a 	beq.w	8005eec <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005cd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005cdc:	f003 0301 	and.w	r3, r3, #1
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d011      	beq.n	8005d08 <HAL_UART_IRQHandler+0xbc>
 8005ce4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d00b      	beq.n	8005d08 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005cfe:	f043 0201 	orr.w	r2, r3, #1
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d0c:	f003 0302 	and.w	r3, r3, #2
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d011      	beq.n	8005d38 <HAL_UART_IRQHandler+0xec>
 8005d14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d18:	f003 0301 	and.w	r3, r3, #1
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d00b      	beq.n	8005d38 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2202      	movs	r2, #2
 8005d26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d2e:	f043 0204 	orr.w	r2, r3, #4
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d3c:	f003 0304 	and.w	r3, r3, #4
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d011      	beq.n	8005d68 <HAL_UART_IRQHandler+0x11c>
 8005d44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d48:	f003 0301 	and.w	r3, r3, #1
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d00b      	beq.n	8005d68 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	2204      	movs	r2, #4
 8005d56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d5e:	f043 0202 	orr.w	r2, r3, #2
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005d68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d6c:	f003 0308 	and.w	r3, r3, #8
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d017      	beq.n	8005da4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005d74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d78:	f003 0320 	and.w	r3, r3, #32
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d105      	bne.n	8005d8c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005d80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d84:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d00b      	beq.n	8005da4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2208      	movs	r2, #8
 8005d92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d9a:	f043 0208 	orr.w	r2, r3, #8
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005da4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005da8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d012      	beq.n	8005dd6 <HAL_UART_IRQHandler+0x18a>
 8005db0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005db4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d00c      	beq.n	8005dd6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005dc4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005dcc:	f043 0220 	orr.w	r2, r3, #32
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	f000 820c 	beq.w	80061fa <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005de2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005de6:	f003 0320 	and.w	r3, r3, #32
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d00d      	beq.n	8005e0a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005dee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005df2:	f003 0320 	and.w	r3, r3, #32
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d007      	beq.n	8005e0a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d003      	beq.n	8005e0a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e10:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e1e:	2b40      	cmp	r3, #64	; 0x40
 8005e20:	d005      	beq.n	8005e2e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005e22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005e26:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d04f      	beq.n	8005ece <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f000 ff12 	bl	8006c58 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e3e:	2b40      	cmp	r3, #64	; 0x40
 8005e40:	d141      	bne.n	8005ec6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	3308      	adds	r3, #8
 8005e48:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005e50:	e853 3f00 	ldrex	r3, [r3]
 8005e54:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005e58:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005e5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	3308      	adds	r3, #8
 8005e6a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005e6e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005e72:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e76:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005e7a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005e7e:	e841 2300 	strex	r3, r2, [r1]
 8005e82:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005e86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d1d9      	bne.n	8005e42 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d013      	beq.n	8005ebe <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e9a:	4a13      	ldr	r2, [pc, #76]	; (8005ee8 <HAL_UART_IRQHandler+0x29c>)
 8005e9c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f7fd ff80 	bl	8003da8 <HAL_DMA_Abort_IT>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d017      	beq.n	8005ede <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eb4:	687a      	ldr	r2, [r7, #4]
 8005eb6:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005eb8:	4610      	mov	r0, r2
 8005eba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ebc:	e00f      	b.n	8005ede <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f000 f9b0 	bl	8006224 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ec4:	e00b      	b.n	8005ede <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f000 f9ac 	bl	8006224 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ecc:	e007      	b.n	8005ede <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f000 f9a8 	bl	8006224 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005edc:	e18d      	b.n	80061fa <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ede:	bf00      	nop
    return;
 8005ee0:	e18b      	b.n	80061fa <HAL_UART_IRQHandler+0x5ae>
 8005ee2:	bf00      	nop
 8005ee4:	04000120 	.word	0x04000120
 8005ee8:	08006d1f 	.word	0x08006d1f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	f040 8146 	bne.w	8006182 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005ef6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005efa:	f003 0310 	and.w	r3, r3, #16
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	f000 813f 	beq.w	8006182 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005f04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f08:	f003 0310 	and.w	r3, r3, #16
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f000 8138 	beq.w	8006182 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	2210      	movs	r2, #16
 8005f18:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f24:	2b40      	cmp	r3, #64	; 0x40
 8005f26:	f040 80b4 	bne.w	8006092 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005f36:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	f000 815f 	beq.w	80061fe <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005f46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	f080 8157 	bcs.w	80061fe <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005f56:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f003 0320 	and.w	r3, r3, #32
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	f040 8085 	bne.w	8006076 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f74:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005f78:	e853 3f00 	ldrex	r3, [r3]
 8005f7c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005f80:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005f84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	461a      	mov	r2, r3
 8005f92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005f96:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005f9a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005fa2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005fa6:	e841 2300 	strex	r3, r2, [r1]
 8005faa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005fae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d1da      	bne.n	8005f6c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	3308      	adds	r3, #8
 8005fbc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005fc0:	e853 3f00 	ldrex	r3, [r3]
 8005fc4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005fc6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005fc8:	f023 0301 	bic.w	r3, r3, #1
 8005fcc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	3308      	adds	r3, #8
 8005fd6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005fda:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005fde:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005fe2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005fe6:	e841 2300 	strex	r3, r2, [r1]
 8005fea:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005fec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d1e1      	bne.n	8005fb6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	3308      	adds	r3, #8
 8005ff8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ffa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ffc:	e853 3f00 	ldrex	r3, [r3]
 8006000:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006002:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006004:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006008:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	3308      	adds	r3, #8
 8006012:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006016:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006018:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800601a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800601c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800601e:	e841 2300 	strex	r3, r2, [r1]
 8006022:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006024:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006026:	2b00      	cmp	r3, #0
 8006028:	d1e3      	bne.n	8005ff2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2220      	movs	r2, #32
 800602e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800603c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800603e:	e853 3f00 	ldrex	r3, [r3]
 8006042:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006044:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006046:	f023 0310 	bic.w	r3, r3, #16
 800604a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	461a      	mov	r2, r3
 8006054:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006058:	65bb      	str	r3, [r7, #88]	; 0x58
 800605a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800605c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800605e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006060:	e841 2300 	strex	r3, r2, [r1]
 8006064:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006066:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006068:	2b00      	cmp	r3, #0
 800606a:	d1e4      	bne.n	8006036 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006070:	4618      	mov	r0, r3
 8006072:	f7fd fe5b 	bl	8003d2c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006082:	b29b      	uxth	r3, r3
 8006084:	1ad3      	subs	r3, r2, r3
 8006086:	b29b      	uxth	r3, r3
 8006088:	4619      	mov	r1, r3
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f000 f8d4 	bl	8006238 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006090:	e0b5      	b.n	80061fe <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800609e:	b29b      	uxth	r3, r3
 80060a0:	1ad3      	subs	r3, r2, r3
 80060a2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	f000 80a7 	beq.w	8006202 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 80060b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	f000 80a2 	beq.w	8006202 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060c6:	e853 3f00 	ldrex	r3, [r3]
 80060ca:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80060cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060ce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80060d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	461a      	mov	r2, r3
 80060dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80060e0:	647b      	str	r3, [r7, #68]	; 0x44
 80060e2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060e4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80060e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80060e8:	e841 2300 	strex	r3, r2, [r1]
 80060ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80060ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d1e4      	bne.n	80060be <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	3308      	adds	r3, #8
 80060fa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060fe:	e853 3f00 	ldrex	r3, [r3]
 8006102:	623b      	str	r3, [r7, #32]
   return(result);
 8006104:	6a3b      	ldr	r3, [r7, #32]
 8006106:	f023 0301 	bic.w	r3, r3, #1
 800610a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	3308      	adds	r3, #8
 8006114:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006118:	633a      	str	r2, [r7, #48]	; 0x30
 800611a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800611c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800611e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006120:	e841 2300 	strex	r3, r2, [r1]
 8006124:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006128:	2b00      	cmp	r3, #0
 800612a:	d1e3      	bne.n	80060f4 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2220      	movs	r2, #32
 8006130:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2200      	movs	r2, #0
 800613c:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	e853 3f00 	ldrex	r3, [r3]
 800614a:	60fb      	str	r3, [r7, #12]
   return(result);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f023 0310 	bic.w	r3, r3, #16
 8006152:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	461a      	mov	r2, r3
 800615c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006160:	61fb      	str	r3, [r7, #28]
 8006162:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006164:	69b9      	ldr	r1, [r7, #24]
 8006166:	69fa      	ldr	r2, [r7, #28]
 8006168:	e841 2300 	strex	r3, r2, [r1]
 800616c:	617b      	str	r3, [r7, #20]
   return(result);
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d1e4      	bne.n	800613e <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006174:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006178:	4619      	mov	r1, r3
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f000 f85c 	bl	8006238 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006180:	e03f      	b.n	8006202 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006186:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800618a:	2b00      	cmp	r3, #0
 800618c:	d00e      	beq.n	80061ac <HAL_UART_IRQHandler+0x560>
 800618e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006192:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006196:	2b00      	cmp	r3, #0
 8006198:	d008      	beq.n	80061ac <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80061a2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 ff5a 	bl	800705e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80061aa:	e02d      	b.n	8006208 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80061ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d00e      	beq.n	80061d6 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80061b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d008      	beq.n	80061d6 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d01c      	beq.n	8006206 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	4798      	blx	r3
    }
    return;
 80061d4:	e017      	b.n	8006206 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80061d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d012      	beq.n	8006208 <HAL_UART_IRQHandler+0x5bc>
 80061e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00c      	beq.n	8006208 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f000 fdab 	bl	8006d4a <UART_EndTransmit_IT>
    return;
 80061f4:	e008      	b.n	8006208 <HAL_UART_IRQHandler+0x5bc>
      return;
 80061f6:	bf00      	nop
 80061f8:	e006      	b.n	8006208 <HAL_UART_IRQHandler+0x5bc>
    return;
 80061fa:	bf00      	nop
 80061fc:	e004      	b.n	8006208 <HAL_UART_IRQHandler+0x5bc>
      return;
 80061fe:	bf00      	nop
 8006200:	e002      	b.n	8006208 <HAL_UART_IRQHandler+0x5bc>
      return;
 8006202:	bf00      	nop
 8006204:	e000      	b.n	8006208 <HAL_UART_IRQHandler+0x5bc>
    return;
 8006206:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006208:	37e8      	adds	r7, #232	; 0xe8
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}
 800620e:	bf00      	nop

08006210 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006210:	b480      	push	{r7}
 8006212:	b083      	sub	sp, #12
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006218:	bf00      	nop
 800621a:	370c      	adds	r7, #12
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr

08006224 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006224:	b480      	push	{r7}
 8006226:	b083      	sub	sp, #12
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800622c:	bf00      	nop
 800622e:	370c      	adds	r7, #12
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr

08006238 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006238:	b480      	push	{r7}
 800623a:	b083      	sub	sp, #12
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	460b      	mov	r3, r1
 8006242:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006244:	bf00      	nop
 8006246:	370c      	adds	r7, #12
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr

08006250 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006250:	b5b0      	push	{r4, r5, r7, lr}
 8006252:	b088      	sub	sp, #32
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006258:	2300      	movs	r3, #0
 800625a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	689a      	ldr	r2, [r3, #8]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	691b      	ldr	r3, [r3, #16]
 8006264:	431a      	orrs	r2, r3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	695b      	ldr	r3, [r3, #20]
 800626a:	431a      	orrs	r2, r3
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	69db      	ldr	r3, [r3, #28]
 8006270:	4313      	orrs	r3, r2
 8006272:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	4bad      	ldr	r3, [pc, #692]	; (8006530 <UART_SetConfig+0x2e0>)
 800627c:	4013      	ands	r3, r2
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	6812      	ldr	r2, [r2, #0]
 8006282:	69f9      	ldr	r1, [r7, #28]
 8006284:	430b      	orrs	r3, r1
 8006286:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	68da      	ldr	r2, [r3, #12]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	430a      	orrs	r2, r1
 800629c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	699b      	ldr	r3, [r3, #24]
 80062a2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4aa2      	ldr	r2, [pc, #648]	; (8006534 <UART_SetConfig+0x2e4>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d004      	beq.n	80062b8 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6a1b      	ldr	r3, [r3, #32]
 80062b2:	69fa      	ldr	r2, [r7, #28]
 80062b4:	4313      	orrs	r3, r2
 80062b6:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	69fa      	ldr	r2, [r7, #28]
 80062c8:	430a      	orrs	r2, r1
 80062ca:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a99      	ldr	r2, [pc, #612]	; (8006538 <UART_SetConfig+0x2e8>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d121      	bne.n	800631a <UART_SetConfig+0xca>
 80062d6:	4b99      	ldr	r3, [pc, #612]	; (800653c <UART_SetConfig+0x2ec>)
 80062d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062dc:	f003 0303 	and.w	r3, r3, #3
 80062e0:	2b03      	cmp	r3, #3
 80062e2:	d817      	bhi.n	8006314 <UART_SetConfig+0xc4>
 80062e4:	a201      	add	r2, pc, #4	; (adr r2, 80062ec <UART_SetConfig+0x9c>)
 80062e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ea:	bf00      	nop
 80062ec:	080062fd 	.word	0x080062fd
 80062f0:	08006309 	.word	0x08006309
 80062f4:	08006303 	.word	0x08006303
 80062f8:	0800630f 	.word	0x0800630f
 80062fc:	2301      	movs	r3, #1
 80062fe:	76fb      	strb	r3, [r7, #27]
 8006300:	e0e7      	b.n	80064d2 <UART_SetConfig+0x282>
 8006302:	2302      	movs	r3, #2
 8006304:	76fb      	strb	r3, [r7, #27]
 8006306:	e0e4      	b.n	80064d2 <UART_SetConfig+0x282>
 8006308:	2304      	movs	r3, #4
 800630a:	76fb      	strb	r3, [r7, #27]
 800630c:	e0e1      	b.n	80064d2 <UART_SetConfig+0x282>
 800630e:	2308      	movs	r3, #8
 8006310:	76fb      	strb	r3, [r7, #27]
 8006312:	e0de      	b.n	80064d2 <UART_SetConfig+0x282>
 8006314:	2310      	movs	r3, #16
 8006316:	76fb      	strb	r3, [r7, #27]
 8006318:	e0db      	b.n	80064d2 <UART_SetConfig+0x282>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4a88      	ldr	r2, [pc, #544]	; (8006540 <UART_SetConfig+0x2f0>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d132      	bne.n	800638a <UART_SetConfig+0x13a>
 8006324:	4b85      	ldr	r3, [pc, #532]	; (800653c <UART_SetConfig+0x2ec>)
 8006326:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800632a:	f003 030c 	and.w	r3, r3, #12
 800632e:	2b0c      	cmp	r3, #12
 8006330:	d828      	bhi.n	8006384 <UART_SetConfig+0x134>
 8006332:	a201      	add	r2, pc, #4	; (adr r2, 8006338 <UART_SetConfig+0xe8>)
 8006334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006338:	0800636d 	.word	0x0800636d
 800633c:	08006385 	.word	0x08006385
 8006340:	08006385 	.word	0x08006385
 8006344:	08006385 	.word	0x08006385
 8006348:	08006379 	.word	0x08006379
 800634c:	08006385 	.word	0x08006385
 8006350:	08006385 	.word	0x08006385
 8006354:	08006385 	.word	0x08006385
 8006358:	08006373 	.word	0x08006373
 800635c:	08006385 	.word	0x08006385
 8006360:	08006385 	.word	0x08006385
 8006364:	08006385 	.word	0x08006385
 8006368:	0800637f 	.word	0x0800637f
 800636c:	2300      	movs	r3, #0
 800636e:	76fb      	strb	r3, [r7, #27]
 8006370:	e0af      	b.n	80064d2 <UART_SetConfig+0x282>
 8006372:	2302      	movs	r3, #2
 8006374:	76fb      	strb	r3, [r7, #27]
 8006376:	e0ac      	b.n	80064d2 <UART_SetConfig+0x282>
 8006378:	2304      	movs	r3, #4
 800637a:	76fb      	strb	r3, [r7, #27]
 800637c:	e0a9      	b.n	80064d2 <UART_SetConfig+0x282>
 800637e:	2308      	movs	r3, #8
 8006380:	76fb      	strb	r3, [r7, #27]
 8006382:	e0a6      	b.n	80064d2 <UART_SetConfig+0x282>
 8006384:	2310      	movs	r3, #16
 8006386:	76fb      	strb	r3, [r7, #27]
 8006388:	e0a3      	b.n	80064d2 <UART_SetConfig+0x282>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a6d      	ldr	r2, [pc, #436]	; (8006544 <UART_SetConfig+0x2f4>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d120      	bne.n	80063d6 <UART_SetConfig+0x186>
 8006394:	4b69      	ldr	r3, [pc, #420]	; (800653c <UART_SetConfig+0x2ec>)
 8006396:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800639a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800639e:	2b30      	cmp	r3, #48	; 0x30
 80063a0:	d013      	beq.n	80063ca <UART_SetConfig+0x17a>
 80063a2:	2b30      	cmp	r3, #48	; 0x30
 80063a4:	d814      	bhi.n	80063d0 <UART_SetConfig+0x180>
 80063a6:	2b20      	cmp	r3, #32
 80063a8:	d009      	beq.n	80063be <UART_SetConfig+0x16e>
 80063aa:	2b20      	cmp	r3, #32
 80063ac:	d810      	bhi.n	80063d0 <UART_SetConfig+0x180>
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d002      	beq.n	80063b8 <UART_SetConfig+0x168>
 80063b2:	2b10      	cmp	r3, #16
 80063b4:	d006      	beq.n	80063c4 <UART_SetConfig+0x174>
 80063b6:	e00b      	b.n	80063d0 <UART_SetConfig+0x180>
 80063b8:	2300      	movs	r3, #0
 80063ba:	76fb      	strb	r3, [r7, #27]
 80063bc:	e089      	b.n	80064d2 <UART_SetConfig+0x282>
 80063be:	2302      	movs	r3, #2
 80063c0:	76fb      	strb	r3, [r7, #27]
 80063c2:	e086      	b.n	80064d2 <UART_SetConfig+0x282>
 80063c4:	2304      	movs	r3, #4
 80063c6:	76fb      	strb	r3, [r7, #27]
 80063c8:	e083      	b.n	80064d2 <UART_SetConfig+0x282>
 80063ca:	2308      	movs	r3, #8
 80063cc:	76fb      	strb	r3, [r7, #27]
 80063ce:	e080      	b.n	80064d2 <UART_SetConfig+0x282>
 80063d0:	2310      	movs	r3, #16
 80063d2:	76fb      	strb	r3, [r7, #27]
 80063d4:	e07d      	b.n	80064d2 <UART_SetConfig+0x282>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a5b      	ldr	r2, [pc, #364]	; (8006548 <UART_SetConfig+0x2f8>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d120      	bne.n	8006422 <UART_SetConfig+0x1d2>
 80063e0:	4b56      	ldr	r3, [pc, #344]	; (800653c <UART_SetConfig+0x2ec>)
 80063e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063e6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80063ea:	2bc0      	cmp	r3, #192	; 0xc0
 80063ec:	d013      	beq.n	8006416 <UART_SetConfig+0x1c6>
 80063ee:	2bc0      	cmp	r3, #192	; 0xc0
 80063f0:	d814      	bhi.n	800641c <UART_SetConfig+0x1cc>
 80063f2:	2b80      	cmp	r3, #128	; 0x80
 80063f4:	d009      	beq.n	800640a <UART_SetConfig+0x1ba>
 80063f6:	2b80      	cmp	r3, #128	; 0x80
 80063f8:	d810      	bhi.n	800641c <UART_SetConfig+0x1cc>
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d002      	beq.n	8006404 <UART_SetConfig+0x1b4>
 80063fe:	2b40      	cmp	r3, #64	; 0x40
 8006400:	d006      	beq.n	8006410 <UART_SetConfig+0x1c0>
 8006402:	e00b      	b.n	800641c <UART_SetConfig+0x1cc>
 8006404:	2300      	movs	r3, #0
 8006406:	76fb      	strb	r3, [r7, #27]
 8006408:	e063      	b.n	80064d2 <UART_SetConfig+0x282>
 800640a:	2302      	movs	r3, #2
 800640c:	76fb      	strb	r3, [r7, #27]
 800640e:	e060      	b.n	80064d2 <UART_SetConfig+0x282>
 8006410:	2304      	movs	r3, #4
 8006412:	76fb      	strb	r3, [r7, #27]
 8006414:	e05d      	b.n	80064d2 <UART_SetConfig+0x282>
 8006416:	2308      	movs	r3, #8
 8006418:	76fb      	strb	r3, [r7, #27]
 800641a:	e05a      	b.n	80064d2 <UART_SetConfig+0x282>
 800641c:	2310      	movs	r3, #16
 800641e:	76fb      	strb	r3, [r7, #27]
 8006420:	e057      	b.n	80064d2 <UART_SetConfig+0x282>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a49      	ldr	r2, [pc, #292]	; (800654c <UART_SetConfig+0x2fc>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d125      	bne.n	8006478 <UART_SetConfig+0x228>
 800642c:	4b43      	ldr	r3, [pc, #268]	; (800653c <UART_SetConfig+0x2ec>)
 800642e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006432:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006436:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800643a:	d017      	beq.n	800646c <UART_SetConfig+0x21c>
 800643c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006440:	d817      	bhi.n	8006472 <UART_SetConfig+0x222>
 8006442:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006446:	d00b      	beq.n	8006460 <UART_SetConfig+0x210>
 8006448:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800644c:	d811      	bhi.n	8006472 <UART_SetConfig+0x222>
 800644e:	2b00      	cmp	r3, #0
 8006450:	d003      	beq.n	800645a <UART_SetConfig+0x20a>
 8006452:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006456:	d006      	beq.n	8006466 <UART_SetConfig+0x216>
 8006458:	e00b      	b.n	8006472 <UART_SetConfig+0x222>
 800645a:	2300      	movs	r3, #0
 800645c:	76fb      	strb	r3, [r7, #27]
 800645e:	e038      	b.n	80064d2 <UART_SetConfig+0x282>
 8006460:	2302      	movs	r3, #2
 8006462:	76fb      	strb	r3, [r7, #27]
 8006464:	e035      	b.n	80064d2 <UART_SetConfig+0x282>
 8006466:	2304      	movs	r3, #4
 8006468:	76fb      	strb	r3, [r7, #27]
 800646a:	e032      	b.n	80064d2 <UART_SetConfig+0x282>
 800646c:	2308      	movs	r3, #8
 800646e:	76fb      	strb	r3, [r7, #27]
 8006470:	e02f      	b.n	80064d2 <UART_SetConfig+0x282>
 8006472:	2310      	movs	r3, #16
 8006474:	76fb      	strb	r3, [r7, #27]
 8006476:	e02c      	b.n	80064d2 <UART_SetConfig+0x282>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a2d      	ldr	r2, [pc, #180]	; (8006534 <UART_SetConfig+0x2e4>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d125      	bne.n	80064ce <UART_SetConfig+0x27e>
 8006482:	4b2e      	ldr	r3, [pc, #184]	; (800653c <UART_SetConfig+0x2ec>)
 8006484:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006488:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800648c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006490:	d017      	beq.n	80064c2 <UART_SetConfig+0x272>
 8006492:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006496:	d817      	bhi.n	80064c8 <UART_SetConfig+0x278>
 8006498:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800649c:	d00b      	beq.n	80064b6 <UART_SetConfig+0x266>
 800649e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80064a2:	d811      	bhi.n	80064c8 <UART_SetConfig+0x278>
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d003      	beq.n	80064b0 <UART_SetConfig+0x260>
 80064a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064ac:	d006      	beq.n	80064bc <UART_SetConfig+0x26c>
 80064ae:	e00b      	b.n	80064c8 <UART_SetConfig+0x278>
 80064b0:	2300      	movs	r3, #0
 80064b2:	76fb      	strb	r3, [r7, #27]
 80064b4:	e00d      	b.n	80064d2 <UART_SetConfig+0x282>
 80064b6:	2302      	movs	r3, #2
 80064b8:	76fb      	strb	r3, [r7, #27]
 80064ba:	e00a      	b.n	80064d2 <UART_SetConfig+0x282>
 80064bc:	2304      	movs	r3, #4
 80064be:	76fb      	strb	r3, [r7, #27]
 80064c0:	e007      	b.n	80064d2 <UART_SetConfig+0x282>
 80064c2:	2308      	movs	r3, #8
 80064c4:	76fb      	strb	r3, [r7, #27]
 80064c6:	e004      	b.n	80064d2 <UART_SetConfig+0x282>
 80064c8:	2310      	movs	r3, #16
 80064ca:	76fb      	strb	r3, [r7, #27]
 80064cc:	e001      	b.n	80064d2 <UART_SetConfig+0x282>
 80064ce:	2310      	movs	r3, #16
 80064d0:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a17      	ldr	r2, [pc, #92]	; (8006534 <UART_SetConfig+0x2e4>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	f040 8087 	bne.w	80065ec <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80064de:	7efb      	ldrb	r3, [r7, #27]
 80064e0:	2b08      	cmp	r3, #8
 80064e2:	d837      	bhi.n	8006554 <UART_SetConfig+0x304>
 80064e4:	a201      	add	r2, pc, #4	; (adr r2, 80064ec <UART_SetConfig+0x29c>)
 80064e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064ea:	bf00      	nop
 80064ec:	08006511 	.word	0x08006511
 80064f0:	08006555 	.word	0x08006555
 80064f4:	08006519 	.word	0x08006519
 80064f8:	08006555 	.word	0x08006555
 80064fc:	0800651f 	.word	0x0800651f
 8006500:	08006555 	.word	0x08006555
 8006504:	08006555 	.word	0x08006555
 8006508:	08006555 	.word	0x08006555
 800650c:	08006527 	.word	0x08006527
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006510:	f7fe fd1c 	bl	8004f4c <HAL_RCC_GetPCLK1Freq>
 8006514:	6178      	str	r0, [r7, #20]
        break;
 8006516:	e022      	b.n	800655e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006518:	4b0d      	ldr	r3, [pc, #52]	; (8006550 <UART_SetConfig+0x300>)
 800651a:	617b      	str	r3, [r7, #20]
        break;
 800651c:	e01f      	b.n	800655e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800651e:	f7fe fc7d 	bl	8004e1c <HAL_RCC_GetSysClockFreq>
 8006522:	6178      	str	r0, [r7, #20]
        break;
 8006524:	e01b      	b.n	800655e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006526:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800652a:	617b      	str	r3, [r7, #20]
        break;
 800652c:	e017      	b.n	800655e <UART_SetConfig+0x30e>
 800652e:	bf00      	nop
 8006530:	efff69f3 	.word	0xefff69f3
 8006534:	40008000 	.word	0x40008000
 8006538:	40013800 	.word	0x40013800
 800653c:	40021000 	.word	0x40021000
 8006540:	40004400 	.word	0x40004400
 8006544:	40004800 	.word	0x40004800
 8006548:	40004c00 	.word	0x40004c00
 800654c:	40005000 	.word	0x40005000
 8006550:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006554:	2300      	movs	r3, #0
 8006556:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	76bb      	strb	r3, [r7, #26]
        break;
 800655c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	2b00      	cmp	r3, #0
 8006562:	f000 80f1 	beq.w	8006748 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	685a      	ldr	r2, [r3, #4]
 800656a:	4613      	mov	r3, r2
 800656c:	005b      	lsls	r3, r3, #1
 800656e:	4413      	add	r3, r2
 8006570:	697a      	ldr	r2, [r7, #20]
 8006572:	429a      	cmp	r2, r3
 8006574:	d305      	bcc.n	8006582 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800657c:	697a      	ldr	r2, [r7, #20]
 800657e:	429a      	cmp	r2, r3
 8006580:	d902      	bls.n	8006588 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	76bb      	strb	r3, [r7, #26]
 8006586:	e0df      	b.n	8006748 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	4618      	mov	r0, r3
 800658c:	f04f 0100 	mov.w	r1, #0
 8006590:	f04f 0200 	mov.w	r2, #0
 8006594:	f04f 0300 	mov.w	r3, #0
 8006598:	020b      	lsls	r3, r1, #8
 800659a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800659e:	0202      	lsls	r2, r0, #8
 80065a0:	6879      	ldr	r1, [r7, #4]
 80065a2:	6849      	ldr	r1, [r1, #4]
 80065a4:	0849      	lsrs	r1, r1, #1
 80065a6:	4608      	mov	r0, r1
 80065a8:	f04f 0100 	mov.w	r1, #0
 80065ac:	1814      	adds	r4, r2, r0
 80065ae:	eb43 0501 	adc.w	r5, r3, r1
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	461a      	mov	r2, r3
 80065b8:	f04f 0300 	mov.w	r3, #0
 80065bc:	4620      	mov	r0, r4
 80065be:	4629      	mov	r1, r5
 80065c0:	f7fa faf2 	bl	8000ba8 <__aeabi_uldivmod>
 80065c4:	4602      	mov	r2, r0
 80065c6:	460b      	mov	r3, r1
 80065c8:	4613      	mov	r3, r2
 80065ca:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80065d2:	d308      	bcc.n	80065e6 <UART_SetConfig+0x396>
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065da:	d204      	bcs.n	80065e6 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	693a      	ldr	r2, [r7, #16]
 80065e2:	60da      	str	r2, [r3, #12]
 80065e4:	e0b0      	b.n	8006748 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	76bb      	strb	r3, [r7, #26]
 80065ea:	e0ad      	b.n	8006748 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	69db      	ldr	r3, [r3, #28]
 80065f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065f4:	d15b      	bne.n	80066ae <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 80065f6:	7efb      	ldrb	r3, [r7, #27]
 80065f8:	2b08      	cmp	r3, #8
 80065fa:	d828      	bhi.n	800664e <UART_SetConfig+0x3fe>
 80065fc:	a201      	add	r2, pc, #4	; (adr r2, 8006604 <UART_SetConfig+0x3b4>)
 80065fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006602:	bf00      	nop
 8006604:	08006629 	.word	0x08006629
 8006608:	08006631 	.word	0x08006631
 800660c:	08006639 	.word	0x08006639
 8006610:	0800664f 	.word	0x0800664f
 8006614:	0800663f 	.word	0x0800663f
 8006618:	0800664f 	.word	0x0800664f
 800661c:	0800664f 	.word	0x0800664f
 8006620:	0800664f 	.word	0x0800664f
 8006624:	08006647 	.word	0x08006647
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006628:	f7fe fc90 	bl	8004f4c <HAL_RCC_GetPCLK1Freq>
 800662c:	6178      	str	r0, [r7, #20]
        break;
 800662e:	e013      	b.n	8006658 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006630:	f7fe fca2 	bl	8004f78 <HAL_RCC_GetPCLK2Freq>
 8006634:	6178      	str	r0, [r7, #20]
        break;
 8006636:	e00f      	b.n	8006658 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006638:	4b49      	ldr	r3, [pc, #292]	; (8006760 <UART_SetConfig+0x510>)
 800663a:	617b      	str	r3, [r7, #20]
        break;
 800663c:	e00c      	b.n	8006658 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800663e:	f7fe fbed 	bl	8004e1c <HAL_RCC_GetSysClockFreq>
 8006642:	6178      	str	r0, [r7, #20]
        break;
 8006644:	e008      	b.n	8006658 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006646:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800664a:	617b      	str	r3, [r7, #20]
        break;
 800664c:	e004      	b.n	8006658 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800664e:	2300      	movs	r3, #0
 8006650:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	76bb      	strb	r3, [r7, #26]
        break;
 8006656:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d074      	beq.n	8006748 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	005a      	lsls	r2, r3, #1
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	085b      	lsrs	r3, r3, #1
 8006668:	441a      	add	r2, r3
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006672:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	2b0f      	cmp	r3, #15
 8006678:	d916      	bls.n	80066a8 <UART_SetConfig+0x458>
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006680:	d212      	bcs.n	80066a8 <UART_SetConfig+0x458>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	b29b      	uxth	r3, r3
 8006686:	f023 030f 	bic.w	r3, r3, #15
 800668a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	085b      	lsrs	r3, r3, #1
 8006690:	b29b      	uxth	r3, r3
 8006692:	f003 0307 	and.w	r3, r3, #7
 8006696:	b29a      	uxth	r2, r3
 8006698:	89fb      	ldrh	r3, [r7, #14]
 800669a:	4313      	orrs	r3, r2
 800669c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	89fa      	ldrh	r2, [r7, #14]
 80066a4:	60da      	str	r2, [r3, #12]
 80066a6:	e04f      	b.n	8006748 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	76bb      	strb	r3, [r7, #26]
 80066ac:	e04c      	b.n	8006748 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80066ae:	7efb      	ldrb	r3, [r7, #27]
 80066b0:	2b08      	cmp	r3, #8
 80066b2:	d828      	bhi.n	8006706 <UART_SetConfig+0x4b6>
 80066b4:	a201      	add	r2, pc, #4	; (adr r2, 80066bc <UART_SetConfig+0x46c>)
 80066b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066ba:	bf00      	nop
 80066bc:	080066e1 	.word	0x080066e1
 80066c0:	080066e9 	.word	0x080066e9
 80066c4:	080066f1 	.word	0x080066f1
 80066c8:	08006707 	.word	0x08006707
 80066cc:	080066f7 	.word	0x080066f7
 80066d0:	08006707 	.word	0x08006707
 80066d4:	08006707 	.word	0x08006707
 80066d8:	08006707 	.word	0x08006707
 80066dc:	080066ff 	.word	0x080066ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80066e0:	f7fe fc34 	bl	8004f4c <HAL_RCC_GetPCLK1Freq>
 80066e4:	6178      	str	r0, [r7, #20]
        break;
 80066e6:	e013      	b.n	8006710 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80066e8:	f7fe fc46 	bl	8004f78 <HAL_RCC_GetPCLK2Freq>
 80066ec:	6178      	str	r0, [r7, #20]
        break;
 80066ee:	e00f      	b.n	8006710 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80066f0:	4b1b      	ldr	r3, [pc, #108]	; (8006760 <UART_SetConfig+0x510>)
 80066f2:	617b      	str	r3, [r7, #20]
        break;
 80066f4:	e00c      	b.n	8006710 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80066f6:	f7fe fb91 	bl	8004e1c <HAL_RCC_GetSysClockFreq>
 80066fa:	6178      	str	r0, [r7, #20]
        break;
 80066fc:	e008      	b.n	8006710 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006702:	617b      	str	r3, [r7, #20]
        break;
 8006704:	e004      	b.n	8006710 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8006706:	2300      	movs	r3, #0
 8006708:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800670a:	2301      	movs	r3, #1
 800670c:	76bb      	strb	r3, [r7, #26]
        break;
 800670e:	bf00      	nop
    }

    if (pclk != 0U)
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d018      	beq.n	8006748 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	085a      	lsrs	r2, r3, #1
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	441a      	add	r2, r3
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	fbb2 f3f3 	udiv	r3, r2, r3
 8006728:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	2b0f      	cmp	r3, #15
 800672e:	d909      	bls.n	8006744 <UART_SetConfig+0x4f4>
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006736:	d205      	bcs.n	8006744 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	b29a      	uxth	r2, r3
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	60da      	str	r2, [r3, #12]
 8006742:	e001      	b.n	8006748 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2200      	movs	r2, #0
 8006752:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006754:	7ebb      	ldrb	r3, [r7, #26]
}
 8006756:	4618      	mov	r0, r3
 8006758:	3720      	adds	r7, #32
 800675a:	46bd      	mov	sp, r7
 800675c:	bdb0      	pop	{r4, r5, r7, pc}
 800675e:	bf00      	nop
 8006760:	00f42400 	.word	0x00f42400

08006764 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006770:	f003 0301 	and.w	r3, r3, #1
 8006774:	2b00      	cmp	r3, #0
 8006776:	d00a      	beq.n	800678e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	430a      	orrs	r2, r1
 800678c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006792:	f003 0302 	and.w	r3, r3, #2
 8006796:	2b00      	cmp	r3, #0
 8006798:	d00a      	beq.n	80067b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	430a      	orrs	r2, r1
 80067ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b4:	f003 0304 	and.w	r3, r3, #4
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d00a      	beq.n	80067d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	430a      	orrs	r2, r1
 80067d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d6:	f003 0308 	and.w	r3, r3, #8
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d00a      	beq.n	80067f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	430a      	orrs	r2, r1
 80067f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f8:	f003 0310 	and.w	r3, r3, #16
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d00a      	beq.n	8006816 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	430a      	orrs	r2, r1
 8006814:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800681a:	f003 0320 	and.w	r3, r3, #32
 800681e:	2b00      	cmp	r3, #0
 8006820:	d00a      	beq.n	8006838 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	430a      	orrs	r2, r1
 8006836:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800683c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006840:	2b00      	cmp	r3, #0
 8006842:	d01a      	beq.n	800687a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	430a      	orrs	r2, r1
 8006858:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800685e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006862:	d10a      	bne.n	800687a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	430a      	orrs	r2, r1
 8006878:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800687e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006882:	2b00      	cmp	r3, #0
 8006884:	d00a      	beq.n	800689c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	430a      	orrs	r2, r1
 800689a:	605a      	str	r2, [r3, #4]
  }
}
 800689c:	bf00      	nop
 800689e:	370c      	adds	r7, #12
 80068a0:	46bd      	mov	sp, r7
 80068a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a6:	4770      	bx	lr

080068a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b086      	sub	sp, #24
 80068ac:	af02      	add	r7, sp, #8
 80068ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2200      	movs	r2, #0
 80068b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80068b8:	f7fb f93a 	bl	8001b30 <HAL_GetTick>
 80068bc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f003 0308 	and.w	r3, r3, #8
 80068c8:	2b08      	cmp	r3, #8
 80068ca:	d10e      	bne.n	80068ea <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80068d0:	9300      	str	r3, [sp, #0]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2200      	movs	r2, #0
 80068d6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 f82d 	bl	800693a <UART_WaitOnFlagUntilTimeout>
 80068e0:	4603      	mov	r3, r0
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d001      	beq.n	80068ea <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068e6:	2303      	movs	r3, #3
 80068e8:	e023      	b.n	8006932 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f003 0304 	and.w	r3, r3, #4
 80068f4:	2b04      	cmp	r3, #4
 80068f6:	d10e      	bne.n	8006916 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80068fc:	9300      	str	r3, [sp, #0]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2200      	movs	r2, #0
 8006902:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f000 f817 	bl	800693a <UART_WaitOnFlagUntilTimeout>
 800690c:	4603      	mov	r3, r0
 800690e:	2b00      	cmp	r3, #0
 8006910:	d001      	beq.n	8006916 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006912:	2303      	movs	r3, #3
 8006914:	e00d      	b.n	8006932 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2220      	movs	r2, #32
 800691a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2220      	movs	r2, #32
 8006920:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2200      	movs	r2, #0
 8006926:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2200      	movs	r2, #0
 800692c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006930:	2300      	movs	r3, #0
}
 8006932:	4618      	mov	r0, r3
 8006934:	3710      	adds	r7, #16
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}

0800693a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800693a:	b580      	push	{r7, lr}
 800693c:	b09c      	sub	sp, #112	; 0x70
 800693e:	af00      	add	r7, sp, #0
 8006940:	60f8      	str	r0, [r7, #12]
 8006942:	60b9      	str	r1, [r7, #8]
 8006944:	603b      	str	r3, [r7, #0]
 8006946:	4613      	mov	r3, r2
 8006948:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800694a:	e0a5      	b.n	8006a98 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800694c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800694e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006952:	f000 80a1 	beq.w	8006a98 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006956:	f7fb f8eb 	bl	8001b30 <HAL_GetTick>
 800695a:	4602      	mov	r2, r0
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	1ad3      	subs	r3, r2, r3
 8006960:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006962:	429a      	cmp	r2, r3
 8006964:	d302      	bcc.n	800696c <UART_WaitOnFlagUntilTimeout+0x32>
 8006966:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006968:	2b00      	cmp	r3, #0
 800696a:	d13e      	bne.n	80069ea <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006972:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006974:	e853 3f00 	ldrex	r3, [r3]
 8006978:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800697a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800697c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006980:	667b      	str	r3, [r7, #100]	; 0x64
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	461a      	mov	r2, r3
 8006988:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800698a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800698c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800698e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006990:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006992:	e841 2300 	strex	r3, r2, [r1]
 8006996:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006998:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800699a:	2b00      	cmp	r3, #0
 800699c:	d1e6      	bne.n	800696c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	3308      	adds	r3, #8
 80069a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069a8:	e853 3f00 	ldrex	r3, [r3]
 80069ac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80069ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069b0:	f023 0301 	bic.w	r3, r3, #1
 80069b4:	663b      	str	r3, [r7, #96]	; 0x60
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	3308      	adds	r3, #8
 80069bc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80069be:	64ba      	str	r2, [r7, #72]	; 0x48
 80069c0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80069c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80069c6:	e841 2300 	strex	r3, r2, [r1]
 80069ca:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80069cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d1e5      	bne.n	800699e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2220      	movs	r2, #32
 80069d6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2220      	movs	r2, #32
 80069dc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2200      	movs	r2, #0
 80069e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80069e6:	2303      	movs	r3, #3
 80069e8:	e067      	b.n	8006aba <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f003 0304 	and.w	r3, r3, #4
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d04f      	beq.n	8006a98 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	69db      	ldr	r3, [r3, #28]
 80069fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a06:	d147      	bne.n	8006a98 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006a10:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a1a:	e853 3f00 	ldrex	r3, [r3]
 8006a1e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a22:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006a26:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	461a      	mov	r2, r3
 8006a2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a30:	637b      	str	r3, [r7, #52]	; 0x34
 8006a32:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a34:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006a36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a38:	e841 2300 	strex	r3, r2, [r1]
 8006a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006a3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d1e6      	bne.n	8006a12 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	3308      	adds	r3, #8
 8006a4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	e853 3f00 	ldrex	r3, [r3]
 8006a52:	613b      	str	r3, [r7, #16]
   return(result);
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	f023 0301 	bic.w	r3, r3, #1
 8006a5a:	66bb      	str	r3, [r7, #104]	; 0x68
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	3308      	adds	r3, #8
 8006a62:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006a64:	623a      	str	r2, [r7, #32]
 8006a66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a68:	69f9      	ldr	r1, [r7, #28]
 8006a6a:	6a3a      	ldr	r2, [r7, #32]
 8006a6c:	e841 2300 	strex	r3, r2, [r1]
 8006a70:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a72:	69bb      	ldr	r3, [r7, #24]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d1e5      	bne.n	8006a44 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2220      	movs	r2, #32
 8006a7c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2220      	movs	r2, #32
 8006a82:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2220      	movs	r2, #32
 8006a88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006a94:	2303      	movs	r3, #3
 8006a96:	e010      	b.n	8006aba <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	69da      	ldr	r2, [r3, #28]
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	4013      	ands	r3, r2
 8006aa2:	68ba      	ldr	r2, [r7, #8]
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	bf0c      	ite	eq
 8006aa8:	2301      	moveq	r3, #1
 8006aaa:	2300      	movne	r3, #0
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	461a      	mov	r2, r3
 8006ab0:	79fb      	ldrb	r3, [r7, #7]
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	f43f af4a 	beq.w	800694c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ab8:	2300      	movs	r3, #0
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	3770      	adds	r7, #112	; 0x70
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}
	...

08006ac4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b097      	sub	sp, #92	; 0x5c
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	60f8      	str	r0, [r7, #12]
 8006acc:	60b9      	str	r1, [r7, #8]
 8006ace:	4613      	mov	r3, r2
 8006ad0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	68ba      	ldr	r2, [r7, #8]
 8006ad6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	88fa      	ldrh	r2, [r7, #6]
 8006adc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	88fa      	ldrh	r2, [r7, #6]
 8006ae4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2200      	movs	r2, #0
 8006aec:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006af6:	d10e      	bne.n	8006b16 <UART_Start_Receive_IT+0x52>
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	691b      	ldr	r3, [r3, #16]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d105      	bne.n	8006b0c <UART_Start_Receive_IT+0x48>
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006b06:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b0a:	e02d      	b.n	8006b68 <UART_Start_Receive_IT+0xa4>
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	22ff      	movs	r2, #255	; 0xff
 8006b10:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b14:	e028      	b.n	8006b68 <UART_Start_Receive_IT+0xa4>
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d10d      	bne.n	8006b3a <UART_Start_Receive_IT+0x76>
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	691b      	ldr	r3, [r3, #16]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d104      	bne.n	8006b30 <UART_Start_Receive_IT+0x6c>
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	22ff      	movs	r2, #255	; 0xff
 8006b2a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b2e:	e01b      	b.n	8006b68 <UART_Start_Receive_IT+0xa4>
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	227f      	movs	r2, #127	; 0x7f
 8006b34:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b38:	e016      	b.n	8006b68 <UART_Start_Receive_IT+0xa4>
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	689b      	ldr	r3, [r3, #8]
 8006b3e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006b42:	d10d      	bne.n	8006b60 <UART_Start_Receive_IT+0x9c>
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	691b      	ldr	r3, [r3, #16]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d104      	bne.n	8006b56 <UART_Start_Receive_IT+0x92>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	227f      	movs	r2, #127	; 0x7f
 8006b50:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b54:	e008      	b.n	8006b68 <UART_Start_Receive_IT+0xa4>
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	223f      	movs	r2, #63	; 0x3f
 8006b5a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006b5e:	e003      	b.n	8006b68 <UART_Start_Receive_IT+0xa4>
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2200      	movs	r2, #0
 8006b64:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2222      	movs	r2, #34	; 0x22
 8006b74:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	3308      	adds	r3, #8
 8006b7c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b80:	e853 3f00 	ldrex	r3, [r3]
 8006b84:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006b86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b88:	f043 0301 	orr.w	r3, r3, #1
 8006b8c:	657b      	str	r3, [r7, #84]	; 0x54
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	3308      	adds	r3, #8
 8006b94:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006b96:	64ba      	str	r2, [r7, #72]	; 0x48
 8006b98:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006b9c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006b9e:	e841 2300 	strex	r3, r2, [r1]
 8006ba2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006ba4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d1e5      	bne.n	8006b76 <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bb2:	d107      	bne.n	8006bc4 <UART_Start_Receive_IT+0x100>
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	691b      	ldr	r3, [r3, #16]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d103      	bne.n	8006bc4 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	4a24      	ldr	r2, [pc, #144]	; (8006c50 <UART_Start_Receive_IT+0x18c>)
 8006bc0:	665a      	str	r2, [r3, #100]	; 0x64
 8006bc2:	e002      	b.n	8006bca <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	4a23      	ldr	r2, [pc, #140]	; (8006c54 <UART_Start_Receive_IT+0x190>)
 8006bc8:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	691b      	ldr	r3, [r3, #16]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d019      	beq.n	8006c0e <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006be2:	e853 3f00 	ldrex	r3, [r3]
 8006be6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bea:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006bee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bf8:	637b      	str	r3, [r7, #52]	; 0x34
 8006bfa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bfc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006bfe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006c00:	e841 2300 	strex	r3, r2, [r1]
 8006c04:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d1e6      	bne.n	8006bda <UART_Start_Receive_IT+0x116>
 8006c0c:	e018      	b.n	8006c40 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	e853 3f00 	ldrex	r3, [r3]
 8006c1a:	613b      	str	r3, [r7, #16]
   return(result);
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	f043 0320 	orr.w	r3, r3, #32
 8006c22:	653b      	str	r3, [r7, #80]	; 0x50
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	461a      	mov	r2, r3
 8006c2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c2c:	623b      	str	r3, [r7, #32]
 8006c2e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c30:	69f9      	ldr	r1, [r7, #28]
 8006c32:	6a3a      	ldr	r2, [r7, #32]
 8006c34:	e841 2300 	strex	r3, r2, [r1]
 8006c38:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c3a:	69bb      	ldr	r3, [r7, #24]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1e6      	bne.n	8006c0e <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006c40:	2300      	movs	r3, #0
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	375c      	adds	r7, #92	; 0x5c
 8006c46:	46bd      	mov	sp, r7
 8006c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4c:	4770      	bx	lr
 8006c4e:	bf00      	nop
 8006c50:	08006eff 	.word	0x08006eff
 8006c54:	08006d9f 	.word	0x08006d9f

08006c58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b095      	sub	sp, #84	; 0x54
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c68:	e853 3f00 	ldrex	r3, [r3]
 8006c6c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c70:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006c74:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	461a      	mov	r2, r3
 8006c7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c7e:	643b      	str	r3, [r7, #64]	; 0x40
 8006c80:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c82:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006c84:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006c86:	e841 2300 	strex	r3, r2, [r1]
 8006c8a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d1e6      	bne.n	8006c60 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	3308      	adds	r3, #8
 8006c98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c9a:	6a3b      	ldr	r3, [r7, #32]
 8006c9c:	e853 3f00 	ldrex	r3, [r3]
 8006ca0:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ca2:	69fb      	ldr	r3, [r7, #28]
 8006ca4:	f023 0301 	bic.w	r3, r3, #1
 8006ca8:	64bb      	str	r3, [r7, #72]	; 0x48
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	3308      	adds	r3, #8
 8006cb0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006cb2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006cb4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006cb8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006cba:	e841 2300 	strex	r3, r2, [r1]
 8006cbe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d1e5      	bne.n	8006c92 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d118      	bne.n	8006d00 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	e853 3f00 	ldrex	r3, [r3]
 8006cda:	60bb      	str	r3, [r7, #8]
   return(result);
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	f023 0310 	bic.w	r3, r3, #16
 8006ce2:	647b      	str	r3, [r7, #68]	; 0x44
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	461a      	mov	r2, r3
 8006cea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cec:	61bb      	str	r3, [r7, #24]
 8006cee:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf0:	6979      	ldr	r1, [r7, #20]
 8006cf2:	69ba      	ldr	r2, [r7, #24]
 8006cf4:	e841 2300 	strex	r3, r2, [r1]
 8006cf8:	613b      	str	r3, [r7, #16]
   return(result);
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d1e6      	bne.n	8006cce <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2220      	movs	r2, #32
 8006d04:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006d12:	bf00      	nop
 8006d14:	3754      	adds	r7, #84	; 0x54
 8006d16:	46bd      	mov	sp, r7
 8006d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1c:	4770      	bx	lr

08006d1e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d1e:	b580      	push	{r7, lr}
 8006d20:	b084      	sub	sp, #16
 8006d22:	af00      	add	r7, sp, #0
 8006d24:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d2a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2200      	movs	r2, #0
 8006d38:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d3c:	68f8      	ldr	r0, [r7, #12]
 8006d3e:	f7ff fa71 	bl	8006224 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d42:	bf00      	nop
 8006d44:	3710      	adds	r7, #16
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}

08006d4a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006d4a:	b580      	push	{r7, lr}
 8006d4c:	b088      	sub	sp, #32
 8006d4e:	af00      	add	r7, sp, #0
 8006d50:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	e853 3f00 	ldrex	r3, [r3]
 8006d5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d66:	61fb      	str	r3, [r7, #28]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	69fb      	ldr	r3, [r7, #28]
 8006d70:	61bb      	str	r3, [r7, #24]
 8006d72:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d74:	6979      	ldr	r1, [r7, #20]
 8006d76:	69ba      	ldr	r2, [r7, #24]
 8006d78:	e841 2300 	strex	r3, r2, [r1]
 8006d7c:	613b      	str	r3, [r7, #16]
   return(result);
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d1e6      	bne.n	8006d52 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2220      	movs	r2, #32
 8006d88:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f7ff fa3d 	bl	8006210 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d96:	bf00      	nop
 8006d98:	3720      	adds	r7, #32
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}

08006d9e <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006d9e:	b580      	push	{r7, lr}
 8006da0:	b096      	sub	sp, #88	; 0x58
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006dac:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006db4:	2b22      	cmp	r3, #34	; 0x22
 8006db6:	f040 8094 	bne.w	8006ee2 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006dc0:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006dc4:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006dc8:	b2d9      	uxtb	r1, r3
 8006dca:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006dce:	b2da      	uxtb	r2, r3
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dd4:	400a      	ands	r2, r1
 8006dd6:	b2d2      	uxtb	r2, r2
 8006dd8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dde:	1c5a      	adds	r2, r3, #1
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006dea:	b29b      	uxth	r3, r3
 8006dec:	3b01      	subs	r3, #1
 8006dee:	b29a      	uxth	r2, r3
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d179      	bne.n	8006ef6 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e0a:	e853 3f00 	ldrex	r3, [r3]
 8006e0e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006e10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e12:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e16:	653b      	str	r3, [r7, #80]	; 0x50
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	461a      	mov	r2, r3
 8006e1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e20:	647b      	str	r3, [r7, #68]	; 0x44
 8006e22:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e24:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006e26:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e28:	e841 2300 	strex	r3, r2, [r1]
 8006e2c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006e2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d1e6      	bne.n	8006e02 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	3308      	adds	r3, #8
 8006e3a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e3e:	e853 3f00 	ldrex	r3, [r3]
 8006e42:	623b      	str	r3, [r7, #32]
   return(result);
 8006e44:	6a3b      	ldr	r3, [r7, #32]
 8006e46:	f023 0301 	bic.w	r3, r3, #1
 8006e4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	3308      	adds	r3, #8
 8006e52:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006e54:	633a      	str	r2, [r7, #48]	; 0x30
 8006e56:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e58:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006e5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e5c:	e841 2300 	strex	r3, r2, [r1]
 8006e60:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d1e5      	bne.n	8006e34 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2220      	movs	r2, #32
 8006e6c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2200      	movs	r2, #0
 8006e72:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d12e      	bne.n	8006eda <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	e853 3f00 	ldrex	r3, [r3]
 8006e8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	f023 0310 	bic.w	r3, r3, #16
 8006e96:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	461a      	mov	r2, r3
 8006e9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ea0:	61fb      	str	r3, [r7, #28]
 8006ea2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea4:	69b9      	ldr	r1, [r7, #24]
 8006ea6:	69fa      	ldr	r2, [r7, #28]
 8006ea8:	e841 2300 	strex	r3, r2, [r1]
 8006eac:	617b      	str	r3, [r7, #20]
   return(result);
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d1e6      	bne.n	8006e82 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	69db      	ldr	r3, [r3, #28]
 8006eba:	f003 0310 	and.w	r3, r3, #16
 8006ebe:	2b10      	cmp	r3, #16
 8006ec0:	d103      	bne.n	8006eca <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	2210      	movs	r2, #16
 8006ec8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006ed0:	4619      	mov	r1, r3
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f7ff f9b0 	bl	8006238 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006ed8:	e00d      	b.n	8006ef6 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f7fa fa22 	bl	8001324 <HAL_UART_RxCpltCallback>
}
 8006ee0:	e009      	b.n	8006ef6 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	8b1b      	ldrh	r3, [r3, #24]
 8006ee8:	b29a      	uxth	r2, r3
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f042 0208 	orr.w	r2, r2, #8
 8006ef2:	b292      	uxth	r2, r2
 8006ef4:	831a      	strh	r2, [r3, #24]
}
 8006ef6:	bf00      	nop
 8006ef8:	3758      	adds	r7, #88	; 0x58
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}

08006efe <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006efe:	b580      	push	{r7, lr}
 8006f00:	b096      	sub	sp, #88	; 0x58
 8006f02:	af00      	add	r7, sp, #0
 8006f04:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006f0c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f14:	2b22      	cmp	r3, #34	; 0x22
 8006f16:	f040 8094 	bne.w	8007042 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006f20:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f28:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8006f2a:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8006f2e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006f32:	4013      	ands	r3, r2
 8006f34:	b29a      	uxth	r2, r3
 8006f36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f38:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f3e:	1c9a      	adds	r2, r3, #2
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006f4a:	b29b      	uxth	r3, r3
 8006f4c:	3b01      	subs	r3, #1
 8006f4e:	b29a      	uxth	r2, r3
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006f5c:	b29b      	uxth	r3, r3
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d179      	bne.n	8007056 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f6a:	e853 3f00 	ldrex	r3, [r3]
 8006f6e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006f70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f72:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006f76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f80:	643b      	str	r3, [r7, #64]	; 0x40
 8006f82:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f84:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006f86:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006f88:	e841 2300 	strex	r3, r2, [r1]
 8006f8c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d1e6      	bne.n	8006f62 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	3308      	adds	r3, #8
 8006f9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f9c:	6a3b      	ldr	r3, [r7, #32]
 8006f9e:	e853 3f00 	ldrex	r3, [r3]
 8006fa2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006fa4:	69fb      	ldr	r3, [r7, #28]
 8006fa6:	f023 0301 	bic.w	r3, r3, #1
 8006faa:	64bb      	str	r3, [r7, #72]	; 0x48
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	3308      	adds	r3, #8
 8006fb2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006fb4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006fb6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006fba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006fbc:	e841 2300 	strex	r3, r2, [r1]
 8006fc0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d1e5      	bne.n	8006f94 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2220      	movs	r2, #32
 8006fcc:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d12e      	bne.n	800703a <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	e853 3f00 	ldrex	r3, [r3]
 8006fee:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	f023 0310 	bic.w	r3, r3, #16
 8006ff6:	647b      	str	r3, [r7, #68]	; 0x44
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	461a      	mov	r2, r3
 8006ffe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007000:	61bb      	str	r3, [r7, #24]
 8007002:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007004:	6979      	ldr	r1, [r7, #20]
 8007006:	69ba      	ldr	r2, [r7, #24]
 8007008:	e841 2300 	strex	r3, r2, [r1]
 800700c:	613b      	str	r3, [r7, #16]
   return(result);
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d1e6      	bne.n	8006fe2 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	69db      	ldr	r3, [r3, #28]
 800701a:	f003 0310 	and.w	r3, r3, #16
 800701e:	2b10      	cmp	r3, #16
 8007020:	d103      	bne.n	800702a <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	2210      	movs	r2, #16
 8007028:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007030:	4619      	mov	r1, r3
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f7ff f900 	bl	8006238 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007038:	e00d      	b.n	8007056 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f7fa f972 	bl	8001324 <HAL_UART_RxCpltCallback>
}
 8007040:	e009      	b.n	8007056 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	8b1b      	ldrh	r3, [r3, #24]
 8007048:	b29a      	uxth	r2, r3
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f042 0208 	orr.w	r2, r2, #8
 8007052:	b292      	uxth	r2, r2
 8007054:	831a      	strh	r2, [r3, #24]
}
 8007056:	bf00      	nop
 8007058:	3758      	adds	r7, #88	; 0x58
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}

0800705e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800705e:	b480      	push	{r7}
 8007060:	b083      	sub	sp, #12
 8007062:	af00      	add	r7, sp, #0
 8007064:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007066:	bf00      	nop
 8007068:	370c      	adds	r7, #12
 800706a:	46bd      	mov	sp, r7
 800706c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007070:	4770      	bx	lr
	...

08007074 <__errno>:
 8007074:	4b01      	ldr	r3, [pc, #4]	; (800707c <__errno+0x8>)
 8007076:	6818      	ldr	r0, [r3, #0]
 8007078:	4770      	bx	lr
 800707a:	bf00      	nop
 800707c:	2000000c 	.word	0x2000000c

08007080 <__libc_init_array>:
 8007080:	b570      	push	{r4, r5, r6, lr}
 8007082:	4d0d      	ldr	r5, [pc, #52]	; (80070b8 <__libc_init_array+0x38>)
 8007084:	4c0d      	ldr	r4, [pc, #52]	; (80070bc <__libc_init_array+0x3c>)
 8007086:	1b64      	subs	r4, r4, r5
 8007088:	10a4      	asrs	r4, r4, #2
 800708a:	2600      	movs	r6, #0
 800708c:	42a6      	cmp	r6, r4
 800708e:	d109      	bne.n	80070a4 <__libc_init_array+0x24>
 8007090:	4d0b      	ldr	r5, [pc, #44]	; (80070c0 <__libc_init_array+0x40>)
 8007092:	4c0c      	ldr	r4, [pc, #48]	; (80070c4 <__libc_init_array+0x44>)
 8007094:	f002 fd0a 	bl	8009aac <_init>
 8007098:	1b64      	subs	r4, r4, r5
 800709a:	10a4      	asrs	r4, r4, #2
 800709c:	2600      	movs	r6, #0
 800709e:	42a6      	cmp	r6, r4
 80070a0:	d105      	bne.n	80070ae <__libc_init_array+0x2e>
 80070a2:	bd70      	pop	{r4, r5, r6, pc}
 80070a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80070a8:	4798      	blx	r3
 80070aa:	3601      	adds	r6, #1
 80070ac:	e7ee      	b.n	800708c <__libc_init_array+0xc>
 80070ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80070b2:	4798      	blx	r3
 80070b4:	3601      	adds	r6, #1
 80070b6:	e7f2      	b.n	800709e <__libc_init_array+0x1e>
 80070b8:	08009f24 	.word	0x08009f24
 80070bc:	08009f24 	.word	0x08009f24
 80070c0:	08009f24 	.word	0x08009f24
 80070c4:	08009f28 	.word	0x08009f28

080070c8 <memset>:
 80070c8:	4402      	add	r2, r0
 80070ca:	4603      	mov	r3, r0
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d100      	bne.n	80070d2 <memset+0xa>
 80070d0:	4770      	bx	lr
 80070d2:	f803 1b01 	strb.w	r1, [r3], #1
 80070d6:	e7f9      	b.n	80070cc <memset+0x4>

080070d8 <__cvt>:
 80070d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070dc:	ec55 4b10 	vmov	r4, r5, d0
 80070e0:	2d00      	cmp	r5, #0
 80070e2:	460e      	mov	r6, r1
 80070e4:	4619      	mov	r1, r3
 80070e6:	462b      	mov	r3, r5
 80070e8:	bfbb      	ittet	lt
 80070ea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80070ee:	461d      	movlt	r5, r3
 80070f0:	2300      	movge	r3, #0
 80070f2:	232d      	movlt	r3, #45	; 0x2d
 80070f4:	700b      	strb	r3, [r1, #0]
 80070f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070f8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80070fc:	4691      	mov	r9, r2
 80070fe:	f023 0820 	bic.w	r8, r3, #32
 8007102:	bfbc      	itt	lt
 8007104:	4622      	movlt	r2, r4
 8007106:	4614      	movlt	r4, r2
 8007108:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800710c:	d005      	beq.n	800711a <__cvt+0x42>
 800710e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007112:	d100      	bne.n	8007116 <__cvt+0x3e>
 8007114:	3601      	adds	r6, #1
 8007116:	2102      	movs	r1, #2
 8007118:	e000      	b.n	800711c <__cvt+0x44>
 800711a:	2103      	movs	r1, #3
 800711c:	ab03      	add	r3, sp, #12
 800711e:	9301      	str	r3, [sp, #4]
 8007120:	ab02      	add	r3, sp, #8
 8007122:	9300      	str	r3, [sp, #0]
 8007124:	ec45 4b10 	vmov	d0, r4, r5
 8007128:	4653      	mov	r3, sl
 800712a:	4632      	mov	r2, r6
 800712c:	f000 fce4 	bl	8007af8 <_dtoa_r>
 8007130:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007134:	4607      	mov	r7, r0
 8007136:	d102      	bne.n	800713e <__cvt+0x66>
 8007138:	f019 0f01 	tst.w	r9, #1
 800713c:	d022      	beq.n	8007184 <__cvt+0xac>
 800713e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007142:	eb07 0906 	add.w	r9, r7, r6
 8007146:	d110      	bne.n	800716a <__cvt+0x92>
 8007148:	783b      	ldrb	r3, [r7, #0]
 800714a:	2b30      	cmp	r3, #48	; 0x30
 800714c:	d10a      	bne.n	8007164 <__cvt+0x8c>
 800714e:	2200      	movs	r2, #0
 8007150:	2300      	movs	r3, #0
 8007152:	4620      	mov	r0, r4
 8007154:	4629      	mov	r1, r5
 8007156:	f7f9 fcb7 	bl	8000ac8 <__aeabi_dcmpeq>
 800715a:	b918      	cbnz	r0, 8007164 <__cvt+0x8c>
 800715c:	f1c6 0601 	rsb	r6, r6, #1
 8007160:	f8ca 6000 	str.w	r6, [sl]
 8007164:	f8da 3000 	ldr.w	r3, [sl]
 8007168:	4499      	add	r9, r3
 800716a:	2200      	movs	r2, #0
 800716c:	2300      	movs	r3, #0
 800716e:	4620      	mov	r0, r4
 8007170:	4629      	mov	r1, r5
 8007172:	f7f9 fca9 	bl	8000ac8 <__aeabi_dcmpeq>
 8007176:	b108      	cbz	r0, 800717c <__cvt+0xa4>
 8007178:	f8cd 900c 	str.w	r9, [sp, #12]
 800717c:	2230      	movs	r2, #48	; 0x30
 800717e:	9b03      	ldr	r3, [sp, #12]
 8007180:	454b      	cmp	r3, r9
 8007182:	d307      	bcc.n	8007194 <__cvt+0xbc>
 8007184:	9b03      	ldr	r3, [sp, #12]
 8007186:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007188:	1bdb      	subs	r3, r3, r7
 800718a:	4638      	mov	r0, r7
 800718c:	6013      	str	r3, [r2, #0]
 800718e:	b004      	add	sp, #16
 8007190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007194:	1c59      	adds	r1, r3, #1
 8007196:	9103      	str	r1, [sp, #12]
 8007198:	701a      	strb	r2, [r3, #0]
 800719a:	e7f0      	b.n	800717e <__cvt+0xa6>

0800719c <__exponent>:
 800719c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800719e:	4603      	mov	r3, r0
 80071a0:	2900      	cmp	r1, #0
 80071a2:	bfb8      	it	lt
 80071a4:	4249      	neglt	r1, r1
 80071a6:	f803 2b02 	strb.w	r2, [r3], #2
 80071aa:	bfb4      	ite	lt
 80071ac:	222d      	movlt	r2, #45	; 0x2d
 80071ae:	222b      	movge	r2, #43	; 0x2b
 80071b0:	2909      	cmp	r1, #9
 80071b2:	7042      	strb	r2, [r0, #1]
 80071b4:	dd2a      	ble.n	800720c <__exponent+0x70>
 80071b6:	f10d 0407 	add.w	r4, sp, #7
 80071ba:	46a4      	mov	ip, r4
 80071bc:	270a      	movs	r7, #10
 80071be:	46a6      	mov	lr, r4
 80071c0:	460a      	mov	r2, r1
 80071c2:	fb91 f6f7 	sdiv	r6, r1, r7
 80071c6:	fb07 1516 	mls	r5, r7, r6, r1
 80071ca:	3530      	adds	r5, #48	; 0x30
 80071cc:	2a63      	cmp	r2, #99	; 0x63
 80071ce:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80071d2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80071d6:	4631      	mov	r1, r6
 80071d8:	dcf1      	bgt.n	80071be <__exponent+0x22>
 80071da:	3130      	adds	r1, #48	; 0x30
 80071dc:	f1ae 0502 	sub.w	r5, lr, #2
 80071e0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80071e4:	1c44      	adds	r4, r0, #1
 80071e6:	4629      	mov	r1, r5
 80071e8:	4561      	cmp	r1, ip
 80071ea:	d30a      	bcc.n	8007202 <__exponent+0x66>
 80071ec:	f10d 0209 	add.w	r2, sp, #9
 80071f0:	eba2 020e 	sub.w	r2, r2, lr
 80071f4:	4565      	cmp	r5, ip
 80071f6:	bf88      	it	hi
 80071f8:	2200      	movhi	r2, #0
 80071fa:	4413      	add	r3, r2
 80071fc:	1a18      	subs	r0, r3, r0
 80071fe:	b003      	add	sp, #12
 8007200:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007202:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007206:	f804 2f01 	strb.w	r2, [r4, #1]!
 800720a:	e7ed      	b.n	80071e8 <__exponent+0x4c>
 800720c:	2330      	movs	r3, #48	; 0x30
 800720e:	3130      	adds	r1, #48	; 0x30
 8007210:	7083      	strb	r3, [r0, #2]
 8007212:	70c1      	strb	r1, [r0, #3]
 8007214:	1d03      	adds	r3, r0, #4
 8007216:	e7f1      	b.n	80071fc <__exponent+0x60>

08007218 <_printf_float>:
 8007218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800721c:	ed2d 8b02 	vpush	{d8}
 8007220:	b08d      	sub	sp, #52	; 0x34
 8007222:	460c      	mov	r4, r1
 8007224:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007228:	4616      	mov	r6, r2
 800722a:	461f      	mov	r7, r3
 800722c:	4605      	mov	r5, r0
 800722e:	f001 fb45 	bl	80088bc <_localeconv_r>
 8007232:	f8d0 a000 	ldr.w	sl, [r0]
 8007236:	4650      	mov	r0, sl
 8007238:	f7f8 ffca 	bl	80001d0 <strlen>
 800723c:	2300      	movs	r3, #0
 800723e:	930a      	str	r3, [sp, #40]	; 0x28
 8007240:	6823      	ldr	r3, [r4, #0]
 8007242:	9305      	str	r3, [sp, #20]
 8007244:	f8d8 3000 	ldr.w	r3, [r8]
 8007248:	f894 b018 	ldrb.w	fp, [r4, #24]
 800724c:	3307      	adds	r3, #7
 800724e:	f023 0307 	bic.w	r3, r3, #7
 8007252:	f103 0208 	add.w	r2, r3, #8
 8007256:	f8c8 2000 	str.w	r2, [r8]
 800725a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800725e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007262:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007266:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800726a:	9307      	str	r3, [sp, #28]
 800726c:	f8cd 8018 	str.w	r8, [sp, #24]
 8007270:	ee08 0a10 	vmov	s16, r0
 8007274:	4b9f      	ldr	r3, [pc, #636]	; (80074f4 <_printf_float+0x2dc>)
 8007276:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800727a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800727e:	f7f9 fc55 	bl	8000b2c <__aeabi_dcmpun>
 8007282:	bb88      	cbnz	r0, 80072e8 <_printf_float+0xd0>
 8007284:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007288:	4b9a      	ldr	r3, [pc, #616]	; (80074f4 <_printf_float+0x2dc>)
 800728a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800728e:	f7f9 fc2f 	bl	8000af0 <__aeabi_dcmple>
 8007292:	bb48      	cbnz	r0, 80072e8 <_printf_float+0xd0>
 8007294:	2200      	movs	r2, #0
 8007296:	2300      	movs	r3, #0
 8007298:	4640      	mov	r0, r8
 800729a:	4649      	mov	r1, r9
 800729c:	f7f9 fc1e 	bl	8000adc <__aeabi_dcmplt>
 80072a0:	b110      	cbz	r0, 80072a8 <_printf_float+0x90>
 80072a2:	232d      	movs	r3, #45	; 0x2d
 80072a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072a8:	4b93      	ldr	r3, [pc, #588]	; (80074f8 <_printf_float+0x2e0>)
 80072aa:	4894      	ldr	r0, [pc, #592]	; (80074fc <_printf_float+0x2e4>)
 80072ac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80072b0:	bf94      	ite	ls
 80072b2:	4698      	movls	r8, r3
 80072b4:	4680      	movhi	r8, r0
 80072b6:	2303      	movs	r3, #3
 80072b8:	6123      	str	r3, [r4, #16]
 80072ba:	9b05      	ldr	r3, [sp, #20]
 80072bc:	f023 0204 	bic.w	r2, r3, #4
 80072c0:	6022      	str	r2, [r4, #0]
 80072c2:	f04f 0900 	mov.w	r9, #0
 80072c6:	9700      	str	r7, [sp, #0]
 80072c8:	4633      	mov	r3, r6
 80072ca:	aa0b      	add	r2, sp, #44	; 0x2c
 80072cc:	4621      	mov	r1, r4
 80072ce:	4628      	mov	r0, r5
 80072d0:	f000 f9d8 	bl	8007684 <_printf_common>
 80072d4:	3001      	adds	r0, #1
 80072d6:	f040 8090 	bne.w	80073fa <_printf_float+0x1e2>
 80072da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80072de:	b00d      	add	sp, #52	; 0x34
 80072e0:	ecbd 8b02 	vpop	{d8}
 80072e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072e8:	4642      	mov	r2, r8
 80072ea:	464b      	mov	r3, r9
 80072ec:	4640      	mov	r0, r8
 80072ee:	4649      	mov	r1, r9
 80072f0:	f7f9 fc1c 	bl	8000b2c <__aeabi_dcmpun>
 80072f4:	b140      	cbz	r0, 8007308 <_printf_float+0xf0>
 80072f6:	464b      	mov	r3, r9
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	bfbc      	itt	lt
 80072fc:	232d      	movlt	r3, #45	; 0x2d
 80072fe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007302:	487f      	ldr	r0, [pc, #508]	; (8007500 <_printf_float+0x2e8>)
 8007304:	4b7f      	ldr	r3, [pc, #508]	; (8007504 <_printf_float+0x2ec>)
 8007306:	e7d1      	b.n	80072ac <_printf_float+0x94>
 8007308:	6863      	ldr	r3, [r4, #4]
 800730a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800730e:	9206      	str	r2, [sp, #24]
 8007310:	1c5a      	adds	r2, r3, #1
 8007312:	d13f      	bne.n	8007394 <_printf_float+0x17c>
 8007314:	2306      	movs	r3, #6
 8007316:	6063      	str	r3, [r4, #4]
 8007318:	9b05      	ldr	r3, [sp, #20]
 800731a:	6861      	ldr	r1, [r4, #4]
 800731c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007320:	2300      	movs	r3, #0
 8007322:	9303      	str	r3, [sp, #12]
 8007324:	ab0a      	add	r3, sp, #40	; 0x28
 8007326:	e9cd b301 	strd	fp, r3, [sp, #4]
 800732a:	ab09      	add	r3, sp, #36	; 0x24
 800732c:	ec49 8b10 	vmov	d0, r8, r9
 8007330:	9300      	str	r3, [sp, #0]
 8007332:	6022      	str	r2, [r4, #0]
 8007334:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007338:	4628      	mov	r0, r5
 800733a:	f7ff fecd 	bl	80070d8 <__cvt>
 800733e:	9b06      	ldr	r3, [sp, #24]
 8007340:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007342:	2b47      	cmp	r3, #71	; 0x47
 8007344:	4680      	mov	r8, r0
 8007346:	d108      	bne.n	800735a <_printf_float+0x142>
 8007348:	1cc8      	adds	r0, r1, #3
 800734a:	db02      	blt.n	8007352 <_printf_float+0x13a>
 800734c:	6863      	ldr	r3, [r4, #4]
 800734e:	4299      	cmp	r1, r3
 8007350:	dd41      	ble.n	80073d6 <_printf_float+0x1be>
 8007352:	f1ab 0b02 	sub.w	fp, fp, #2
 8007356:	fa5f fb8b 	uxtb.w	fp, fp
 800735a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800735e:	d820      	bhi.n	80073a2 <_printf_float+0x18a>
 8007360:	3901      	subs	r1, #1
 8007362:	465a      	mov	r2, fp
 8007364:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007368:	9109      	str	r1, [sp, #36]	; 0x24
 800736a:	f7ff ff17 	bl	800719c <__exponent>
 800736e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007370:	1813      	adds	r3, r2, r0
 8007372:	2a01      	cmp	r2, #1
 8007374:	4681      	mov	r9, r0
 8007376:	6123      	str	r3, [r4, #16]
 8007378:	dc02      	bgt.n	8007380 <_printf_float+0x168>
 800737a:	6822      	ldr	r2, [r4, #0]
 800737c:	07d2      	lsls	r2, r2, #31
 800737e:	d501      	bpl.n	8007384 <_printf_float+0x16c>
 8007380:	3301      	adds	r3, #1
 8007382:	6123      	str	r3, [r4, #16]
 8007384:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007388:	2b00      	cmp	r3, #0
 800738a:	d09c      	beq.n	80072c6 <_printf_float+0xae>
 800738c:	232d      	movs	r3, #45	; 0x2d
 800738e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007392:	e798      	b.n	80072c6 <_printf_float+0xae>
 8007394:	9a06      	ldr	r2, [sp, #24]
 8007396:	2a47      	cmp	r2, #71	; 0x47
 8007398:	d1be      	bne.n	8007318 <_printf_float+0x100>
 800739a:	2b00      	cmp	r3, #0
 800739c:	d1bc      	bne.n	8007318 <_printf_float+0x100>
 800739e:	2301      	movs	r3, #1
 80073a0:	e7b9      	b.n	8007316 <_printf_float+0xfe>
 80073a2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80073a6:	d118      	bne.n	80073da <_printf_float+0x1c2>
 80073a8:	2900      	cmp	r1, #0
 80073aa:	6863      	ldr	r3, [r4, #4]
 80073ac:	dd0b      	ble.n	80073c6 <_printf_float+0x1ae>
 80073ae:	6121      	str	r1, [r4, #16]
 80073b0:	b913      	cbnz	r3, 80073b8 <_printf_float+0x1a0>
 80073b2:	6822      	ldr	r2, [r4, #0]
 80073b4:	07d0      	lsls	r0, r2, #31
 80073b6:	d502      	bpl.n	80073be <_printf_float+0x1a6>
 80073b8:	3301      	adds	r3, #1
 80073ba:	440b      	add	r3, r1
 80073bc:	6123      	str	r3, [r4, #16]
 80073be:	65a1      	str	r1, [r4, #88]	; 0x58
 80073c0:	f04f 0900 	mov.w	r9, #0
 80073c4:	e7de      	b.n	8007384 <_printf_float+0x16c>
 80073c6:	b913      	cbnz	r3, 80073ce <_printf_float+0x1b6>
 80073c8:	6822      	ldr	r2, [r4, #0]
 80073ca:	07d2      	lsls	r2, r2, #31
 80073cc:	d501      	bpl.n	80073d2 <_printf_float+0x1ba>
 80073ce:	3302      	adds	r3, #2
 80073d0:	e7f4      	b.n	80073bc <_printf_float+0x1a4>
 80073d2:	2301      	movs	r3, #1
 80073d4:	e7f2      	b.n	80073bc <_printf_float+0x1a4>
 80073d6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80073da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073dc:	4299      	cmp	r1, r3
 80073de:	db05      	blt.n	80073ec <_printf_float+0x1d4>
 80073e0:	6823      	ldr	r3, [r4, #0]
 80073e2:	6121      	str	r1, [r4, #16]
 80073e4:	07d8      	lsls	r0, r3, #31
 80073e6:	d5ea      	bpl.n	80073be <_printf_float+0x1a6>
 80073e8:	1c4b      	adds	r3, r1, #1
 80073ea:	e7e7      	b.n	80073bc <_printf_float+0x1a4>
 80073ec:	2900      	cmp	r1, #0
 80073ee:	bfd4      	ite	le
 80073f0:	f1c1 0202 	rsble	r2, r1, #2
 80073f4:	2201      	movgt	r2, #1
 80073f6:	4413      	add	r3, r2
 80073f8:	e7e0      	b.n	80073bc <_printf_float+0x1a4>
 80073fa:	6823      	ldr	r3, [r4, #0]
 80073fc:	055a      	lsls	r2, r3, #21
 80073fe:	d407      	bmi.n	8007410 <_printf_float+0x1f8>
 8007400:	6923      	ldr	r3, [r4, #16]
 8007402:	4642      	mov	r2, r8
 8007404:	4631      	mov	r1, r6
 8007406:	4628      	mov	r0, r5
 8007408:	47b8      	blx	r7
 800740a:	3001      	adds	r0, #1
 800740c:	d12c      	bne.n	8007468 <_printf_float+0x250>
 800740e:	e764      	b.n	80072da <_printf_float+0xc2>
 8007410:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007414:	f240 80e0 	bls.w	80075d8 <_printf_float+0x3c0>
 8007418:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800741c:	2200      	movs	r2, #0
 800741e:	2300      	movs	r3, #0
 8007420:	f7f9 fb52 	bl	8000ac8 <__aeabi_dcmpeq>
 8007424:	2800      	cmp	r0, #0
 8007426:	d034      	beq.n	8007492 <_printf_float+0x27a>
 8007428:	4a37      	ldr	r2, [pc, #220]	; (8007508 <_printf_float+0x2f0>)
 800742a:	2301      	movs	r3, #1
 800742c:	4631      	mov	r1, r6
 800742e:	4628      	mov	r0, r5
 8007430:	47b8      	blx	r7
 8007432:	3001      	adds	r0, #1
 8007434:	f43f af51 	beq.w	80072da <_printf_float+0xc2>
 8007438:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800743c:	429a      	cmp	r2, r3
 800743e:	db02      	blt.n	8007446 <_printf_float+0x22e>
 8007440:	6823      	ldr	r3, [r4, #0]
 8007442:	07d8      	lsls	r0, r3, #31
 8007444:	d510      	bpl.n	8007468 <_printf_float+0x250>
 8007446:	ee18 3a10 	vmov	r3, s16
 800744a:	4652      	mov	r2, sl
 800744c:	4631      	mov	r1, r6
 800744e:	4628      	mov	r0, r5
 8007450:	47b8      	blx	r7
 8007452:	3001      	adds	r0, #1
 8007454:	f43f af41 	beq.w	80072da <_printf_float+0xc2>
 8007458:	f04f 0800 	mov.w	r8, #0
 800745c:	f104 091a 	add.w	r9, r4, #26
 8007460:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007462:	3b01      	subs	r3, #1
 8007464:	4543      	cmp	r3, r8
 8007466:	dc09      	bgt.n	800747c <_printf_float+0x264>
 8007468:	6823      	ldr	r3, [r4, #0]
 800746a:	079b      	lsls	r3, r3, #30
 800746c:	f100 8105 	bmi.w	800767a <_printf_float+0x462>
 8007470:	68e0      	ldr	r0, [r4, #12]
 8007472:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007474:	4298      	cmp	r0, r3
 8007476:	bfb8      	it	lt
 8007478:	4618      	movlt	r0, r3
 800747a:	e730      	b.n	80072de <_printf_float+0xc6>
 800747c:	2301      	movs	r3, #1
 800747e:	464a      	mov	r2, r9
 8007480:	4631      	mov	r1, r6
 8007482:	4628      	mov	r0, r5
 8007484:	47b8      	blx	r7
 8007486:	3001      	adds	r0, #1
 8007488:	f43f af27 	beq.w	80072da <_printf_float+0xc2>
 800748c:	f108 0801 	add.w	r8, r8, #1
 8007490:	e7e6      	b.n	8007460 <_printf_float+0x248>
 8007492:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007494:	2b00      	cmp	r3, #0
 8007496:	dc39      	bgt.n	800750c <_printf_float+0x2f4>
 8007498:	4a1b      	ldr	r2, [pc, #108]	; (8007508 <_printf_float+0x2f0>)
 800749a:	2301      	movs	r3, #1
 800749c:	4631      	mov	r1, r6
 800749e:	4628      	mov	r0, r5
 80074a0:	47b8      	blx	r7
 80074a2:	3001      	adds	r0, #1
 80074a4:	f43f af19 	beq.w	80072da <_printf_float+0xc2>
 80074a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074ac:	4313      	orrs	r3, r2
 80074ae:	d102      	bne.n	80074b6 <_printf_float+0x29e>
 80074b0:	6823      	ldr	r3, [r4, #0]
 80074b2:	07d9      	lsls	r1, r3, #31
 80074b4:	d5d8      	bpl.n	8007468 <_printf_float+0x250>
 80074b6:	ee18 3a10 	vmov	r3, s16
 80074ba:	4652      	mov	r2, sl
 80074bc:	4631      	mov	r1, r6
 80074be:	4628      	mov	r0, r5
 80074c0:	47b8      	blx	r7
 80074c2:	3001      	adds	r0, #1
 80074c4:	f43f af09 	beq.w	80072da <_printf_float+0xc2>
 80074c8:	f04f 0900 	mov.w	r9, #0
 80074cc:	f104 0a1a 	add.w	sl, r4, #26
 80074d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074d2:	425b      	negs	r3, r3
 80074d4:	454b      	cmp	r3, r9
 80074d6:	dc01      	bgt.n	80074dc <_printf_float+0x2c4>
 80074d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074da:	e792      	b.n	8007402 <_printf_float+0x1ea>
 80074dc:	2301      	movs	r3, #1
 80074de:	4652      	mov	r2, sl
 80074e0:	4631      	mov	r1, r6
 80074e2:	4628      	mov	r0, r5
 80074e4:	47b8      	blx	r7
 80074e6:	3001      	adds	r0, #1
 80074e8:	f43f aef7 	beq.w	80072da <_printf_float+0xc2>
 80074ec:	f109 0901 	add.w	r9, r9, #1
 80074f0:	e7ee      	b.n	80074d0 <_printf_float+0x2b8>
 80074f2:	bf00      	nop
 80074f4:	7fefffff 	.word	0x7fefffff
 80074f8:	08009b40 	.word	0x08009b40
 80074fc:	08009b44 	.word	0x08009b44
 8007500:	08009b4c 	.word	0x08009b4c
 8007504:	08009b48 	.word	0x08009b48
 8007508:	08009b50 	.word	0x08009b50
 800750c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800750e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007510:	429a      	cmp	r2, r3
 8007512:	bfa8      	it	ge
 8007514:	461a      	movge	r2, r3
 8007516:	2a00      	cmp	r2, #0
 8007518:	4691      	mov	r9, r2
 800751a:	dc37      	bgt.n	800758c <_printf_float+0x374>
 800751c:	f04f 0b00 	mov.w	fp, #0
 8007520:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007524:	f104 021a 	add.w	r2, r4, #26
 8007528:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800752a:	9305      	str	r3, [sp, #20]
 800752c:	eba3 0309 	sub.w	r3, r3, r9
 8007530:	455b      	cmp	r3, fp
 8007532:	dc33      	bgt.n	800759c <_printf_float+0x384>
 8007534:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007538:	429a      	cmp	r2, r3
 800753a:	db3b      	blt.n	80075b4 <_printf_float+0x39c>
 800753c:	6823      	ldr	r3, [r4, #0]
 800753e:	07da      	lsls	r2, r3, #31
 8007540:	d438      	bmi.n	80075b4 <_printf_float+0x39c>
 8007542:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007544:	9b05      	ldr	r3, [sp, #20]
 8007546:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007548:	1ad3      	subs	r3, r2, r3
 800754a:	eba2 0901 	sub.w	r9, r2, r1
 800754e:	4599      	cmp	r9, r3
 8007550:	bfa8      	it	ge
 8007552:	4699      	movge	r9, r3
 8007554:	f1b9 0f00 	cmp.w	r9, #0
 8007558:	dc35      	bgt.n	80075c6 <_printf_float+0x3ae>
 800755a:	f04f 0800 	mov.w	r8, #0
 800755e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007562:	f104 0a1a 	add.w	sl, r4, #26
 8007566:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800756a:	1a9b      	subs	r3, r3, r2
 800756c:	eba3 0309 	sub.w	r3, r3, r9
 8007570:	4543      	cmp	r3, r8
 8007572:	f77f af79 	ble.w	8007468 <_printf_float+0x250>
 8007576:	2301      	movs	r3, #1
 8007578:	4652      	mov	r2, sl
 800757a:	4631      	mov	r1, r6
 800757c:	4628      	mov	r0, r5
 800757e:	47b8      	blx	r7
 8007580:	3001      	adds	r0, #1
 8007582:	f43f aeaa 	beq.w	80072da <_printf_float+0xc2>
 8007586:	f108 0801 	add.w	r8, r8, #1
 800758a:	e7ec      	b.n	8007566 <_printf_float+0x34e>
 800758c:	4613      	mov	r3, r2
 800758e:	4631      	mov	r1, r6
 8007590:	4642      	mov	r2, r8
 8007592:	4628      	mov	r0, r5
 8007594:	47b8      	blx	r7
 8007596:	3001      	adds	r0, #1
 8007598:	d1c0      	bne.n	800751c <_printf_float+0x304>
 800759a:	e69e      	b.n	80072da <_printf_float+0xc2>
 800759c:	2301      	movs	r3, #1
 800759e:	4631      	mov	r1, r6
 80075a0:	4628      	mov	r0, r5
 80075a2:	9205      	str	r2, [sp, #20]
 80075a4:	47b8      	blx	r7
 80075a6:	3001      	adds	r0, #1
 80075a8:	f43f ae97 	beq.w	80072da <_printf_float+0xc2>
 80075ac:	9a05      	ldr	r2, [sp, #20]
 80075ae:	f10b 0b01 	add.w	fp, fp, #1
 80075b2:	e7b9      	b.n	8007528 <_printf_float+0x310>
 80075b4:	ee18 3a10 	vmov	r3, s16
 80075b8:	4652      	mov	r2, sl
 80075ba:	4631      	mov	r1, r6
 80075bc:	4628      	mov	r0, r5
 80075be:	47b8      	blx	r7
 80075c0:	3001      	adds	r0, #1
 80075c2:	d1be      	bne.n	8007542 <_printf_float+0x32a>
 80075c4:	e689      	b.n	80072da <_printf_float+0xc2>
 80075c6:	9a05      	ldr	r2, [sp, #20]
 80075c8:	464b      	mov	r3, r9
 80075ca:	4442      	add	r2, r8
 80075cc:	4631      	mov	r1, r6
 80075ce:	4628      	mov	r0, r5
 80075d0:	47b8      	blx	r7
 80075d2:	3001      	adds	r0, #1
 80075d4:	d1c1      	bne.n	800755a <_printf_float+0x342>
 80075d6:	e680      	b.n	80072da <_printf_float+0xc2>
 80075d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075da:	2a01      	cmp	r2, #1
 80075dc:	dc01      	bgt.n	80075e2 <_printf_float+0x3ca>
 80075de:	07db      	lsls	r3, r3, #31
 80075e0:	d538      	bpl.n	8007654 <_printf_float+0x43c>
 80075e2:	2301      	movs	r3, #1
 80075e4:	4642      	mov	r2, r8
 80075e6:	4631      	mov	r1, r6
 80075e8:	4628      	mov	r0, r5
 80075ea:	47b8      	blx	r7
 80075ec:	3001      	adds	r0, #1
 80075ee:	f43f ae74 	beq.w	80072da <_printf_float+0xc2>
 80075f2:	ee18 3a10 	vmov	r3, s16
 80075f6:	4652      	mov	r2, sl
 80075f8:	4631      	mov	r1, r6
 80075fa:	4628      	mov	r0, r5
 80075fc:	47b8      	blx	r7
 80075fe:	3001      	adds	r0, #1
 8007600:	f43f ae6b 	beq.w	80072da <_printf_float+0xc2>
 8007604:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007608:	2200      	movs	r2, #0
 800760a:	2300      	movs	r3, #0
 800760c:	f7f9 fa5c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007610:	b9d8      	cbnz	r0, 800764a <_printf_float+0x432>
 8007612:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007614:	f108 0201 	add.w	r2, r8, #1
 8007618:	3b01      	subs	r3, #1
 800761a:	4631      	mov	r1, r6
 800761c:	4628      	mov	r0, r5
 800761e:	47b8      	blx	r7
 8007620:	3001      	adds	r0, #1
 8007622:	d10e      	bne.n	8007642 <_printf_float+0x42a>
 8007624:	e659      	b.n	80072da <_printf_float+0xc2>
 8007626:	2301      	movs	r3, #1
 8007628:	4652      	mov	r2, sl
 800762a:	4631      	mov	r1, r6
 800762c:	4628      	mov	r0, r5
 800762e:	47b8      	blx	r7
 8007630:	3001      	adds	r0, #1
 8007632:	f43f ae52 	beq.w	80072da <_printf_float+0xc2>
 8007636:	f108 0801 	add.w	r8, r8, #1
 800763a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800763c:	3b01      	subs	r3, #1
 800763e:	4543      	cmp	r3, r8
 8007640:	dcf1      	bgt.n	8007626 <_printf_float+0x40e>
 8007642:	464b      	mov	r3, r9
 8007644:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007648:	e6dc      	b.n	8007404 <_printf_float+0x1ec>
 800764a:	f04f 0800 	mov.w	r8, #0
 800764e:	f104 0a1a 	add.w	sl, r4, #26
 8007652:	e7f2      	b.n	800763a <_printf_float+0x422>
 8007654:	2301      	movs	r3, #1
 8007656:	4642      	mov	r2, r8
 8007658:	e7df      	b.n	800761a <_printf_float+0x402>
 800765a:	2301      	movs	r3, #1
 800765c:	464a      	mov	r2, r9
 800765e:	4631      	mov	r1, r6
 8007660:	4628      	mov	r0, r5
 8007662:	47b8      	blx	r7
 8007664:	3001      	adds	r0, #1
 8007666:	f43f ae38 	beq.w	80072da <_printf_float+0xc2>
 800766a:	f108 0801 	add.w	r8, r8, #1
 800766e:	68e3      	ldr	r3, [r4, #12]
 8007670:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007672:	1a5b      	subs	r3, r3, r1
 8007674:	4543      	cmp	r3, r8
 8007676:	dcf0      	bgt.n	800765a <_printf_float+0x442>
 8007678:	e6fa      	b.n	8007470 <_printf_float+0x258>
 800767a:	f04f 0800 	mov.w	r8, #0
 800767e:	f104 0919 	add.w	r9, r4, #25
 8007682:	e7f4      	b.n	800766e <_printf_float+0x456>

08007684 <_printf_common>:
 8007684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007688:	4616      	mov	r6, r2
 800768a:	4699      	mov	r9, r3
 800768c:	688a      	ldr	r2, [r1, #8]
 800768e:	690b      	ldr	r3, [r1, #16]
 8007690:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007694:	4293      	cmp	r3, r2
 8007696:	bfb8      	it	lt
 8007698:	4613      	movlt	r3, r2
 800769a:	6033      	str	r3, [r6, #0]
 800769c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80076a0:	4607      	mov	r7, r0
 80076a2:	460c      	mov	r4, r1
 80076a4:	b10a      	cbz	r2, 80076aa <_printf_common+0x26>
 80076a6:	3301      	adds	r3, #1
 80076a8:	6033      	str	r3, [r6, #0]
 80076aa:	6823      	ldr	r3, [r4, #0]
 80076ac:	0699      	lsls	r1, r3, #26
 80076ae:	bf42      	ittt	mi
 80076b0:	6833      	ldrmi	r3, [r6, #0]
 80076b2:	3302      	addmi	r3, #2
 80076b4:	6033      	strmi	r3, [r6, #0]
 80076b6:	6825      	ldr	r5, [r4, #0]
 80076b8:	f015 0506 	ands.w	r5, r5, #6
 80076bc:	d106      	bne.n	80076cc <_printf_common+0x48>
 80076be:	f104 0a19 	add.w	sl, r4, #25
 80076c2:	68e3      	ldr	r3, [r4, #12]
 80076c4:	6832      	ldr	r2, [r6, #0]
 80076c6:	1a9b      	subs	r3, r3, r2
 80076c8:	42ab      	cmp	r3, r5
 80076ca:	dc26      	bgt.n	800771a <_printf_common+0x96>
 80076cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80076d0:	1e13      	subs	r3, r2, #0
 80076d2:	6822      	ldr	r2, [r4, #0]
 80076d4:	bf18      	it	ne
 80076d6:	2301      	movne	r3, #1
 80076d8:	0692      	lsls	r2, r2, #26
 80076da:	d42b      	bmi.n	8007734 <_printf_common+0xb0>
 80076dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80076e0:	4649      	mov	r1, r9
 80076e2:	4638      	mov	r0, r7
 80076e4:	47c0      	blx	r8
 80076e6:	3001      	adds	r0, #1
 80076e8:	d01e      	beq.n	8007728 <_printf_common+0xa4>
 80076ea:	6823      	ldr	r3, [r4, #0]
 80076ec:	68e5      	ldr	r5, [r4, #12]
 80076ee:	6832      	ldr	r2, [r6, #0]
 80076f0:	f003 0306 	and.w	r3, r3, #6
 80076f4:	2b04      	cmp	r3, #4
 80076f6:	bf08      	it	eq
 80076f8:	1aad      	subeq	r5, r5, r2
 80076fa:	68a3      	ldr	r3, [r4, #8]
 80076fc:	6922      	ldr	r2, [r4, #16]
 80076fe:	bf0c      	ite	eq
 8007700:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007704:	2500      	movne	r5, #0
 8007706:	4293      	cmp	r3, r2
 8007708:	bfc4      	itt	gt
 800770a:	1a9b      	subgt	r3, r3, r2
 800770c:	18ed      	addgt	r5, r5, r3
 800770e:	2600      	movs	r6, #0
 8007710:	341a      	adds	r4, #26
 8007712:	42b5      	cmp	r5, r6
 8007714:	d11a      	bne.n	800774c <_printf_common+0xc8>
 8007716:	2000      	movs	r0, #0
 8007718:	e008      	b.n	800772c <_printf_common+0xa8>
 800771a:	2301      	movs	r3, #1
 800771c:	4652      	mov	r2, sl
 800771e:	4649      	mov	r1, r9
 8007720:	4638      	mov	r0, r7
 8007722:	47c0      	blx	r8
 8007724:	3001      	adds	r0, #1
 8007726:	d103      	bne.n	8007730 <_printf_common+0xac>
 8007728:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800772c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007730:	3501      	adds	r5, #1
 8007732:	e7c6      	b.n	80076c2 <_printf_common+0x3e>
 8007734:	18e1      	adds	r1, r4, r3
 8007736:	1c5a      	adds	r2, r3, #1
 8007738:	2030      	movs	r0, #48	; 0x30
 800773a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800773e:	4422      	add	r2, r4
 8007740:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007744:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007748:	3302      	adds	r3, #2
 800774a:	e7c7      	b.n	80076dc <_printf_common+0x58>
 800774c:	2301      	movs	r3, #1
 800774e:	4622      	mov	r2, r4
 8007750:	4649      	mov	r1, r9
 8007752:	4638      	mov	r0, r7
 8007754:	47c0      	blx	r8
 8007756:	3001      	adds	r0, #1
 8007758:	d0e6      	beq.n	8007728 <_printf_common+0xa4>
 800775a:	3601      	adds	r6, #1
 800775c:	e7d9      	b.n	8007712 <_printf_common+0x8e>
	...

08007760 <_printf_i>:
 8007760:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007764:	460c      	mov	r4, r1
 8007766:	4691      	mov	r9, r2
 8007768:	7e27      	ldrb	r7, [r4, #24]
 800776a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800776c:	2f78      	cmp	r7, #120	; 0x78
 800776e:	4680      	mov	r8, r0
 8007770:	469a      	mov	sl, r3
 8007772:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007776:	d807      	bhi.n	8007788 <_printf_i+0x28>
 8007778:	2f62      	cmp	r7, #98	; 0x62
 800777a:	d80a      	bhi.n	8007792 <_printf_i+0x32>
 800777c:	2f00      	cmp	r7, #0
 800777e:	f000 80d8 	beq.w	8007932 <_printf_i+0x1d2>
 8007782:	2f58      	cmp	r7, #88	; 0x58
 8007784:	f000 80a3 	beq.w	80078ce <_printf_i+0x16e>
 8007788:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800778c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007790:	e03a      	b.n	8007808 <_printf_i+0xa8>
 8007792:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007796:	2b15      	cmp	r3, #21
 8007798:	d8f6      	bhi.n	8007788 <_printf_i+0x28>
 800779a:	a001      	add	r0, pc, #4	; (adr r0, 80077a0 <_printf_i+0x40>)
 800779c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80077a0:	080077f9 	.word	0x080077f9
 80077a4:	0800780d 	.word	0x0800780d
 80077a8:	08007789 	.word	0x08007789
 80077ac:	08007789 	.word	0x08007789
 80077b0:	08007789 	.word	0x08007789
 80077b4:	08007789 	.word	0x08007789
 80077b8:	0800780d 	.word	0x0800780d
 80077bc:	08007789 	.word	0x08007789
 80077c0:	08007789 	.word	0x08007789
 80077c4:	08007789 	.word	0x08007789
 80077c8:	08007789 	.word	0x08007789
 80077cc:	08007919 	.word	0x08007919
 80077d0:	0800783d 	.word	0x0800783d
 80077d4:	080078fb 	.word	0x080078fb
 80077d8:	08007789 	.word	0x08007789
 80077dc:	08007789 	.word	0x08007789
 80077e0:	0800793b 	.word	0x0800793b
 80077e4:	08007789 	.word	0x08007789
 80077e8:	0800783d 	.word	0x0800783d
 80077ec:	08007789 	.word	0x08007789
 80077f0:	08007789 	.word	0x08007789
 80077f4:	08007903 	.word	0x08007903
 80077f8:	680b      	ldr	r3, [r1, #0]
 80077fa:	1d1a      	adds	r2, r3, #4
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	600a      	str	r2, [r1, #0]
 8007800:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007804:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007808:	2301      	movs	r3, #1
 800780a:	e0a3      	b.n	8007954 <_printf_i+0x1f4>
 800780c:	6825      	ldr	r5, [r4, #0]
 800780e:	6808      	ldr	r0, [r1, #0]
 8007810:	062e      	lsls	r6, r5, #24
 8007812:	f100 0304 	add.w	r3, r0, #4
 8007816:	d50a      	bpl.n	800782e <_printf_i+0xce>
 8007818:	6805      	ldr	r5, [r0, #0]
 800781a:	600b      	str	r3, [r1, #0]
 800781c:	2d00      	cmp	r5, #0
 800781e:	da03      	bge.n	8007828 <_printf_i+0xc8>
 8007820:	232d      	movs	r3, #45	; 0x2d
 8007822:	426d      	negs	r5, r5
 8007824:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007828:	485e      	ldr	r0, [pc, #376]	; (80079a4 <_printf_i+0x244>)
 800782a:	230a      	movs	r3, #10
 800782c:	e019      	b.n	8007862 <_printf_i+0x102>
 800782e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007832:	6805      	ldr	r5, [r0, #0]
 8007834:	600b      	str	r3, [r1, #0]
 8007836:	bf18      	it	ne
 8007838:	b22d      	sxthne	r5, r5
 800783a:	e7ef      	b.n	800781c <_printf_i+0xbc>
 800783c:	680b      	ldr	r3, [r1, #0]
 800783e:	6825      	ldr	r5, [r4, #0]
 8007840:	1d18      	adds	r0, r3, #4
 8007842:	6008      	str	r0, [r1, #0]
 8007844:	0628      	lsls	r0, r5, #24
 8007846:	d501      	bpl.n	800784c <_printf_i+0xec>
 8007848:	681d      	ldr	r5, [r3, #0]
 800784a:	e002      	b.n	8007852 <_printf_i+0xf2>
 800784c:	0669      	lsls	r1, r5, #25
 800784e:	d5fb      	bpl.n	8007848 <_printf_i+0xe8>
 8007850:	881d      	ldrh	r5, [r3, #0]
 8007852:	4854      	ldr	r0, [pc, #336]	; (80079a4 <_printf_i+0x244>)
 8007854:	2f6f      	cmp	r7, #111	; 0x6f
 8007856:	bf0c      	ite	eq
 8007858:	2308      	moveq	r3, #8
 800785a:	230a      	movne	r3, #10
 800785c:	2100      	movs	r1, #0
 800785e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007862:	6866      	ldr	r6, [r4, #4]
 8007864:	60a6      	str	r6, [r4, #8]
 8007866:	2e00      	cmp	r6, #0
 8007868:	bfa2      	ittt	ge
 800786a:	6821      	ldrge	r1, [r4, #0]
 800786c:	f021 0104 	bicge.w	r1, r1, #4
 8007870:	6021      	strge	r1, [r4, #0]
 8007872:	b90d      	cbnz	r5, 8007878 <_printf_i+0x118>
 8007874:	2e00      	cmp	r6, #0
 8007876:	d04d      	beq.n	8007914 <_printf_i+0x1b4>
 8007878:	4616      	mov	r6, r2
 800787a:	fbb5 f1f3 	udiv	r1, r5, r3
 800787e:	fb03 5711 	mls	r7, r3, r1, r5
 8007882:	5dc7      	ldrb	r7, [r0, r7]
 8007884:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007888:	462f      	mov	r7, r5
 800788a:	42bb      	cmp	r3, r7
 800788c:	460d      	mov	r5, r1
 800788e:	d9f4      	bls.n	800787a <_printf_i+0x11a>
 8007890:	2b08      	cmp	r3, #8
 8007892:	d10b      	bne.n	80078ac <_printf_i+0x14c>
 8007894:	6823      	ldr	r3, [r4, #0]
 8007896:	07df      	lsls	r7, r3, #31
 8007898:	d508      	bpl.n	80078ac <_printf_i+0x14c>
 800789a:	6923      	ldr	r3, [r4, #16]
 800789c:	6861      	ldr	r1, [r4, #4]
 800789e:	4299      	cmp	r1, r3
 80078a0:	bfde      	ittt	le
 80078a2:	2330      	movle	r3, #48	; 0x30
 80078a4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80078a8:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80078ac:	1b92      	subs	r2, r2, r6
 80078ae:	6122      	str	r2, [r4, #16]
 80078b0:	f8cd a000 	str.w	sl, [sp]
 80078b4:	464b      	mov	r3, r9
 80078b6:	aa03      	add	r2, sp, #12
 80078b8:	4621      	mov	r1, r4
 80078ba:	4640      	mov	r0, r8
 80078bc:	f7ff fee2 	bl	8007684 <_printf_common>
 80078c0:	3001      	adds	r0, #1
 80078c2:	d14c      	bne.n	800795e <_printf_i+0x1fe>
 80078c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80078c8:	b004      	add	sp, #16
 80078ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078ce:	4835      	ldr	r0, [pc, #212]	; (80079a4 <_printf_i+0x244>)
 80078d0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80078d4:	6823      	ldr	r3, [r4, #0]
 80078d6:	680e      	ldr	r6, [r1, #0]
 80078d8:	061f      	lsls	r7, r3, #24
 80078da:	f856 5b04 	ldr.w	r5, [r6], #4
 80078de:	600e      	str	r6, [r1, #0]
 80078e0:	d514      	bpl.n	800790c <_printf_i+0x1ac>
 80078e2:	07d9      	lsls	r1, r3, #31
 80078e4:	bf44      	itt	mi
 80078e6:	f043 0320 	orrmi.w	r3, r3, #32
 80078ea:	6023      	strmi	r3, [r4, #0]
 80078ec:	b91d      	cbnz	r5, 80078f6 <_printf_i+0x196>
 80078ee:	6823      	ldr	r3, [r4, #0]
 80078f0:	f023 0320 	bic.w	r3, r3, #32
 80078f4:	6023      	str	r3, [r4, #0]
 80078f6:	2310      	movs	r3, #16
 80078f8:	e7b0      	b.n	800785c <_printf_i+0xfc>
 80078fa:	6823      	ldr	r3, [r4, #0]
 80078fc:	f043 0320 	orr.w	r3, r3, #32
 8007900:	6023      	str	r3, [r4, #0]
 8007902:	2378      	movs	r3, #120	; 0x78
 8007904:	4828      	ldr	r0, [pc, #160]	; (80079a8 <_printf_i+0x248>)
 8007906:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800790a:	e7e3      	b.n	80078d4 <_printf_i+0x174>
 800790c:	065e      	lsls	r6, r3, #25
 800790e:	bf48      	it	mi
 8007910:	b2ad      	uxthmi	r5, r5
 8007912:	e7e6      	b.n	80078e2 <_printf_i+0x182>
 8007914:	4616      	mov	r6, r2
 8007916:	e7bb      	b.n	8007890 <_printf_i+0x130>
 8007918:	680b      	ldr	r3, [r1, #0]
 800791a:	6826      	ldr	r6, [r4, #0]
 800791c:	6960      	ldr	r0, [r4, #20]
 800791e:	1d1d      	adds	r5, r3, #4
 8007920:	600d      	str	r5, [r1, #0]
 8007922:	0635      	lsls	r5, r6, #24
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	d501      	bpl.n	800792c <_printf_i+0x1cc>
 8007928:	6018      	str	r0, [r3, #0]
 800792a:	e002      	b.n	8007932 <_printf_i+0x1d2>
 800792c:	0671      	lsls	r1, r6, #25
 800792e:	d5fb      	bpl.n	8007928 <_printf_i+0x1c8>
 8007930:	8018      	strh	r0, [r3, #0]
 8007932:	2300      	movs	r3, #0
 8007934:	6123      	str	r3, [r4, #16]
 8007936:	4616      	mov	r6, r2
 8007938:	e7ba      	b.n	80078b0 <_printf_i+0x150>
 800793a:	680b      	ldr	r3, [r1, #0]
 800793c:	1d1a      	adds	r2, r3, #4
 800793e:	600a      	str	r2, [r1, #0]
 8007940:	681e      	ldr	r6, [r3, #0]
 8007942:	6862      	ldr	r2, [r4, #4]
 8007944:	2100      	movs	r1, #0
 8007946:	4630      	mov	r0, r6
 8007948:	f7f8 fc4a 	bl	80001e0 <memchr>
 800794c:	b108      	cbz	r0, 8007952 <_printf_i+0x1f2>
 800794e:	1b80      	subs	r0, r0, r6
 8007950:	6060      	str	r0, [r4, #4]
 8007952:	6863      	ldr	r3, [r4, #4]
 8007954:	6123      	str	r3, [r4, #16]
 8007956:	2300      	movs	r3, #0
 8007958:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800795c:	e7a8      	b.n	80078b0 <_printf_i+0x150>
 800795e:	6923      	ldr	r3, [r4, #16]
 8007960:	4632      	mov	r2, r6
 8007962:	4649      	mov	r1, r9
 8007964:	4640      	mov	r0, r8
 8007966:	47d0      	blx	sl
 8007968:	3001      	adds	r0, #1
 800796a:	d0ab      	beq.n	80078c4 <_printf_i+0x164>
 800796c:	6823      	ldr	r3, [r4, #0]
 800796e:	079b      	lsls	r3, r3, #30
 8007970:	d413      	bmi.n	800799a <_printf_i+0x23a>
 8007972:	68e0      	ldr	r0, [r4, #12]
 8007974:	9b03      	ldr	r3, [sp, #12]
 8007976:	4298      	cmp	r0, r3
 8007978:	bfb8      	it	lt
 800797a:	4618      	movlt	r0, r3
 800797c:	e7a4      	b.n	80078c8 <_printf_i+0x168>
 800797e:	2301      	movs	r3, #1
 8007980:	4632      	mov	r2, r6
 8007982:	4649      	mov	r1, r9
 8007984:	4640      	mov	r0, r8
 8007986:	47d0      	blx	sl
 8007988:	3001      	adds	r0, #1
 800798a:	d09b      	beq.n	80078c4 <_printf_i+0x164>
 800798c:	3501      	adds	r5, #1
 800798e:	68e3      	ldr	r3, [r4, #12]
 8007990:	9903      	ldr	r1, [sp, #12]
 8007992:	1a5b      	subs	r3, r3, r1
 8007994:	42ab      	cmp	r3, r5
 8007996:	dcf2      	bgt.n	800797e <_printf_i+0x21e>
 8007998:	e7eb      	b.n	8007972 <_printf_i+0x212>
 800799a:	2500      	movs	r5, #0
 800799c:	f104 0619 	add.w	r6, r4, #25
 80079a0:	e7f5      	b.n	800798e <_printf_i+0x22e>
 80079a2:	bf00      	nop
 80079a4:	08009b52 	.word	0x08009b52
 80079a8:	08009b63 	.word	0x08009b63

080079ac <iprintf>:
 80079ac:	b40f      	push	{r0, r1, r2, r3}
 80079ae:	4b0a      	ldr	r3, [pc, #40]	; (80079d8 <iprintf+0x2c>)
 80079b0:	b513      	push	{r0, r1, r4, lr}
 80079b2:	681c      	ldr	r4, [r3, #0]
 80079b4:	b124      	cbz	r4, 80079c0 <iprintf+0x14>
 80079b6:	69a3      	ldr	r3, [r4, #24]
 80079b8:	b913      	cbnz	r3, 80079c0 <iprintf+0x14>
 80079ba:	4620      	mov	r0, r4
 80079bc:	f000 fee0 	bl	8008780 <__sinit>
 80079c0:	ab05      	add	r3, sp, #20
 80079c2:	9a04      	ldr	r2, [sp, #16]
 80079c4:	68a1      	ldr	r1, [r4, #8]
 80079c6:	9301      	str	r3, [sp, #4]
 80079c8:	4620      	mov	r0, r4
 80079ca:	f001 fbf7 	bl	80091bc <_vfiprintf_r>
 80079ce:	b002      	add	sp, #8
 80079d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079d4:	b004      	add	sp, #16
 80079d6:	4770      	bx	lr
 80079d8:	2000000c 	.word	0x2000000c

080079dc <quorem>:
 80079dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079e0:	6903      	ldr	r3, [r0, #16]
 80079e2:	690c      	ldr	r4, [r1, #16]
 80079e4:	42a3      	cmp	r3, r4
 80079e6:	4607      	mov	r7, r0
 80079e8:	f2c0 8081 	blt.w	8007aee <quorem+0x112>
 80079ec:	3c01      	subs	r4, #1
 80079ee:	f101 0814 	add.w	r8, r1, #20
 80079f2:	f100 0514 	add.w	r5, r0, #20
 80079f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80079fa:	9301      	str	r3, [sp, #4]
 80079fc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007a00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a04:	3301      	adds	r3, #1
 8007a06:	429a      	cmp	r2, r3
 8007a08:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007a0c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007a10:	fbb2 f6f3 	udiv	r6, r2, r3
 8007a14:	d331      	bcc.n	8007a7a <quorem+0x9e>
 8007a16:	f04f 0e00 	mov.w	lr, #0
 8007a1a:	4640      	mov	r0, r8
 8007a1c:	46ac      	mov	ip, r5
 8007a1e:	46f2      	mov	sl, lr
 8007a20:	f850 2b04 	ldr.w	r2, [r0], #4
 8007a24:	b293      	uxth	r3, r2
 8007a26:	fb06 e303 	mla	r3, r6, r3, lr
 8007a2a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	ebaa 0303 	sub.w	r3, sl, r3
 8007a34:	0c12      	lsrs	r2, r2, #16
 8007a36:	f8dc a000 	ldr.w	sl, [ip]
 8007a3a:	fb06 e202 	mla	r2, r6, r2, lr
 8007a3e:	fa13 f38a 	uxtah	r3, r3, sl
 8007a42:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007a46:	fa1f fa82 	uxth.w	sl, r2
 8007a4a:	f8dc 2000 	ldr.w	r2, [ip]
 8007a4e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007a52:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007a56:	b29b      	uxth	r3, r3
 8007a58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a5c:	4581      	cmp	r9, r0
 8007a5e:	f84c 3b04 	str.w	r3, [ip], #4
 8007a62:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007a66:	d2db      	bcs.n	8007a20 <quorem+0x44>
 8007a68:	f855 300b 	ldr.w	r3, [r5, fp]
 8007a6c:	b92b      	cbnz	r3, 8007a7a <quorem+0x9e>
 8007a6e:	9b01      	ldr	r3, [sp, #4]
 8007a70:	3b04      	subs	r3, #4
 8007a72:	429d      	cmp	r5, r3
 8007a74:	461a      	mov	r2, r3
 8007a76:	d32e      	bcc.n	8007ad6 <quorem+0xfa>
 8007a78:	613c      	str	r4, [r7, #16]
 8007a7a:	4638      	mov	r0, r7
 8007a7c:	f001 f9ba 	bl	8008df4 <__mcmp>
 8007a80:	2800      	cmp	r0, #0
 8007a82:	db24      	blt.n	8007ace <quorem+0xf2>
 8007a84:	3601      	adds	r6, #1
 8007a86:	4628      	mov	r0, r5
 8007a88:	f04f 0c00 	mov.w	ip, #0
 8007a8c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007a90:	f8d0 e000 	ldr.w	lr, [r0]
 8007a94:	b293      	uxth	r3, r2
 8007a96:	ebac 0303 	sub.w	r3, ip, r3
 8007a9a:	0c12      	lsrs	r2, r2, #16
 8007a9c:	fa13 f38e 	uxtah	r3, r3, lr
 8007aa0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007aa4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007aa8:	b29b      	uxth	r3, r3
 8007aaa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007aae:	45c1      	cmp	r9, r8
 8007ab0:	f840 3b04 	str.w	r3, [r0], #4
 8007ab4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007ab8:	d2e8      	bcs.n	8007a8c <quorem+0xb0>
 8007aba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007abe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ac2:	b922      	cbnz	r2, 8007ace <quorem+0xf2>
 8007ac4:	3b04      	subs	r3, #4
 8007ac6:	429d      	cmp	r5, r3
 8007ac8:	461a      	mov	r2, r3
 8007aca:	d30a      	bcc.n	8007ae2 <quorem+0x106>
 8007acc:	613c      	str	r4, [r7, #16]
 8007ace:	4630      	mov	r0, r6
 8007ad0:	b003      	add	sp, #12
 8007ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ad6:	6812      	ldr	r2, [r2, #0]
 8007ad8:	3b04      	subs	r3, #4
 8007ada:	2a00      	cmp	r2, #0
 8007adc:	d1cc      	bne.n	8007a78 <quorem+0x9c>
 8007ade:	3c01      	subs	r4, #1
 8007ae0:	e7c7      	b.n	8007a72 <quorem+0x96>
 8007ae2:	6812      	ldr	r2, [r2, #0]
 8007ae4:	3b04      	subs	r3, #4
 8007ae6:	2a00      	cmp	r2, #0
 8007ae8:	d1f0      	bne.n	8007acc <quorem+0xf0>
 8007aea:	3c01      	subs	r4, #1
 8007aec:	e7eb      	b.n	8007ac6 <quorem+0xea>
 8007aee:	2000      	movs	r0, #0
 8007af0:	e7ee      	b.n	8007ad0 <quorem+0xf4>
 8007af2:	0000      	movs	r0, r0
 8007af4:	0000      	movs	r0, r0
	...

08007af8 <_dtoa_r>:
 8007af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007afc:	ed2d 8b02 	vpush	{d8}
 8007b00:	ec57 6b10 	vmov	r6, r7, d0
 8007b04:	b095      	sub	sp, #84	; 0x54
 8007b06:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007b08:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007b0c:	9105      	str	r1, [sp, #20]
 8007b0e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007b12:	4604      	mov	r4, r0
 8007b14:	9209      	str	r2, [sp, #36]	; 0x24
 8007b16:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b18:	b975      	cbnz	r5, 8007b38 <_dtoa_r+0x40>
 8007b1a:	2010      	movs	r0, #16
 8007b1c:	f000 fed6 	bl	80088cc <malloc>
 8007b20:	4602      	mov	r2, r0
 8007b22:	6260      	str	r0, [r4, #36]	; 0x24
 8007b24:	b920      	cbnz	r0, 8007b30 <_dtoa_r+0x38>
 8007b26:	4bb2      	ldr	r3, [pc, #712]	; (8007df0 <_dtoa_r+0x2f8>)
 8007b28:	21ea      	movs	r1, #234	; 0xea
 8007b2a:	48b2      	ldr	r0, [pc, #712]	; (8007df4 <_dtoa_r+0x2fc>)
 8007b2c:	f001 fd9c 	bl	8009668 <__assert_func>
 8007b30:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007b34:	6005      	str	r5, [r0, #0]
 8007b36:	60c5      	str	r5, [r0, #12]
 8007b38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b3a:	6819      	ldr	r1, [r3, #0]
 8007b3c:	b151      	cbz	r1, 8007b54 <_dtoa_r+0x5c>
 8007b3e:	685a      	ldr	r2, [r3, #4]
 8007b40:	604a      	str	r2, [r1, #4]
 8007b42:	2301      	movs	r3, #1
 8007b44:	4093      	lsls	r3, r2
 8007b46:	608b      	str	r3, [r1, #8]
 8007b48:	4620      	mov	r0, r4
 8007b4a:	f000 ff15 	bl	8008978 <_Bfree>
 8007b4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b50:	2200      	movs	r2, #0
 8007b52:	601a      	str	r2, [r3, #0]
 8007b54:	1e3b      	subs	r3, r7, #0
 8007b56:	bfb9      	ittee	lt
 8007b58:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007b5c:	9303      	strlt	r3, [sp, #12]
 8007b5e:	2300      	movge	r3, #0
 8007b60:	f8c8 3000 	strge.w	r3, [r8]
 8007b64:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007b68:	4ba3      	ldr	r3, [pc, #652]	; (8007df8 <_dtoa_r+0x300>)
 8007b6a:	bfbc      	itt	lt
 8007b6c:	2201      	movlt	r2, #1
 8007b6e:	f8c8 2000 	strlt.w	r2, [r8]
 8007b72:	ea33 0309 	bics.w	r3, r3, r9
 8007b76:	d11b      	bne.n	8007bb0 <_dtoa_r+0xb8>
 8007b78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007b7a:	f242 730f 	movw	r3, #9999	; 0x270f
 8007b7e:	6013      	str	r3, [r2, #0]
 8007b80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007b84:	4333      	orrs	r3, r6
 8007b86:	f000 857a 	beq.w	800867e <_dtoa_r+0xb86>
 8007b8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b8c:	b963      	cbnz	r3, 8007ba8 <_dtoa_r+0xb0>
 8007b8e:	4b9b      	ldr	r3, [pc, #620]	; (8007dfc <_dtoa_r+0x304>)
 8007b90:	e024      	b.n	8007bdc <_dtoa_r+0xe4>
 8007b92:	4b9b      	ldr	r3, [pc, #620]	; (8007e00 <_dtoa_r+0x308>)
 8007b94:	9300      	str	r3, [sp, #0]
 8007b96:	3308      	adds	r3, #8
 8007b98:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007b9a:	6013      	str	r3, [r2, #0]
 8007b9c:	9800      	ldr	r0, [sp, #0]
 8007b9e:	b015      	add	sp, #84	; 0x54
 8007ba0:	ecbd 8b02 	vpop	{d8}
 8007ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ba8:	4b94      	ldr	r3, [pc, #592]	; (8007dfc <_dtoa_r+0x304>)
 8007baa:	9300      	str	r3, [sp, #0]
 8007bac:	3303      	adds	r3, #3
 8007bae:	e7f3      	b.n	8007b98 <_dtoa_r+0xa0>
 8007bb0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	ec51 0b17 	vmov	r0, r1, d7
 8007bba:	2300      	movs	r3, #0
 8007bbc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007bc0:	f7f8 ff82 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bc4:	4680      	mov	r8, r0
 8007bc6:	b158      	cbz	r0, 8007be0 <_dtoa_r+0xe8>
 8007bc8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007bca:	2301      	movs	r3, #1
 8007bcc:	6013      	str	r3, [r2, #0]
 8007bce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	f000 8551 	beq.w	8008678 <_dtoa_r+0xb80>
 8007bd6:	488b      	ldr	r0, [pc, #556]	; (8007e04 <_dtoa_r+0x30c>)
 8007bd8:	6018      	str	r0, [r3, #0]
 8007bda:	1e43      	subs	r3, r0, #1
 8007bdc:	9300      	str	r3, [sp, #0]
 8007bde:	e7dd      	b.n	8007b9c <_dtoa_r+0xa4>
 8007be0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007be4:	aa12      	add	r2, sp, #72	; 0x48
 8007be6:	a913      	add	r1, sp, #76	; 0x4c
 8007be8:	4620      	mov	r0, r4
 8007bea:	f001 f9a7 	bl	8008f3c <__d2b>
 8007bee:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007bf2:	4683      	mov	fp, r0
 8007bf4:	2d00      	cmp	r5, #0
 8007bf6:	d07c      	beq.n	8007cf2 <_dtoa_r+0x1fa>
 8007bf8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bfa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007bfe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c02:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007c06:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007c0a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007c0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007c12:	4b7d      	ldr	r3, [pc, #500]	; (8007e08 <_dtoa_r+0x310>)
 8007c14:	2200      	movs	r2, #0
 8007c16:	4630      	mov	r0, r6
 8007c18:	4639      	mov	r1, r7
 8007c1a:	f7f8 fb35 	bl	8000288 <__aeabi_dsub>
 8007c1e:	a36e      	add	r3, pc, #440	; (adr r3, 8007dd8 <_dtoa_r+0x2e0>)
 8007c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c24:	f7f8 fce8 	bl	80005f8 <__aeabi_dmul>
 8007c28:	a36d      	add	r3, pc, #436	; (adr r3, 8007de0 <_dtoa_r+0x2e8>)
 8007c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c2e:	f7f8 fb2d 	bl	800028c <__adddf3>
 8007c32:	4606      	mov	r6, r0
 8007c34:	4628      	mov	r0, r5
 8007c36:	460f      	mov	r7, r1
 8007c38:	f7f8 fc74 	bl	8000524 <__aeabi_i2d>
 8007c3c:	a36a      	add	r3, pc, #424	; (adr r3, 8007de8 <_dtoa_r+0x2f0>)
 8007c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c42:	f7f8 fcd9 	bl	80005f8 <__aeabi_dmul>
 8007c46:	4602      	mov	r2, r0
 8007c48:	460b      	mov	r3, r1
 8007c4a:	4630      	mov	r0, r6
 8007c4c:	4639      	mov	r1, r7
 8007c4e:	f7f8 fb1d 	bl	800028c <__adddf3>
 8007c52:	4606      	mov	r6, r0
 8007c54:	460f      	mov	r7, r1
 8007c56:	f7f8 ff7f 	bl	8000b58 <__aeabi_d2iz>
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	4682      	mov	sl, r0
 8007c5e:	2300      	movs	r3, #0
 8007c60:	4630      	mov	r0, r6
 8007c62:	4639      	mov	r1, r7
 8007c64:	f7f8 ff3a 	bl	8000adc <__aeabi_dcmplt>
 8007c68:	b148      	cbz	r0, 8007c7e <_dtoa_r+0x186>
 8007c6a:	4650      	mov	r0, sl
 8007c6c:	f7f8 fc5a 	bl	8000524 <__aeabi_i2d>
 8007c70:	4632      	mov	r2, r6
 8007c72:	463b      	mov	r3, r7
 8007c74:	f7f8 ff28 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c78:	b908      	cbnz	r0, 8007c7e <_dtoa_r+0x186>
 8007c7a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007c7e:	f1ba 0f16 	cmp.w	sl, #22
 8007c82:	d854      	bhi.n	8007d2e <_dtoa_r+0x236>
 8007c84:	4b61      	ldr	r3, [pc, #388]	; (8007e0c <_dtoa_r+0x314>)
 8007c86:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c8e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c92:	f7f8 ff23 	bl	8000adc <__aeabi_dcmplt>
 8007c96:	2800      	cmp	r0, #0
 8007c98:	d04b      	beq.n	8007d32 <_dtoa_r+0x23a>
 8007c9a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	930e      	str	r3, [sp, #56]	; 0x38
 8007ca2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007ca4:	1b5d      	subs	r5, r3, r5
 8007ca6:	1e6b      	subs	r3, r5, #1
 8007ca8:	9304      	str	r3, [sp, #16]
 8007caa:	bf43      	ittte	mi
 8007cac:	2300      	movmi	r3, #0
 8007cae:	f1c5 0801 	rsbmi	r8, r5, #1
 8007cb2:	9304      	strmi	r3, [sp, #16]
 8007cb4:	f04f 0800 	movpl.w	r8, #0
 8007cb8:	f1ba 0f00 	cmp.w	sl, #0
 8007cbc:	db3b      	blt.n	8007d36 <_dtoa_r+0x23e>
 8007cbe:	9b04      	ldr	r3, [sp, #16]
 8007cc0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007cc4:	4453      	add	r3, sl
 8007cc6:	9304      	str	r3, [sp, #16]
 8007cc8:	2300      	movs	r3, #0
 8007cca:	9306      	str	r3, [sp, #24]
 8007ccc:	9b05      	ldr	r3, [sp, #20]
 8007cce:	2b09      	cmp	r3, #9
 8007cd0:	d869      	bhi.n	8007da6 <_dtoa_r+0x2ae>
 8007cd2:	2b05      	cmp	r3, #5
 8007cd4:	bfc4      	itt	gt
 8007cd6:	3b04      	subgt	r3, #4
 8007cd8:	9305      	strgt	r3, [sp, #20]
 8007cda:	9b05      	ldr	r3, [sp, #20]
 8007cdc:	f1a3 0302 	sub.w	r3, r3, #2
 8007ce0:	bfcc      	ite	gt
 8007ce2:	2500      	movgt	r5, #0
 8007ce4:	2501      	movle	r5, #1
 8007ce6:	2b03      	cmp	r3, #3
 8007ce8:	d869      	bhi.n	8007dbe <_dtoa_r+0x2c6>
 8007cea:	e8df f003 	tbb	[pc, r3]
 8007cee:	4e2c      	.short	0x4e2c
 8007cf0:	5a4c      	.short	0x5a4c
 8007cf2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007cf6:	441d      	add	r5, r3
 8007cf8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007cfc:	2b20      	cmp	r3, #32
 8007cfe:	bfc1      	itttt	gt
 8007d00:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007d04:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007d08:	fa09 f303 	lslgt.w	r3, r9, r3
 8007d0c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007d10:	bfda      	itte	le
 8007d12:	f1c3 0320 	rsble	r3, r3, #32
 8007d16:	fa06 f003 	lslle.w	r0, r6, r3
 8007d1a:	4318      	orrgt	r0, r3
 8007d1c:	f7f8 fbf2 	bl	8000504 <__aeabi_ui2d>
 8007d20:	2301      	movs	r3, #1
 8007d22:	4606      	mov	r6, r0
 8007d24:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007d28:	3d01      	subs	r5, #1
 8007d2a:	9310      	str	r3, [sp, #64]	; 0x40
 8007d2c:	e771      	b.n	8007c12 <_dtoa_r+0x11a>
 8007d2e:	2301      	movs	r3, #1
 8007d30:	e7b6      	b.n	8007ca0 <_dtoa_r+0x1a8>
 8007d32:	900e      	str	r0, [sp, #56]	; 0x38
 8007d34:	e7b5      	b.n	8007ca2 <_dtoa_r+0x1aa>
 8007d36:	f1ca 0300 	rsb	r3, sl, #0
 8007d3a:	9306      	str	r3, [sp, #24]
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	eba8 080a 	sub.w	r8, r8, sl
 8007d42:	930d      	str	r3, [sp, #52]	; 0x34
 8007d44:	e7c2      	b.n	8007ccc <_dtoa_r+0x1d4>
 8007d46:	2300      	movs	r3, #0
 8007d48:	9308      	str	r3, [sp, #32]
 8007d4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	dc39      	bgt.n	8007dc4 <_dtoa_r+0x2cc>
 8007d50:	f04f 0901 	mov.w	r9, #1
 8007d54:	f8cd 9004 	str.w	r9, [sp, #4]
 8007d58:	464b      	mov	r3, r9
 8007d5a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007d5e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007d60:	2200      	movs	r2, #0
 8007d62:	6042      	str	r2, [r0, #4]
 8007d64:	2204      	movs	r2, #4
 8007d66:	f102 0614 	add.w	r6, r2, #20
 8007d6a:	429e      	cmp	r6, r3
 8007d6c:	6841      	ldr	r1, [r0, #4]
 8007d6e:	d92f      	bls.n	8007dd0 <_dtoa_r+0x2d8>
 8007d70:	4620      	mov	r0, r4
 8007d72:	f000 fdc1 	bl	80088f8 <_Balloc>
 8007d76:	9000      	str	r0, [sp, #0]
 8007d78:	2800      	cmp	r0, #0
 8007d7a:	d14b      	bne.n	8007e14 <_dtoa_r+0x31c>
 8007d7c:	4b24      	ldr	r3, [pc, #144]	; (8007e10 <_dtoa_r+0x318>)
 8007d7e:	4602      	mov	r2, r0
 8007d80:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007d84:	e6d1      	b.n	8007b2a <_dtoa_r+0x32>
 8007d86:	2301      	movs	r3, #1
 8007d88:	e7de      	b.n	8007d48 <_dtoa_r+0x250>
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	9308      	str	r3, [sp, #32]
 8007d8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d90:	eb0a 0903 	add.w	r9, sl, r3
 8007d94:	f109 0301 	add.w	r3, r9, #1
 8007d98:	2b01      	cmp	r3, #1
 8007d9a:	9301      	str	r3, [sp, #4]
 8007d9c:	bfb8      	it	lt
 8007d9e:	2301      	movlt	r3, #1
 8007da0:	e7dd      	b.n	8007d5e <_dtoa_r+0x266>
 8007da2:	2301      	movs	r3, #1
 8007da4:	e7f2      	b.n	8007d8c <_dtoa_r+0x294>
 8007da6:	2501      	movs	r5, #1
 8007da8:	2300      	movs	r3, #0
 8007daa:	9305      	str	r3, [sp, #20]
 8007dac:	9508      	str	r5, [sp, #32]
 8007dae:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8007db2:	2200      	movs	r2, #0
 8007db4:	f8cd 9004 	str.w	r9, [sp, #4]
 8007db8:	2312      	movs	r3, #18
 8007dba:	9209      	str	r2, [sp, #36]	; 0x24
 8007dbc:	e7cf      	b.n	8007d5e <_dtoa_r+0x266>
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	9308      	str	r3, [sp, #32]
 8007dc2:	e7f4      	b.n	8007dae <_dtoa_r+0x2b6>
 8007dc4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007dc8:	f8cd 9004 	str.w	r9, [sp, #4]
 8007dcc:	464b      	mov	r3, r9
 8007dce:	e7c6      	b.n	8007d5e <_dtoa_r+0x266>
 8007dd0:	3101      	adds	r1, #1
 8007dd2:	6041      	str	r1, [r0, #4]
 8007dd4:	0052      	lsls	r2, r2, #1
 8007dd6:	e7c6      	b.n	8007d66 <_dtoa_r+0x26e>
 8007dd8:	636f4361 	.word	0x636f4361
 8007ddc:	3fd287a7 	.word	0x3fd287a7
 8007de0:	8b60c8b3 	.word	0x8b60c8b3
 8007de4:	3fc68a28 	.word	0x3fc68a28
 8007de8:	509f79fb 	.word	0x509f79fb
 8007dec:	3fd34413 	.word	0x3fd34413
 8007df0:	08009b81 	.word	0x08009b81
 8007df4:	08009b98 	.word	0x08009b98
 8007df8:	7ff00000 	.word	0x7ff00000
 8007dfc:	08009b7d 	.word	0x08009b7d
 8007e00:	08009b74 	.word	0x08009b74
 8007e04:	08009b51 	.word	0x08009b51
 8007e08:	3ff80000 	.word	0x3ff80000
 8007e0c:	08009cf0 	.word	0x08009cf0
 8007e10:	08009bf7 	.word	0x08009bf7
 8007e14:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e16:	9a00      	ldr	r2, [sp, #0]
 8007e18:	601a      	str	r2, [r3, #0]
 8007e1a:	9b01      	ldr	r3, [sp, #4]
 8007e1c:	2b0e      	cmp	r3, #14
 8007e1e:	f200 80ad 	bhi.w	8007f7c <_dtoa_r+0x484>
 8007e22:	2d00      	cmp	r5, #0
 8007e24:	f000 80aa 	beq.w	8007f7c <_dtoa_r+0x484>
 8007e28:	f1ba 0f00 	cmp.w	sl, #0
 8007e2c:	dd36      	ble.n	8007e9c <_dtoa_r+0x3a4>
 8007e2e:	4ac3      	ldr	r2, [pc, #780]	; (800813c <_dtoa_r+0x644>)
 8007e30:	f00a 030f 	and.w	r3, sl, #15
 8007e34:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007e38:	ed93 7b00 	vldr	d7, [r3]
 8007e3c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007e40:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007e44:	eeb0 8a47 	vmov.f32	s16, s14
 8007e48:	eef0 8a67 	vmov.f32	s17, s15
 8007e4c:	d016      	beq.n	8007e7c <_dtoa_r+0x384>
 8007e4e:	4bbc      	ldr	r3, [pc, #752]	; (8008140 <_dtoa_r+0x648>)
 8007e50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007e54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007e58:	f7f8 fcf8 	bl	800084c <__aeabi_ddiv>
 8007e5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e60:	f007 070f 	and.w	r7, r7, #15
 8007e64:	2503      	movs	r5, #3
 8007e66:	4eb6      	ldr	r6, [pc, #728]	; (8008140 <_dtoa_r+0x648>)
 8007e68:	b957      	cbnz	r7, 8007e80 <_dtoa_r+0x388>
 8007e6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e6e:	ec53 2b18 	vmov	r2, r3, d8
 8007e72:	f7f8 fceb 	bl	800084c <__aeabi_ddiv>
 8007e76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e7a:	e029      	b.n	8007ed0 <_dtoa_r+0x3d8>
 8007e7c:	2502      	movs	r5, #2
 8007e7e:	e7f2      	b.n	8007e66 <_dtoa_r+0x36e>
 8007e80:	07f9      	lsls	r1, r7, #31
 8007e82:	d508      	bpl.n	8007e96 <_dtoa_r+0x39e>
 8007e84:	ec51 0b18 	vmov	r0, r1, d8
 8007e88:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007e8c:	f7f8 fbb4 	bl	80005f8 <__aeabi_dmul>
 8007e90:	ec41 0b18 	vmov	d8, r0, r1
 8007e94:	3501      	adds	r5, #1
 8007e96:	107f      	asrs	r7, r7, #1
 8007e98:	3608      	adds	r6, #8
 8007e9a:	e7e5      	b.n	8007e68 <_dtoa_r+0x370>
 8007e9c:	f000 80a6 	beq.w	8007fec <_dtoa_r+0x4f4>
 8007ea0:	f1ca 0600 	rsb	r6, sl, #0
 8007ea4:	4ba5      	ldr	r3, [pc, #660]	; (800813c <_dtoa_r+0x644>)
 8007ea6:	4fa6      	ldr	r7, [pc, #664]	; (8008140 <_dtoa_r+0x648>)
 8007ea8:	f006 020f 	and.w	r2, r6, #15
 8007eac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007eb8:	f7f8 fb9e 	bl	80005f8 <__aeabi_dmul>
 8007ebc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ec0:	1136      	asrs	r6, r6, #4
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	2502      	movs	r5, #2
 8007ec6:	2e00      	cmp	r6, #0
 8007ec8:	f040 8085 	bne.w	8007fd6 <_dtoa_r+0x4de>
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d1d2      	bne.n	8007e76 <_dtoa_r+0x37e>
 8007ed0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	f000 808c 	beq.w	8007ff0 <_dtoa_r+0x4f8>
 8007ed8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007edc:	4b99      	ldr	r3, [pc, #612]	; (8008144 <_dtoa_r+0x64c>)
 8007ede:	2200      	movs	r2, #0
 8007ee0:	4630      	mov	r0, r6
 8007ee2:	4639      	mov	r1, r7
 8007ee4:	f7f8 fdfa 	bl	8000adc <__aeabi_dcmplt>
 8007ee8:	2800      	cmp	r0, #0
 8007eea:	f000 8081 	beq.w	8007ff0 <_dtoa_r+0x4f8>
 8007eee:	9b01      	ldr	r3, [sp, #4]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d07d      	beq.n	8007ff0 <_dtoa_r+0x4f8>
 8007ef4:	f1b9 0f00 	cmp.w	r9, #0
 8007ef8:	dd3c      	ble.n	8007f74 <_dtoa_r+0x47c>
 8007efa:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8007efe:	9307      	str	r3, [sp, #28]
 8007f00:	2200      	movs	r2, #0
 8007f02:	4b91      	ldr	r3, [pc, #580]	; (8008148 <_dtoa_r+0x650>)
 8007f04:	4630      	mov	r0, r6
 8007f06:	4639      	mov	r1, r7
 8007f08:	f7f8 fb76 	bl	80005f8 <__aeabi_dmul>
 8007f0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f10:	3501      	adds	r5, #1
 8007f12:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007f16:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f1a:	4628      	mov	r0, r5
 8007f1c:	f7f8 fb02 	bl	8000524 <__aeabi_i2d>
 8007f20:	4632      	mov	r2, r6
 8007f22:	463b      	mov	r3, r7
 8007f24:	f7f8 fb68 	bl	80005f8 <__aeabi_dmul>
 8007f28:	4b88      	ldr	r3, [pc, #544]	; (800814c <_dtoa_r+0x654>)
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f7f8 f9ae 	bl	800028c <__adddf3>
 8007f30:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007f34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f38:	9303      	str	r3, [sp, #12]
 8007f3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d15c      	bne.n	8007ffa <_dtoa_r+0x502>
 8007f40:	4b83      	ldr	r3, [pc, #524]	; (8008150 <_dtoa_r+0x658>)
 8007f42:	2200      	movs	r2, #0
 8007f44:	4630      	mov	r0, r6
 8007f46:	4639      	mov	r1, r7
 8007f48:	f7f8 f99e 	bl	8000288 <__aeabi_dsub>
 8007f4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f50:	4606      	mov	r6, r0
 8007f52:	460f      	mov	r7, r1
 8007f54:	f7f8 fde0 	bl	8000b18 <__aeabi_dcmpgt>
 8007f58:	2800      	cmp	r0, #0
 8007f5a:	f040 8296 	bne.w	800848a <_dtoa_r+0x992>
 8007f5e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007f62:	4630      	mov	r0, r6
 8007f64:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007f68:	4639      	mov	r1, r7
 8007f6a:	f7f8 fdb7 	bl	8000adc <__aeabi_dcmplt>
 8007f6e:	2800      	cmp	r0, #0
 8007f70:	f040 8288 	bne.w	8008484 <_dtoa_r+0x98c>
 8007f74:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007f78:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007f7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	f2c0 8158 	blt.w	8008234 <_dtoa_r+0x73c>
 8007f84:	f1ba 0f0e 	cmp.w	sl, #14
 8007f88:	f300 8154 	bgt.w	8008234 <_dtoa_r+0x73c>
 8007f8c:	4b6b      	ldr	r3, [pc, #428]	; (800813c <_dtoa_r+0x644>)
 8007f8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007f92:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007f96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	f280 80e3 	bge.w	8008164 <_dtoa_r+0x66c>
 8007f9e:	9b01      	ldr	r3, [sp, #4]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	f300 80df 	bgt.w	8008164 <_dtoa_r+0x66c>
 8007fa6:	f040 826d 	bne.w	8008484 <_dtoa_r+0x98c>
 8007faa:	4b69      	ldr	r3, [pc, #420]	; (8008150 <_dtoa_r+0x658>)
 8007fac:	2200      	movs	r2, #0
 8007fae:	4640      	mov	r0, r8
 8007fb0:	4649      	mov	r1, r9
 8007fb2:	f7f8 fb21 	bl	80005f8 <__aeabi_dmul>
 8007fb6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007fba:	f7f8 fda3 	bl	8000b04 <__aeabi_dcmpge>
 8007fbe:	9e01      	ldr	r6, [sp, #4]
 8007fc0:	4637      	mov	r7, r6
 8007fc2:	2800      	cmp	r0, #0
 8007fc4:	f040 8243 	bne.w	800844e <_dtoa_r+0x956>
 8007fc8:	9d00      	ldr	r5, [sp, #0]
 8007fca:	2331      	movs	r3, #49	; 0x31
 8007fcc:	f805 3b01 	strb.w	r3, [r5], #1
 8007fd0:	f10a 0a01 	add.w	sl, sl, #1
 8007fd4:	e23f      	b.n	8008456 <_dtoa_r+0x95e>
 8007fd6:	07f2      	lsls	r2, r6, #31
 8007fd8:	d505      	bpl.n	8007fe6 <_dtoa_r+0x4ee>
 8007fda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007fde:	f7f8 fb0b 	bl	80005f8 <__aeabi_dmul>
 8007fe2:	3501      	adds	r5, #1
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	1076      	asrs	r6, r6, #1
 8007fe8:	3708      	adds	r7, #8
 8007fea:	e76c      	b.n	8007ec6 <_dtoa_r+0x3ce>
 8007fec:	2502      	movs	r5, #2
 8007fee:	e76f      	b.n	8007ed0 <_dtoa_r+0x3d8>
 8007ff0:	9b01      	ldr	r3, [sp, #4]
 8007ff2:	f8cd a01c 	str.w	sl, [sp, #28]
 8007ff6:	930c      	str	r3, [sp, #48]	; 0x30
 8007ff8:	e78d      	b.n	8007f16 <_dtoa_r+0x41e>
 8007ffa:	9900      	ldr	r1, [sp, #0]
 8007ffc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007ffe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008000:	4b4e      	ldr	r3, [pc, #312]	; (800813c <_dtoa_r+0x644>)
 8008002:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008006:	4401      	add	r1, r0
 8008008:	9102      	str	r1, [sp, #8]
 800800a:	9908      	ldr	r1, [sp, #32]
 800800c:	eeb0 8a47 	vmov.f32	s16, s14
 8008010:	eef0 8a67 	vmov.f32	s17, s15
 8008014:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008018:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800801c:	2900      	cmp	r1, #0
 800801e:	d045      	beq.n	80080ac <_dtoa_r+0x5b4>
 8008020:	494c      	ldr	r1, [pc, #304]	; (8008154 <_dtoa_r+0x65c>)
 8008022:	2000      	movs	r0, #0
 8008024:	f7f8 fc12 	bl	800084c <__aeabi_ddiv>
 8008028:	ec53 2b18 	vmov	r2, r3, d8
 800802c:	f7f8 f92c 	bl	8000288 <__aeabi_dsub>
 8008030:	9d00      	ldr	r5, [sp, #0]
 8008032:	ec41 0b18 	vmov	d8, r0, r1
 8008036:	4639      	mov	r1, r7
 8008038:	4630      	mov	r0, r6
 800803a:	f7f8 fd8d 	bl	8000b58 <__aeabi_d2iz>
 800803e:	900c      	str	r0, [sp, #48]	; 0x30
 8008040:	f7f8 fa70 	bl	8000524 <__aeabi_i2d>
 8008044:	4602      	mov	r2, r0
 8008046:	460b      	mov	r3, r1
 8008048:	4630      	mov	r0, r6
 800804a:	4639      	mov	r1, r7
 800804c:	f7f8 f91c 	bl	8000288 <__aeabi_dsub>
 8008050:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008052:	3330      	adds	r3, #48	; 0x30
 8008054:	f805 3b01 	strb.w	r3, [r5], #1
 8008058:	ec53 2b18 	vmov	r2, r3, d8
 800805c:	4606      	mov	r6, r0
 800805e:	460f      	mov	r7, r1
 8008060:	f7f8 fd3c 	bl	8000adc <__aeabi_dcmplt>
 8008064:	2800      	cmp	r0, #0
 8008066:	d165      	bne.n	8008134 <_dtoa_r+0x63c>
 8008068:	4632      	mov	r2, r6
 800806a:	463b      	mov	r3, r7
 800806c:	4935      	ldr	r1, [pc, #212]	; (8008144 <_dtoa_r+0x64c>)
 800806e:	2000      	movs	r0, #0
 8008070:	f7f8 f90a 	bl	8000288 <__aeabi_dsub>
 8008074:	ec53 2b18 	vmov	r2, r3, d8
 8008078:	f7f8 fd30 	bl	8000adc <__aeabi_dcmplt>
 800807c:	2800      	cmp	r0, #0
 800807e:	f040 80b9 	bne.w	80081f4 <_dtoa_r+0x6fc>
 8008082:	9b02      	ldr	r3, [sp, #8]
 8008084:	429d      	cmp	r5, r3
 8008086:	f43f af75 	beq.w	8007f74 <_dtoa_r+0x47c>
 800808a:	4b2f      	ldr	r3, [pc, #188]	; (8008148 <_dtoa_r+0x650>)
 800808c:	ec51 0b18 	vmov	r0, r1, d8
 8008090:	2200      	movs	r2, #0
 8008092:	f7f8 fab1 	bl	80005f8 <__aeabi_dmul>
 8008096:	4b2c      	ldr	r3, [pc, #176]	; (8008148 <_dtoa_r+0x650>)
 8008098:	ec41 0b18 	vmov	d8, r0, r1
 800809c:	2200      	movs	r2, #0
 800809e:	4630      	mov	r0, r6
 80080a0:	4639      	mov	r1, r7
 80080a2:	f7f8 faa9 	bl	80005f8 <__aeabi_dmul>
 80080a6:	4606      	mov	r6, r0
 80080a8:	460f      	mov	r7, r1
 80080aa:	e7c4      	b.n	8008036 <_dtoa_r+0x53e>
 80080ac:	ec51 0b17 	vmov	r0, r1, d7
 80080b0:	f7f8 faa2 	bl	80005f8 <__aeabi_dmul>
 80080b4:	9b02      	ldr	r3, [sp, #8]
 80080b6:	9d00      	ldr	r5, [sp, #0]
 80080b8:	930c      	str	r3, [sp, #48]	; 0x30
 80080ba:	ec41 0b18 	vmov	d8, r0, r1
 80080be:	4639      	mov	r1, r7
 80080c0:	4630      	mov	r0, r6
 80080c2:	f7f8 fd49 	bl	8000b58 <__aeabi_d2iz>
 80080c6:	9011      	str	r0, [sp, #68]	; 0x44
 80080c8:	f7f8 fa2c 	bl	8000524 <__aeabi_i2d>
 80080cc:	4602      	mov	r2, r0
 80080ce:	460b      	mov	r3, r1
 80080d0:	4630      	mov	r0, r6
 80080d2:	4639      	mov	r1, r7
 80080d4:	f7f8 f8d8 	bl	8000288 <__aeabi_dsub>
 80080d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80080da:	3330      	adds	r3, #48	; 0x30
 80080dc:	f805 3b01 	strb.w	r3, [r5], #1
 80080e0:	9b02      	ldr	r3, [sp, #8]
 80080e2:	429d      	cmp	r5, r3
 80080e4:	4606      	mov	r6, r0
 80080e6:	460f      	mov	r7, r1
 80080e8:	f04f 0200 	mov.w	r2, #0
 80080ec:	d134      	bne.n	8008158 <_dtoa_r+0x660>
 80080ee:	4b19      	ldr	r3, [pc, #100]	; (8008154 <_dtoa_r+0x65c>)
 80080f0:	ec51 0b18 	vmov	r0, r1, d8
 80080f4:	f7f8 f8ca 	bl	800028c <__adddf3>
 80080f8:	4602      	mov	r2, r0
 80080fa:	460b      	mov	r3, r1
 80080fc:	4630      	mov	r0, r6
 80080fe:	4639      	mov	r1, r7
 8008100:	f7f8 fd0a 	bl	8000b18 <__aeabi_dcmpgt>
 8008104:	2800      	cmp	r0, #0
 8008106:	d175      	bne.n	80081f4 <_dtoa_r+0x6fc>
 8008108:	ec53 2b18 	vmov	r2, r3, d8
 800810c:	4911      	ldr	r1, [pc, #68]	; (8008154 <_dtoa_r+0x65c>)
 800810e:	2000      	movs	r0, #0
 8008110:	f7f8 f8ba 	bl	8000288 <__aeabi_dsub>
 8008114:	4602      	mov	r2, r0
 8008116:	460b      	mov	r3, r1
 8008118:	4630      	mov	r0, r6
 800811a:	4639      	mov	r1, r7
 800811c:	f7f8 fcde 	bl	8000adc <__aeabi_dcmplt>
 8008120:	2800      	cmp	r0, #0
 8008122:	f43f af27 	beq.w	8007f74 <_dtoa_r+0x47c>
 8008126:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008128:	1e6b      	subs	r3, r5, #1
 800812a:	930c      	str	r3, [sp, #48]	; 0x30
 800812c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008130:	2b30      	cmp	r3, #48	; 0x30
 8008132:	d0f8      	beq.n	8008126 <_dtoa_r+0x62e>
 8008134:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008138:	e04a      	b.n	80081d0 <_dtoa_r+0x6d8>
 800813a:	bf00      	nop
 800813c:	08009cf0 	.word	0x08009cf0
 8008140:	08009cc8 	.word	0x08009cc8
 8008144:	3ff00000 	.word	0x3ff00000
 8008148:	40240000 	.word	0x40240000
 800814c:	401c0000 	.word	0x401c0000
 8008150:	40140000 	.word	0x40140000
 8008154:	3fe00000 	.word	0x3fe00000
 8008158:	4baf      	ldr	r3, [pc, #700]	; (8008418 <_dtoa_r+0x920>)
 800815a:	f7f8 fa4d 	bl	80005f8 <__aeabi_dmul>
 800815e:	4606      	mov	r6, r0
 8008160:	460f      	mov	r7, r1
 8008162:	e7ac      	b.n	80080be <_dtoa_r+0x5c6>
 8008164:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008168:	9d00      	ldr	r5, [sp, #0]
 800816a:	4642      	mov	r2, r8
 800816c:	464b      	mov	r3, r9
 800816e:	4630      	mov	r0, r6
 8008170:	4639      	mov	r1, r7
 8008172:	f7f8 fb6b 	bl	800084c <__aeabi_ddiv>
 8008176:	f7f8 fcef 	bl	8000b58 <__aeabi_d2iz>
 800817a:	9002      	str	r0, [sp, #8]
 800817c:	f7f8 f9d2 	bl	8000524 <__aeabi_i2d>
 8008180:	4642      	mov	r2, r8
 8008182:	464b      	mov	r3, r9
 8008184:	f7f8 fa38 	bl	80005f8 <__aeabi_dmul>
 8008188:	4602      	mov	r2, r0
 800818a:	460b      	mov	r3, r1
 800818c:	4630      	mov	r0, r6
 800818e:	4639      	mov	r1, r7
 8008190:	f7f8 f87a 	bl	8000288 <__aeabi_dsub>
 8008194:	9e02      	ldr	r6, [sp, #8]
 8008196:	9f01      	ldr	r7, [sp, #4]
 8008198:	3630      	adds	r6, #48	; 0x30
 800819a:	f805 6b01 	strb.w	r6, [r5], #1
 800819e:	9e00      	ldr	r6, [sp, #0]
 80081a0:	1bae      	subs	r6, r5, r6
 80081a2:	42b7      	cmp	r7, r6
 80081a4:	4602      	mov	r2, r0
 80081a6:	460b      	mov	r3, r1
 80081a8:	d137      	bne.n	800821a <_dtoa_r+0x722>
 80081aa:	f7f8 f86f 	bl	800028c <__adddf3>
 80081ae:	4642      	mov	r2, r8
 80081b0:	464b      	mov	r3, r9
 80081b2:	4606      	mov	r6, r0
 80081b4:	460f      	mov	r7, r1
 80081b6:	f7f8 fcaf 	bl	8000b18 <__aeabi_dcmpgt>
 80081ba:	b9c8      	cbnz	r0, 80081f0 <_dtoa_r+0x6f8>
 80081bc:	4642      	mov	r2, r8
 80081be:	464b      	mov	r3, r9
 80081c0:	4630      	mov	r0, r6
 80081c2:	4639      	mov	r1, r7
 80081c4:	f7f8 fc80 	bl	8000ac8 <__aeabi_dcmpeq>
 80081c8:	b110      	cbz	r0, 80081d0 <_dtoa_r+0x6d8>
 80081ca:	9b02      	ldr	r3, [sp, #8]
 80081cc:	07d9      	lsls	r1, r3, #31
 80081ce:	d40f      	bmi.n	80081f0 <_dtoa_r+0x6f8>
 80081d0:	4620      	mov	r0, r4
 80081d2:	4659      	mov	r1, fp
 80081d4:	f000 fbd0 	bl	8008978 <_Bfree>
 80081d8:	2300      	movs	r3, #0
 80081da:	702b      	strb	r3, [r5, #0]
 80081dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80081de:	f10a 0001 	add.w	r0, sl, #1
 80081e2:	6018      	str	r0, [r3, #0]
 80081e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	f43f acd8 	beq.w	8007b9c <_dtoa_r+0xa4>
 80081ec:	601d      	str	r5, [r3, #0]
 80081ee:	e4d5      	b.n	8007b9c <_dtoa_r+0xa4>
 80081f0:	f8cd a01c 	str.w	sl, [sp, #28]
 80081f4:	462b      	mov	r3, r5
 80081f6:	461d      	mov	r5, r3
 80081f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081fc:	2a39      	cmp	r2, #57	; 0x39
 80081fe:	d108      	bne.n	8008212 <_dtoa_r+0x71a>
 8008200:	9a00      	ldr	r2, [sp, #0]
 8008202:	429a      	cmp	r2, r3
 8008204:	d1f7      	bne.n	80081f6 <_dtoa_r+0x6fe>
 8008206:	9a07      	ldr	r2, [sp, #28]
 8008208:	9900      	ldr	r1, [sp, #0]
 800820a:	3201      	adds	r2, #1
 800820c:	9207      	str	r2, [sp, #28]
 800820e:	2230      	movs	r2, #48	; 0x30
 8008210:	700a      	strb	r2, [r1, #0]
 8008212:	781a      	ldrb	r2, [r3, #0]
 8008214:	3201      	adds	r2, #1
 8008216:	701a      	strb	r2, [r3, #0]
 8008218:	e78c      	b.n	8008134 <_dtoa_r+0x63c>
 800821a:	4b7f      	ldr	r3, [pc, #508]	; (8008418 <_dtoa_r+0x920>)
 800821c:	2200      	movs	r2, #0
 800821e:	f7f8 f9eb 	bl	80005f8 <__aeabi_dmul>
 8008222:	2200      	movs	r2, #0
 8008224:	2300      	movs	r3, #0
 8008226:	4606      	mov	r6, r0
 8008228:	460f      	mov	r7, r1
 800822a:	f7f8 fc4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800822e:	2800      	cmp	r0, #0
 8008230:	d09b      	beq.n	800816a <_dtoa_r+0x672>
 8008232:	e7cd      	b.n	80081d0 <_dtoa_r+0x6d8>
 8008234:	9a08      	ldr	r2, [sp, #32]
 8008236:	2a00      	cmp	r2, #0
 8008238:	f000 80c4 	beq.w	80083c4 <_dtoa_r+0x8cc>
 800823c:	9a05      	ldr	r2, [sp, #20]
 800823e:	2a01      	cmp	r2, #1
 8008240:	f300 80a8 	bgt.w	8008394 <_dtoa_r+0x89c>
 8008244:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008246:	2a00      	cmp	r2, #0
 8008248:	f000 80a0 	beq.w	800838c <_dtoa_r+0x894>
 800824c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008250:	9e06      	ldr	r6, [sp, #24]
 8008252:	4645      	mov	r5, r8
 8008254:	9a04      	ldr	r2, [sp, #16]
 8008256:	2101      	movs	r1, #1
 8008258:	441a      	add	r2, r3
 800825a:	4620      	mov	r0, r4
 800825c:	4498      	add	r8, r3
 800825e:	9204      	str	r2, [sp, #16]
 8008260:	f000 fc46 	bl	8008af0 <__i2b>
 8008264:	4607      	mov	r7, r0
 8008266:	2d00      	cmp	r5, #0
 8008268:	dd0b      	ble.n	8008282 <_dtoa_r+0x78a>
 800826a:	9b04      	ldr	r3, [sp, #16]
 800826c:	2b00      	cmp	r3, #0
 800826e:	dd08      	ble.n	8008282 <_dtoa_r+0x78a>
 8008270:	42ab      	cmp	r3, r5
 8008272:	9a04      	ldr	r2, [sp, #16]
 8008274:	bfa8      	it	ge
 8008276:	462b      	movge	r3, r5
 8008278:	eba8 0803 	sub.w	r8, r8, r3
 800827c:	1aed      	subs	r5, r5, r3
 800827e:	1ad3      	subs	r3, r2, r3
 8008280:	9304      	str	r3, [sp, #16]
 8008282:	9b06      	ldr	r3, [sp, #24]
 8008284:	b1fb      	cbz	r3, 80082c6 <_dtoa_r+0x7ce>
 8008286:	9b08      	ldr	r3, [sp, #32]
 8008288:	2b00      	cmp	r3, #0
 800828a:	f000 809f 	beq.w	80083cc <_dtoa_r+0x8d4>
 800828e:	2e00      	cmp	r6, #0
 8008290:	dd11      	ble.n	80082b6 <_dtoa_r+0x7be>
 8008292:	4639      	mov	r1, r7
 8008294:	4632      	mov	r2, r6
 8008296:	4620      	mov	r0, r4
 8008298:	f000 fce6 	bl	8008c68 <__pow5mult>
 800829c:	465a      	mov	r2, fp
 800829e:	4601      	mov	r1, r0
 80082a0:	4607      	mov	r7, r0
 80082a2:	4620      	mov	r0, r4
 80082a4:	f000 fc3a 	bl	8008b1c <__multiply>
 80082a8:	4659      	mov	r1, fp
 80082aa:	9007      	str	r0, [sp, #28]
 80082ac:	4620      	mov	r0, r4
 80082ae:	f000 fb63 	bl	8008978 <_Bfree>
 80082b2:	9b07      	ldr	r3, [sp, #28]
 80082b4:	469b      	mov	fp, r3
 80082b6:	9b06      	ldr	r3, [sp, #24]
 80082b8:	1b9a      	subs	r2, r3, r6
 80082ba:	d004      	beq.n	80082c6 <_dtoa_r+0x7ce>
 80082bc:	4659      	mov	r1, fp
 80082be:	4620      	mov	r0, r4
 80082c0:	f000 fcd2 	bl	8008c68 <__pow5mult>
 80082c4:	4683      	mov	fp, r0
 80082c6:	2101      	movs	r1, #1
 80082c8:	4620      	mov	r0, r4
 80082ca:	f000 fc11 	bl	8008af0 <__i2b>
 80082ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	4606      	mov	r6, r0
 80082d4:	dd7c      	ble.n	80083d0 <_dtoa_r+0x8d8>
 80082d6:	461a      	mov	r2, r3
 80082d8:	4601      	mov	r1, r0
 80082da:	4620      	mov	r0, r4
 80082dc:	f000 fcc4 	bl	8008c68 <__pow5mult>
 80082e0:	9b05      	ldr	r3, [sp, #20]
 80082e2:	2b01      	cmp	r3, #1
 80082e4:	4606      	mov	r6, r0
 80082e6:	dd76      	ble.n	80083d6 <_dtoa_r+0x8de>
 80082e8:	2300      	movs	r3, #0
 80082ea:	9306      	str	r3, [sp, #24]
 80082ec:	6933      	ldr	r3, [r6, #16]
 80082ee:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80082f2:	6918      	ldr	r0, [r3, #16]
 80082f4:	f000 fbac 	bl	8008a50 <__hi0bits>
 80082f8:	f1c0 0020 	rsb	r0, r0, #32
 80082fc:	9b04      	ldr	r3, [sp, #16]
 80082fe:	4418      	add	r0, r3
 8008300:	f010 001f 	ands.w	r0, r0, #31
 8008304:	f000 8086 	beq.w	8008414 <_dtoa_r+0x91c>
 8008308:	f1c0 0320 	rsb	r3, r0, #32
 800830c:	2b04      	cmp	r3, #4
 800830e:	dd7f      	ble.n	8008410 <_dtoa_r+0x918>
 8008310:	f1c0 001c 	rsb	r0, r0, #28
 8008314:	9b04      	ldr	r3, [sp, #16]
 8008316:	4403      	add	r3, r0
 8008318:	4480      	add	r8, r0
 800831a:	4405      	add	r5, r0
 800831c:	9304      	str	r3, [sp, #16]
 800831e:	f1b8 0f00 	cmp.w	r8, #0
 8008322:	dd05      	ble.n	8008330 <_dtoa_r+0x838>
 8008324:	4659      	mov	r1, fp
 8008326:	4642      	mov	r2, r8
 8008328:	4620      	mov	r0, r4
 800832a:	f000 fcf7 	bl	8008d1c <__lshift>
 800832e:	4683      	mov	fp, r0
 8008330:	9b04      	ldr	r3, [sp, #16]
 8008332:	2b00      	cmp	r3, #0
 8008334:	dd05      	ble.n	8008342 <_dtoa_r+0x84a>
 8008336:	4631      	mov	r1, r6
 8008338:	461a      	mov	r2, r3
 800833a:	4620      	mov	r0, r4
 800833c:	f000 fcee 	bl	8008d1c <__lshift>
 8008340:	4606      	mov	r6, r0
 8008342:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008344:	2b00      	cmp	r3, #0
 8008346:	d069      	beq.n	800841c <_dtoa_r+0x924>
 8008348:	4631      	mov	r1, r6
 800834a:	4658      	mov	r0, fp
 800834c:	f000 fd52 	bl	8008df4 <__mcmp>
 8008350:	2800      	cmp	r0, #0
 8008352:	da63      	bge.n	800841c <_dtoa_r+0x924>
 8008354:	2300      	movs	r3, #0
 8008356:	4659      	mov	r1, fp
 8008358:	220a      	movs	r2, #10
 800835a:	4620      	mov	r0, r4
 800835c:	f000 fb2e 	bl	80089bc <__multadd>
 8008360:	9b08      	ldr	r3, [sp, #32]
 8008362:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008366:	4683      	mov	fp, r0
 8008368:	2b00      	cmp	r3, #0
 800836a:	f000 818f 	beq.w	800868c <_dtoa_r+0xb94>
 800836e:	4639      	mov	r1, r7
 8008370:	2300      	movs	r3, #0
 8008372:	220a      	movs	r2, #10
 8008374:	4620      	mov	r0, r4
 8008376:	f000 fb21 	bl	80089bc <__multadd>
 800837a:	f1b9 0f00 	cmp.w	r9, #0
 800837e:	4607      	mov	r7, r0
 8008380:	f300 808e 	bgt.w	80084a0 <_dtoa_r+0x9a8>
 8008384:	9b05      	ldr	r3, [sp, #20]
 8008386:	2b02      	cmp	r3, #2
 8008388:	dc50      	bgt.n	800842c <_dtoa_r+0x934>
 800838a:	e089      	b.n	80084a0 <_dtoa_r+0x9a8>
 800838c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800838e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008392:	e75d      	b.n	8008250 <_dtoa_r+0x758>
 8008394:	9b01      	ldr	r3, [sp, #4]
 8008396:	1e5e      	subs	r6, r3, #1
 8008398:	9b06      	ldr	r3, [sp, #24]
 800839a:	42b3      	cmp	r3, r6
 800839c:	bfbf      	itttt	lt
 800839e:	9b06      	ldrlt	r3, [sp, #24]
 80083a0:	9606      	strlt	r6, [sp, #24]
 80083a2:	1af2      	sublt	r2, r6, r3
 80083a4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80083a6:	bfb6      	itet	lt
 80083a8:	189b      	addlt	r3, r3, r2
 80083aa:	1b9e      	subge	r6, r3, r6
 80083ac:	930d      	strlt	r3, [sp, #52]	; 0x34
 80083ae:	9b01      	ldr	r3, [sp, #4]
 80083b0:	bfb8      	it	lt
 80083b2:	2600      	movlt	r6, #0
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	bfb5      	itete	lt
 80083b8:	eba8 0503 	sublt.w	r5, r8, r3
 80083bc:	9b01      	ldrge	r3, [sp, #4]
 80083be:	2300      	movlt	r3, #0
 80083c0:	4645      	movge	r5, r8
 80083c2:	e747      	b.n	8008254 <_dtoa_r+0x75c>
 80083c4:	9e06      	ldr	r6, [sp, #24]
 80083c6:	9f08      	ldr	r7, [sp, #32]
 80083c8:	4645      	mov	r5, r8
 80083ca:	e74c      	b.n	8008266 <_dtoa_r+0x76e>
 80083cc:	9a06      	ldr	r2, [sp, #24]
 80083ce:	e775      	b.n	80082bc <_dtoa_r+0x7c4>
 80083d0:	9b05      	ldr	r3, [sp, #20]
 80083d2:	2b01      	cmp	r3, #1
 80083d4:	dc18      	bgt.n	8008408 <_dtoa_r+0x910>
 80083d6:	9b02      	ldr	r3, [sp, #8]
 80083d8:	b9b3      	cbnz	r3, 8008408 <_dtoa_r+0x910>
 80083da:	9b03      	ldr	r3, [sp, #12]
 80083dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083e0:	b9a3      	cbnz	r3, 800840c <_dtoa_r+0x914>
 80083e2:	9b03      	ldr	r3, [sp, #12]
 80083e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80083e8:	0d1b      	lsrs	r3, r3, #20
 80083ea:	051b      	lsls	r3, r3, #20
 80083ec:	b12b      	cbz	r3, 80083fa <_dtoa_r+0x902>
 80083ee:	9b04      	ldr	r3, [sp, #16]
 80083f0:	3301      	adds	r3, #1
 80083f2:	9304      	str	r3, [sp, #16]
 80083f4:	f108 0801 	add.w	r8, r8, #1
 80083f8:	2301      	movs	r3, #1
 80083fa:	9306      	str	r3, [sp, #24]
 80083fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083fe:	2b00      	cmp	r3, #0
 8008400:	f47f af74 	bne.w	80082ec <_dtoa_r+0x7f4>
 8008404:	2001      	movs	r0, #1
 8008406:	e779      	b.n	80082fc <_dtoa_r+0x804>
 8008408:	2300      	movs	r3, #0
 800840a:	e7f6      	b.n	80083fa <_dtoa_r+0x902>
 800840c:	9b02      	ldr	r3, [sp, #8]
 800840e:	e7f4      	b.n	80083fa <_dtoa_r+0x902>
 8008410:	d085      	beq.n	800831e <_dtoa_r+0x826>
 8008412:	4618      	mov	r0, r3
 8008414:	301c      	adds	r0, #28
 8008416:	e77d      	b.n	8008314 <_dtoa_r+0x81c>
 8008418:	40240000 	.word	0x40240000
 800841c:	9b01      	ldr	r3, [sp, #4]
 800841e:	2b00      	cmp	r3, #0
 8008420:	dc38      	bgt.n	8008494 <_dtoa_r+0x99c>
 8008422:	9b05      	ldr	r3, [sp, #20]
 8008424:	2b02      	cmp	r3, #2
 8008426:	dd35      	ble.n	8008494 <_dtoa_r+0x99c>
 8008428:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800842c:	f1b9 0f00 	cmp.w	r9, #0
 8008430:	d10d      	bne.n	800844e <_dtoa_r+0x956>
 8008432:	4631      	mov	r1, r6
 8008434:	464b      	mov	r3, r9
 8008436:	2205      	movs	r2, #5
 8008438:	4620      	mov	r0, r4
 800843a:	f000 fabf 	bl	80089bc <__multadd>
 800843e:	4601      	mov	r1, r0
 8008440:	4606      	mov	r6, r0
 8008442:	4658      	mov	r0, fp
 8008444:	f000 fcd6 	bl	8008df4 <__mcmp>
 8008448:	2800      	cmp	r0, #0
 800844a:	f73f adbd 	bgt.w	8007fc8 <_dtoa_r+0x4d0>
 800844e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008450:	9d00      	ldr	r5, [sp, #0]
 8008452:	ea6f 0a03 	mvn.w	sl, r3
 8008456:	f04f 0800 	mov.w	r8, #0
 800845a:	4631      	mov	r1, r6
 800845c:	4620      	mov	r0, r4
 800845e:	f000 fa8b 	bl	8008978 <_Bfree>
 8008462:	2f00      	cmp	r7, #0
 8008464:	f43f aeb4 	beq.w	80081d0 <_dtoa_r+0x6d8>
 8008468:	f1b8 0f00 	cmp.w	r8, #0
 800846c:	d005      	beq.n	800847a <_dtoa_r+0x982>
 800846e:	45b8      	cmp	r8, r7
 8008470:	d003      	beq.n	800847a <_dtoa_r+0x982>
 8008472:	4641      	mov	r1, r8
 8008474:	4620      	mov	r0, r4
 8008476:	f000 fa7f 	bl	8008978 <_Bfree>
 800847a:	4639      	mov	r1, r7
 800847c:	4620      	mov	r0, r4
 800847e:	f000 fa7b 	bl	8008978 <_Bfree>
 8008482:	e6a5      	b.n	80081d0 <_dtoa_r+0x6d8>
 8008484:	2600      	movs	r6, #0
 8008486:	4637      	mov	r7, r6
 8008488:	e7e1      	b.n	800844e <_dtoa_r+0x956>
 800848a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800848c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008490:	4637      	mov	r7, r6
 8008492:	e599      	b.n	8007fc8 <_dtoa_r+0x4d0>
 8008494:	9b08      	ldr	r3, [sp, #32]
 8008496:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800849a:	2b00      	cmp	r3, #0
 800849c:	f000 80fd 	beq.w	800869a <_dtoa_r+0xba2>
 80084a0:	2d00      	cmp	r5, #0
 80084a2:	dd05      	ble.n	80084b0 <_dtoa_r+0x9b8>
 80084a4:	4639      	mov	r1, r7
 80084a6:	462a      	mov	r2, r5
 80084a8:	4620      	mov	r0, r4
 80084aa:	f000 fc37 	bl	8008d1c <__lshift>
 80084ae:	4607      	mov	r7, r0
 80084b0:	9b06      	ldr	r3, [sp, #24]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d05c      	beq.n	8008570 <_dtoa_r+0xa78>
 80084b6:	6879      	ldr	r1, [r7, #4]
 80084b8:	4620      	mov	r0, r4
 80084ba:	f000 fa1d 	bl	80088f8 <_Balloc>
 80084be:	4605      	mov	r5, r0
 80084c0:	b928      	cbnz	r0, 80084ce <_dtoa_r+0x9d6>
 80084c2:	4b80      	ldr	r3, [pc, #512]	; (80086c4 <_dtoa_r+0xbcc>)
 80084c4:	4602      	mov	r2, r0
 80084c6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80084ca:	f7ff bb2e 	b.w	8007b2a <_dtoa_r+0x32>
 80084ce:	693a      	ldr	r2, [r7, #16]
 80084d0:	3202      	adds	r2, #2
 80084d2:	0092      	lsls	r2, r2, #2
 80084d4:	f107 010c 	add.w	r1, r7, #12
 80084d8:	300c      	adds	r0, #12
 80084da:	f000 f9ff 	bl	80088dc <memcpy>
 80084de:	2201      	movs	r2, #1
 80084e0:	4629      	mov	r1, r5
 80084e2:	4620      	mov	r0, r4
 80084e4:	f000 fc1a 	bl	8008d1c <__lshift>
 80084e8:	9b00      	ldr	r3, [sp, #0]
 80084ea:	3301      	adds	r3, #1
 80084ec:	9301      	str	r3, [sp, #4]
 80084ee:	9b00      	ldr	r3, [sp, #0]
 80084f0:	444b      	add	r3, r9
 80084f2:	9307      	str	r3, [sp, #28]
 80084f4:	9b02      	ldr	r3, [sp, #8]
 80084f6:	f003 0301 	and.w	r3, r3, #1
 80084fa:	46b8      	mov	r8, r7
 80084fc:	9306      	str	r3, [sp, #24]
 80084fe:	4607      	mov	r7, r0
 8008500:	9b01      	ldr	r3, [sp, #4]
 8008502:	4631      	mov	r1, r6
 8008504:	3b01      	subs	r3, #1
 8008506:	4658      	mov	r0, fp
 8008508:	9302      	str	r3, [sp, #8]
 800850a:	f7ff fa67 	bl	80079dc <quorem>
 800850e:	4603      	mov	r3, r0
 8008510:	3330      	adds	r3, #48	; 0x30
 8008512:	9004      	str	r0, [sp, #16]
 8008514:	4641      	mov	r1, r8
 8008516:	4658      	mov	r0, fp
 8008518:	9308      	str	r3, [sp, #32]
 800851a:	f000 fc6b 	bl	8008df4 <__mcmp>
 800851e:	463a      	mov	r2, r7
 8008520:	4681      	mov	r9, r0
 8008522:	4631      	mov	r1, r6
 8008524:	4620      	mov	r0, r4
 8008526:	f000 fc81 	bl	8008e2c <__mdiff>
 800852a:	68c2      	ldr	r2, [r0, #12]
 800852c:	9b08      	ldr	r3, [sp, #32]
 800852e:	4605      	mov	r5, r0
 8008530:	bb02      	cbnz	r2, 8008574 <_dtoa_r+0xa7c>
 8008532:	4601      	mov	r1, r0
 8008534:	4658      	mov	r0, fp
 8008536:	f000 fc5d 	bl	8008df4 <__mcmp>
 800853a:	9b08      	ldr	r3, [sp, #32]
 800853c:	4602      	mov	r2, r0
 800853e:	4629      	mov	r1, r5
 8008540:	4620      	mov	r0, r4
 8008542:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008546:	f000 fa17 	bl	8008978 <_Bfree>
 800854a:	9b05      	ldr	r3, [sp, #20]
 800854c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800854e:	9d01      	ldr	r5, [sp, #4]
 8008550:	ea43 0102 	orr.w	r1, r3, r2
 8008554:	9b06      	ldr	r3, [sp, #24]
 8008556:	430b      	orrs	r3, r1
 8008558:	9b08      	ldr	r3, [sp, #32]
 800855a:	d10d      	bne.n	8008578 <_dtoa_r+0xa80>
 800855c:	2b39      	cmp	r3, #57	; 0x39
 800855e:	d029      	beq.n	80085b4 <_dtoa_r+0xabc>
 8008560:	f1b9 0f00 	cmp.w	r9, #0
 8008564:	dd01      	ble.n	800856a <_dtoa_r+0xa72>
 8008566:	9b04      	ldr	r3, [sp, #16]
 8008568:	3331      	adds	r3, #49	; 0x31
 800856a:	9a02      	ldr	r2, [sp, #8]
 800856c:	7013      	strb	r3, [r2, #0]
 800856e:	e774      	b.n	800845a <_dtoa_r+0x962>
 8008570:	4638      	mov	r0, r7
 8008572:	e7b9      	b.n	80084e8 <_dtoa_r+0x9f0>
 8008574:	2201      	movs	r2, #1
 8008576:	e7e2      	b.n	800853e <_dtoa_r+0xa46>
 8008578:	f1b9 0f00 	cmp.w	r9, #0
 800857c:	db06      	blt.n	800858c <_dtoa_r+0xa94>
 800857e:	9905      	ldr	r1, [sp, #20]
 8008580:	ea41 0909 	orr.w	r9, r1, r9
 8008584:	9906      	ldr	r1, [sp, #24]
 8008586:	ea59 0101 	orrs.w	r1, r9, r1
 800858a:	d120      	bne.n	80085ce <_dtoa_r+0xad6>
 800858c:	2a00      	cmp	r2, #0
 800858e:	ddec      	ble.n	800856a <_dtoa_r+0xa72>
 8008590:	4659      	mov	r1, fp
 8008592:	2201      	movs	r2, #1
 8008594:	4620      	mov	r0, r4
 8008596:	9301      	str	r3, [sp, #4]
 8008598:	f000 fbc0 	bl	8008d1c <__lshift>
 800859c:	4631      	mov	r1, r6
 800859e:	4683      	mov	fp, r0
 80085a0:	f000 fc28 	bl	8008df4 <__mcmp>
 80085a4:	2800      	cmp	r0, #0
 80085a6:	9b01      	ldr	r3, [sp, #4]
 80085a8:	dc02      	bgt.n	80085b0 <_dtoa_r+0xab8>
 80085aa:	d1de      	bne.n	800856a <_dtoa_r+0xa72>
 80085ac:	07da      	lsls	r2, r3, #31
 80085ae:	d5dc      	bpl.n	800856a <_dtoa_r+0xa72>
 80085b0:	2b39      	cmp	r3, #57	; 0x39
 80085b2:	d1d8      	bne.n	8008566 <_dtoa_r+0xa6e>
 80085b4:	9a02      	ldr	r2, [sp, #8]
 80085b6:	2339      	movs	r3, #57	; 0x39
 80085b8:	7013      	strb	r3, [r2, #0]
 80085ba:	462b      	mov	r3, r5
 80085bc:	461d      	mov	r5, r3
 80085be:	3b01      	subs	r3, #1
 80085c0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80085c4:	2a39      	cmp	r2, #57	; 0x39
 80085c6:	d050      	beq.n	800866a <_dtoa_r+0xb72>
 80085c8:	3201      	adds	r2, #1
 80085ca:	701a      	strb	r2, [r3, #0]
 80085cc:	e745      	b.n	800845a <_dtoa_r+0x962>
 80085ce:	2a00      	cmp	r2, #0
 80085d0:	dd03      	ble.n	80085da <_dtoa_r+0xae2>
 80085d2:	2b39      	cmp	r3, #57	; 0x39
 80085d4:	d0ee      	beq.n	80085b4 <_dtoa_r+0xabc>
 80085d6:	3301      	adds	r3, #1
 80085d8:	e7c7      	b.n	800856a <_dtoa_r+0xa72>
 80085da:	9a01      	ldr	r2, [sp, #4]
 80085dc:	9907      	ldr	r1, [sp, #28]
 80085de:	f802 3c01 	strb.w	r3, [r2, #-1]
 80085e2:	428a      	cmp	r2, r1
 80085e4:	d02a      	beq.n	800863c <_dtoa_r+0xb44>
 80085e6:	4659      	mov	r1, fp
 80085e8:	2300      	movs	r3, #0
 80085ea:	220a      	movs	r2, #10
 80085ec:	4620      	mov	r0, r4
 80085ee:	f000 f9e5 	bl	80089bc <__multadd>
 80085f2:	45b8      	cmp	r8, r7
 80085f4:	4683      	mov	fp, r0
 80085f6:	f04f 0300 	mov.w	r3, #0
 80085fa:	f04f 020a 	mov.w	r2, #10
 80085fe:	4641      	mov	r1, r8
 8008600:	4620      	mov	r0, r4
 8008602:	d107      	bne.n	8008614 <_dtoa_r+0xb1c>
 8008604:	f000 f9da 	bl	80089bc <__multadd>
 8008608:	4680      	mov	r8, r0
 800860a:	4607      	mov	r7, r0
 800860c:	9b01      	ldr	r3, [sp, #4]
 800860e:	3301      	adds	r3, #1
 8008610:	9301      	str	r3, [sp, #4]
 8008612:	e775      	b.n	8008500 <_dtoa_r+0xa08>
 8008614:	f000 f9d2 	bl	80089bc <__multadd>
 8008618:	4639      	mov	r1, r7
 800861a:	4680      	mov	r8, r0
 800861c:	2300      	movs	r3, #0
 800861e:	220a      	movs	r2, #10
 8008620:	4620      	mov	r0, r4
 8008622:	f000 f9cb 	bl	80089bc <__multadd>
 8008626:	4607      	mov	r7, r0
 8008628:	e7f0      	b.n	800860c <_dtoa_r+0xb14>
 800862a:	f1b9 0f00 	cmp.w	r9, #0
 800862e:	9a00      	ldr	r2, [sp, #0]
 8008630:	bfcc      	ite	gt
 8008632:	464d      	movgt	r5, r9
 8008634:	2501      	movle	r5, #1
 8008636:	4415      	add	r5, r2
 8008638:	f04f 0800 	mov.w	r8, #0
 800863c:	4659      	mov	r1, fp
 800863e:	2201      	movs	r2, #1
 8008640:	4620      	mov	r0, r4
 8008642:	9301      	str	r3, [sp, #4]
 8008644:	f000 fb6a 	bl	8008d1c <__lshift>
 8008648:	4631      	mov	r1, r6
 800864a:	4683      	mov	fp, r0
 800864c:	f000 fbd2 	bl	8008df4 <__mcmp>
 8008650:	2800      	cmp	r0, #0
 8008652:	dcb2      	bgt.n	80085ba <_dtoa_r+0xac2>
 8008654:	d102      	bne.n	800865c <_dtoa_r+0xb64>
 8008656:	9b01      	ldr	r3, [sp, #4]
 8008658:	07db      	lsls	r3, r3, #31
 800865a:	d4ae      	bmi.n	80085ba <_dtoa_r+0xac2>
 800865c:	462b      	mov	r3, r5
 800865e:	461d      	mov	r5, r3
 8008660:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008664:	2a30      	cmp	r2, #48	; 0x30
 8008666:	d0fa      	beq.n	800865e <_dtoa_r+0xb66>
 8008668:	e6f7      	b.n	800845a <_dtoa_r+0x962>
 800866a:	9a00      	ldr	r2, [sp, #0]
 800866c:	429a      	cmp	r2, r3
 800866e:	d1a5      	bne.n	80085bc <_dtoa_r+0xac4>
 8008670:	f10a 0a01 	add.w	sl, sl, #1
 8008674:	2331      	movs	r3, #49	; 0x31
 8008676:	e779      	b.n	800856c <_dtoa_r+0xa74>
 8008678:	4b13      	ldr	r3, [pc, #76]	; (80086c8 <_dtoa_r+0xbd0>)
 800867a:	f7ff baaf 	b.w	8007bdc <_dtoa_r+0xe4>
 800867e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008680:	2b00      	cmp	r3, #0
 8008682:	f47f aa86 	bne.w	8007b92 <_dtoa_r+0x9a>
 8008686:	4b11      	ldr	r3, [pc, #68]	; (80086cc <_dtoa_r+0xbd4>)
 8008688:	f7ff baa8 	b.w	8007bdc <_dtoa_r+0xe4>
 800868c:	f1b9 0f00 	cmp.w	r9, #0
 8008690:	dc03      	bgt.n	800869a <_dtoa_r+0xba2>
 8008692:	9b05      	ldr	r3, [sp, #20]
 8008694:	2b02      	cmp	r3, #2
 8008696:	f73f aec9 	bgt.w	800842c <_dtoa_r+0x934>
 800869a:	9d00      	ldr	r5, [sp, #0]
 800869c:	4631      	mov	r1, r6
 800869e:	4658      	mov	r0, fp
 80086a0:	f7ff f99c 	bl	80079dc <quorem>
 80086a4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80086a8:	f805 3b01 	strb.w	r3, [r5], #1
 80086ac:	9a00      	ldr	r2, [sp, #0]
 80086ae:	1aaa      	subs	r2, r5, r2
 80086b0:	4591      	cmp	r9, r2
 80086b2:	ddba      	ble.n	800862a <_dtoa_r+0xb32>
 80086b4:	4659      	mov	r1, fp
 80086b6:	2300      	movs	r3, #0
 80086b8:	220a      	movs	r2, #10
 80086ba:	4620      	mov	r0, r4
 80086bc:	f000 f97e 	bl	80089bc <__multadd>
 80086c0:	4683      	mov	fp, r0
 80086c2:	e7eb      	b.n	800869c <_dtoa_r+0xba4>
 80086c4:	08009bf7 	.word	0x08009bf7
 80086c8:	08009b50 	.word	0x08009b50
 80086cc:	08009b74 	.word	0x08009b74

080086d0 <std>:
 80086d0:	2300      	movs	r3, #0
 80086d2:	b510      	push	{r4, lr}
 80086d4:	4604      	mov	r4, r0
 80086d6:	e9c0 3300 	strd	r3, r3, [r0]
 80086da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80086de:	6083      	str	r3, [r0, #8]
 80086e0:	8181      	strh	r1, [r0, #12]
 80086e2:	6643      	str	r3, [r0, #100]	; 0x64
 80086e4:	81c2      	strh	r2, [r0, #14]
 80086e6:	6183      	str	r3, [r0, #24]
 80086e8:	4619      	mov	r1, r3
 80086ea:	2208      	movs	r2, #8
 80086ec:	305c      	adds	r0, #92	; 0x5c
 80086ee:	f7fe fceb 	bl	80070c8 <memset>
 80086f2:	4b05      	ldr	r3, [pc, #20]	; (8008708 <std+0x38>)
 80086f4:	6263      	str	r3, [r4, #36]	; 0x24
 80086f6:	4b05      	ldr	r3, [pc, #20]	; (800870c <std+0x3c>)
 80086f8:	62a3      	str	r3, [r4, #40]	; 0x28
 80086fa:	4b05      	ldr	r3, [pc, #20]	; (8008710 <std+0x40>)
 80086fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80086fe:	4b05      	ldr	r3, [pc, #20]	; (8008714 <std+0x44>)
 8008700:	6224      	str	r4, [r4, #32]
 8008702:	6323      	str	r3, [r4, #48]	; 0x30
 8008704:	bd10      	pop	{r4, pc}
 8008706:	bf00      	nop
 8008708:	0800943d 	.word	0x0800943d
 800870c:	0800945f 	.word	0x0800945f
 8008710:	08009497 	.word	0x08009497
 8008714:	080094bb 	.word	0x080094bb

08008718 <_cleanup_r>:
 8008718:	4901      	ldr	r1, [pc, #4]	; (8008720 <_cleanup_r+0x8>)
 800871a:	f000 b8af 	b.w	800887c <_fwalk_reent>
 800871e:	bf00      	nop
 8008720:	080097d1 	.word	0x080097d1

08008724 <__sfmoreglue>:
 8008724:	b570      	push	{r4, r5, r6, lr}
 8008726:	1e4a      	subs	r2, r1, #1
 8008728:	2568      	movs	r5, #104	; 0x68
 800872a:	4355      	muls	r5, r2
 800872c:	460e      	mov	r6, r1
 800872e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008732:	f000 fcbf 	bl	80090b4 <_malloc_r>
 8008736:	4604      	mov	r4, r0
 8008738:	b140      	cbz	r0, 800874c <__sfmoreglue+0x28>
 800873a:	2100      	movs	r1, #0
 800873c:	e9c0 1600 	strd	r1, r6, [r0]
 8008740:	300c      	adds	r0, #12
 8008742:	60a0      	str	r0, [r4, #8]
 8008744:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008748:	f7fe fcbe 	bl	80070c8 <memset>
 800874c:	4620      	mov	r0, r4
 800874e:	bd70      	pop	{r4, r5, r6, pc}

08008750 <__sfp_lock_acquire>:
 8008750:	4801      	ldr	r0, [pc, #4]	; (8008758 <__sfp_lock_acquire+0x8>)
 8008752:	f000 b8b8 	b.w	80088c6 <__retarget_lock_acquire_recursive>
 8008756:	bf00      	nop
 8008758:	20000448 	.word	0x20000448

0800875c <__sfp_lock_release>:
 800875c:	4801      	ldr	r0, [pc, #4]	; (8008764 <__sfp_lock_release+0x8>)
 800875e:	f000 b8b3 	b.w	80088c8 <__retarget_lock_release_recursive>
 8008762:	bf00      	nop
 8008764:	20000448 	.word	0x20000448

08008768 <__sinit_lock_acquire>:
 8008768:	4801      	ldr	r0, [pc, #4]	; (8008770 <__sinit_lock_acquire+0x8>)
 800876a:	f000 b8ac 	b.w	80088c6 <__retarget_lock_acquire_recursive>
 800876e:	bf00      	nop
 8008770:	20000443 	.word	0x20000443

08008774 <__sinit_lock_release>:
 8008774:	4801      	ldr	r0, [pc, #4]	; (800877c <__sinit_lock_release+0x8>)
 8008776:	f000 b8a7 	b.w	80088c8 <__retarget_lock_release_recursive>
 800877a:	bf00      	nop
 800877c:	20000443 	.word	0x20000443

08008780 <__sinit>:
 8008780:	b510      	push	{r4, lr}
 8008782:	4604      	mov	r4, r0
 8008784:	f7ff fff0 	bl	8008768 <__sinit_lock_acquire>
 8008788:	69a3      	ldr	r3, [r4, #24]
 800878a:	b11b      	cbz	r3, 8008794 <__sinit+0x14>
 800878c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008790:	f7ff bff0 	b.w	8008774 <__sinit_lock_release>
 8008794:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008798:	6523      	str	r3, [r4, #80]	; 0x50
 800879a:	4b13      	ldr	r3, [pc, #76]	; (80087e8 <__sinit+0x68>)
 800879c:	4a13      	ldr	r2, [pc, #76]	; (80087ec <__sinit+0x6c>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	62a2      	str	r2, [r4, #40]	; 0x28
 80087a2:	42a3      	cmp	r3, r4
 80087a4:	bf04      	itt	eq
 80087a6:	2301      	moveq	r3, #1
 80087a8:	61a3      	streq	r3, [r4, #24]
 80087aa:	4620      	mov	r0, r4
 80087ac:	f000 f820 	bl	80087f0 <__sfp>
 80087b0:	6060      	str	r0, [r4, #4]
 80087b2:	4620      	mov	r0, r4
 80087b4:	f000 f81c 	bl	80087f0 <__sfp>
 80087b8:	60a0      	str	r0, [r4, #8]
 80087ba:	4620      	mov	r0, r4
 80087bc:	f000 f818 	bl	80087f0 <__sfp>
 80087c0:	2200      	movs	r2, #0
 80087c2:	60e0      	str	r0, [r4, #12]
 80087c4:	2104      	movs	r1, #4
 80087c6:	6860      	ldr	r0, [r4, #4]
 80087c8:	f7ff ff82 	bl	80086d0 <std>
 80087cc:	68a0      	ldr	r0, [r4, #8]
 80087ce:	2201      	movs	r2, #1
 80087d0:	2109      	movs	r1, #9
 80087d2:	f7ff ff7d 	bl	80086d0 <std>
 80087d6:	68e0      	ldr	r0, [r4, #12]
 80087d8:	2202      	movs	r2, #2
 80087da:	2112      	movs	r1, #18
 80087dc:	f7ff ff78 	bl	80086d0 <std>
 80087e0:	2301      	movs	r3, #1
 80087e2:	61a3      	str	r3, [r4, #24]
 80087e4:	e7d2      	b.n	800878c <__sinit+0xc>
 80087e6:	bf00      	nop
 80087e8:	08009b3c 	.word	0x08009b3c
 80087ec:	08008719 	.word	0x08008719

080087f0 <__sfp>:
 80087f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087f2:	4607      	mov	r7, r0
 80087f4:	f7ff ffac 	bl	8008750 <__sfp_lock_acquire>
 80087f8:	4b1e      	ldr	r3, [pc, #120]	; (8008874 <__sfp+0x84>)
 80087fa:	681e      	ldr	r6, [r3, #0]
 80087fc:	69b3      	ldr	r3, [r6, #24]
 80087fe:	b913      	cbnz	r3, 8008806 <__sfp+0x16>
 8008800:	4630      	mov	r0, r6
 8008802:	f7ff ffbd 	bl	8008780 <__sinit>
 8008806:	3648      	adds	r6, #72	; 0x48
 8008808:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800880c:	3b01      	subs	r3, #1
 800880e:	d503      	bpl.n	8008818 <__sfp+0x28>
 8008810:	6833      	ldr	r3, [r6, #0]
 8008812:	b30b      	cbz	r3, 8008858 <__sfp+0x68>
 8008814:	6836      	ldr	r6, [r6, #0]
 8008816:	e7f7      	b.n	8008808 <__sfp+0x18>
 8008818:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800881c:	b9d5      	cbnz	r5, 8008854 <__sfp+0x64>
 800881e:	4b16      	ldr	r3, [pc, #88]	; (8008878 <__sfp+0x88>)
 8008820:	60e3      	str	r3, [r4, #12]
 8008822:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008826:	6665      	str	r5, [r4, #100]	; 0x64
 8008828:	f000 f84c 	bl	80088c4 <__retarget_lock_init_recursive>
 800882c:	f7ff ff96 	bl	800875c <__sfp_lock_release>
 8008830:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008834:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008838:	6025      	str	r5, [r4, #0]
 800883a:	61a5      	str	r5, [r4, #24]
 800883c:	2208      	movs	r2, #8
 800883e:	4629      	mov	r1, r5
 8008840:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008844:	f7fe fc40 	bl	80070c8 <memset>
 8008848:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800884c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008850:	4620      	mov	r0, r4
 8008852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008854:	3468      	adds	r4, #104	; 0x68
 8008856:	e7d9      	b.n	800880c <__sfp+0x1c>
 8008858:	2104      	movs	r1, #4
 800885a:	4638      	mov	r0, r7
 800885c:	f7ff ff62 	bl	8008724 <__sfmoreglue>
 8008860:	4604      	mov	r4, r0
 8008862:	6030      	str	r0, [r6, #0]
 8008864:	2800      	cmp	r0, #0
 8008866:	d1d5      	bne.n	8008814 <__sfp+0x24>
 8008868:	f7ff ff78 	bl	800875c <__sfp_lock_release>
 800886c:	230c      	movs	r3, #12
 800886e:	603b      	str	r3, [r7, #0]
 8008870:	e7ee      	b.n	8008850 <__sfp+0x60>
 8008872:	bf00      	nop
 8008874:	08009b3c 	.word	0x08009b3c
 8008878:	ffff0001 	.word	0xffff0001

0800887c <_fwalk_reent>:
 800887c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008880:	4606      	mov	r6, r0
 8008882:	4688      	mov	r8, r1
 8008884:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008888:	2700      	movs	r7, #0
 800888a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800888e:	f1b9 0901 	subs.w	r9, r9, #1
 8008892:	d505      	bpl.n	80088a0 <_fwalk_reent+0x24>
 8008894:	6824      	ldr	r4, [r4, #0]
 8008896:	2c00      	cmp	r4, #0
 8008898:	d1f7      	bne.n	800888a <_fwalk_reent+0xe>
 800889a:	4638      	mov	r0, r7
 800889c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088a0:	89ab      	ldrh	r3, [r5, #12]
 80088a2:	2b01      	cmp	r3, #1
 80088a4:	d907      	bls.n	80088b6 <_fwalk_reent+0x3a>
 80088a6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80088aa:	3301      	adds	r3, #1
 80088ac:	d003      	beq.n	80088b6 <_fwalk_reent+0x3a>
 80088ae:	4629      	mov	r1, r5
 80088b0:	4630      	mov	r0, r6
 80088b2:	47c0      	blx	r8
 80088b4:	4307      	orrs	r7, r0
 80088b6:	3568      	adds	r5, #104	; 0x68
 80088b8:	e7e9      	b.n	800888e <_fwalk_reent+0x12>
	...

080088bc <_localeconv_r>:
 80088bc:	4800      	ldr	r0, [pc, #0]	; (80088c0 <_localeconv_r+0x4>)
 80088be:	4770      	bx	lr
 80088c0:	20000160 	.word	0x20000160

080088c4 <__retarget_lock_init_recursive>:
 80088c4:	4770      	bx	lr

080088c6 <__retarget_lock_acquire_recursive>:
 80088c6:	4770      	bx	lr

080088c8 <__retarget_lock_release_recursive>:
 80088c8:	4770      	bx	lr
	...

080088cc <malloc>:
 80088cc:	4b02      	ldr	r3, [pc, #8]	; (80088d8 <malloc+0xc>)
 80088ce:	4601      	mov	r1, r0
 80088d0:	6818      	ldr	r0, [r3, #0]
 80088d2:	f000 bbef 	b.w	80090b4 <_malloc_r>
 80088d6:	bf00      	nop
 80088d8:	2000000c 	.word	0x2000000c

080088dc <memcpy>:
 80088dc:	440a      	add	r2, r1
 80088de:	4291      	cmp	r1, r2
 80088e0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80088e4:	d100      	bne.n	80088e8 <memcpy+0xc>
 80088e6:	4770      	bx	lr
 80088e8:	b510      	push	{r4, lr}
 80088ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80088f2:	4291      	cmp	r1, r2
 80088f4:	d1f9      	bne.n	80088ea <memcpy+0xe>
 80088f6:	bd10      	pop	{r4, pc}

080088f8 <_Balloc>:
 80088f8:	b570      	push	{r4, r5, r6, lr}
 80088fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80088fc:	4604      	mov	r4, r0
 80088fe:	460d      	mov	r5, r1
 8008900:	b976      	cbnz	r6, 8008920 <_Balloc+0x28>
 8008902:	2010      	movs	r0, #16
 8008904:	f7ff ffe2 	bl	80088cc <malloc>
 8008908:	4602      	mov	r2, r0
 800890a:	6260      	str	r0, [r4, #36]	; 0x24
 800890c:	b920      	cbnz	r0, 8008918 <_Balloc+0x20>
 800890e:	4b18      	ldr	r3, [pc, #96]	; (8008970 <_Balloc+0x78>)
 8008910:	4818      	ldr	r0, [pc, #96]	; (8008974 <_Balloc+0x7c>)
 8008912:	2166      	movs	r1, #102	; 0x66
 8008914:	f000 fea8 	bl	8009668 <__assert_func>
 8008918:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800891c:	6006      	str	r6, [r0, #0]
 800891e:	60c6      	str	r6, [r0, #12]
 8008920:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008922:	68f3      	ldr	r3, [r6, #12]
 8008924:	b183      	cbz	r3, 8008948 <_Balloc+0x50>
 8008926:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008928:	68db      	ldr	r3, [r3, #12]
 800892a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800892e:	b9b8      	cbnz	r0, 8008960 <_Balloc+0x68>
 8008930:	2101      	movs	r1, #1
 8008932:	fa01 f605 	lsl.w	r6, r1, r5
 8008936:	1d72      	adds	r2, r6, #5
 8008938:	0092      	lsls	r2, r2, #2
 800893a:	4620      	mov	r0, r4
 800893c:	f000 fb5a 	bl	8008ff4 <_calloc_r>
 8008940:	b160      	cbz	r0, 800895c <_Balloc+0x64>
 8008942:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008946:	e00e      	b.n	8008966 <_Balloc+0x6e>
 8008948:	2221      	movs	r2, #33	; 0x21
 800894a:	2104      	movs	r1, #4
 800894c:	4620      	mov	r0, r4
 800894e:	f000 fb51 	bl	8008ff4 <_calloc_r>
 8008952:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008954:	60f0      	str	r0, [r6, #12]
 8008956:	68db      	ldr	r3, [r3, #12]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d1e4      	bne.n	8008926 <_Balloc+0x2e>
 800895c:	2000      	movs	r0, #0
 800895e:	bd70      	pop	{r4, r5, r6, pc}
 8008960:	6802      	ldr	r2, [r0, #0]
 8008962:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008966:	2300      	movs	r3, #0
 8008968:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800896c:	e7f7      	b.n	800895e <_Balloc+0x66>
 800896e:	bf00      	nop
 8008970:	08009b81 	.word	0x08009b81
 8008974:	08009c68 	.word	0x08009c68

08008978 <_Bfree>:
 8008978:	b570      	push	{r4, r5, r6, lr}
 800897a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800897c:	4605      	mov	r5, r0
 800897e:	460c      	mov	r4, r1
 8008980:	b976      	cbnz	r6, 80089a0 <_Bfree+0x28>
 8008982:	2010      	movs	r0, #16
 8008984:	f7ff ffa2 	bl	80088cc <malloc>
 8008988:	4602      	mov	r2, r0
 800898a:	6268      	str	r0, [r5, #36]	; 0x24
 800898c:	b920      	cbnz	r0, 8008998 <_Bfree+0x20>
 800898e:	4b09      	ldr	r3, [pc, #36]	; (80089b4 <_Bfree+0x3c>)
 8008990:	4809      	ldr	r0, [pc, #36]	; (80089b8 <_Bfree+0x40>)
 8008992:	218a      	movs	r1, #138	; 0x8a
 8008994:	f000 fe68 	bl	8009668 <__assert_func>
 8008998:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800899c:	6006      	str	r6, [r0, #0]
 800899e:	60c6      	str	r6, [r0, #12]
 80089a0:	b13c      	cbz	r4, 80089b2 <_Bfree+0x3a>
 80089a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80089a4:	6862      	ldr	r2, [r4, #4]
 80089a6:	68db      	ldr	r3, [r3, #12]
 80089a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80089ac:	6021      	str	r1, [r4, #0]
 80089ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80089b2:	bd70      	pop	{r4, r5, r6, pc}
 80089b4:	08009b81 	.word	0x08009b81
 80089b8:	08009c68 	.word	0x08009c68

080089bc <__multadd>:
 80089bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089c0:	690e      	ldr	r6, [r1, #16]
 80089c2:	4607      	mov	r7, r0
 80089c4:	4698      	mov	r8, r3
 80089c6:	460c      	mov	r4, r1
 80089c8:	f101 0014 	add.w	r0, r1, #20
 80089cc:	2300      	movs	r3, #0
 80089ce:	6805      	ldr	r5, [r0, #0]
 80089d0:	b2a9      	uxth	r1, r5
 80089d2:	fb02 8101 	mla	r1, r2, r1, r8
 80089d6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80089da:	0c2d      	lsrs	r5, r5, #16
 80089dc:	fb02 c505 	mla	r5, r2, r5, ip
 80089e0:	b289      	uxth	r1, r1
 80089e2:	3301      	adds	r3, #1
 80089e4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80089e8:	429e      	cmp	r6, r3
 80089ea:	f840 1b04 	str.w	r1, [r0], #4
 80089ee:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80089f2:	dcec      	bgt.n	80089ce <__multadd+0x12>
 80089f4:	f1b8 0f00 	cmp.w	r8, #0
 80089f8:	d022      	beq.n	8008a40 <__multadd+0x84>
 80089fa:	68a3      	ldr	r3, [r4, #8]
 80089fc:	42b3      	cmp	r3, r6
 80089fe:	dc19      	bgt.n	8008a34 <__multadd+0x78>
 8008a00:	6861      	ldr	r1, [r4, #4]
 8008a02:	4638      	mov	r0, r7
 8008a04:	3101      	adds	r1, #1
 8008a06:	f7ff ff77 	bl	80088f8 <_Balloc>
 8008a0a:	4605      	mov	r5, r0
 8008a0c:	b928      	cbnz	r0, 8008a1a <__multadd+0x5e>
 8008a0e:	4602      	mov	r2, r0
 8008a10:	4b0d      	ldr	r3, [pc, #52]	; (8008a48 <__multadd+0x8c>)
 8008a12:	480e      	ldr	r0, [pc, #56]	; (8008a4c <__multadd+0x90>)
 8008a14:	21b5      	movs	r1, #181	; 0xb5
 8008a16:	f000 fe27 	bl	8009668 <__assert_func>
 8008a1a:	6922      	ldr	r2, [r4, #16]
 8008a1c:	3202      	adds	r2, #2
 8008a1e:	f104 010c 	add.w	r1, r4, #12
 8008a22:	0092      	lsls	r2, r2, #2
 8008a24:	300c      	adds	r0, #12
 8008a26:	f7ff ff59 	bl	80088dc <memcpy>
 8008a2a:	4621      	mov	r1, r4
 8008a2c:	4638      	mov	r0, r7
 8008a2e:	f7ff ffa3 	bl	8008978 <_Bfree>
 8008a32:	462c      	mov	r4, r5
 8008a34:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008a38:	3601      	adds	r6, #1
 8008a3a:	f8c3 8014 	str.w	r8, [r3, #20]
 8008a3e:	6126      	str	r6, [r4, #16]
 8008a40:	4620      	mov	r0, r4
 8008a42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a46:	bf00      	nop
 8008a48:	08009bf7 	.word	0x08009bf7
 8008a4c:	08009c68 	.word	0x08009c68

08008a50 <__hi0bits>:
 8008a50:	0c03      	lsrs	r3, r0, #16
 8008a52:	041b      	lsls	r3, r3, #16
 8008a54:	b9d3      	cbnz	r3, 8008a8c <__hi0bits+0x3c>
 8008a56:	0400      	lsls	r0, r0, #16
 8008a58:	2310      	movs	r3, #16
 8008a5a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008a5e:	bf04      	itt	eq
 8008a60:	0200      	lsleq	r0, r0, #8
 8008a62:	3308      	addeq	r3, #8
 8008a64:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008a68:	bf04      	itt	eq
 8008a6a:	0100      	lsleq	r0, r0, #4
 8008a6c:	3304      	addeq	r3, #4
 8008a6e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008a72:	bf04      	itt	eq
 8008a74:	0080      	lsleq	r0, r0, #2
 8008a76:	3302      	addeq	r3, #2
 8008a78:	2800      	cmp	r0, #0
 8008a7a:	db05      	blt.n	8008a88 <__hi0bits+0x38>
 8008a7c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008a80:	f103 0301 	add.w	r3, r3, #1
 8008a84:	bf08      	it	eq
 8008a86:	2320      	moveq	r3, #32
 8008a88:	4618      	mov	r0, r3
 8008a8a:	4770      	bx	lr
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	e7e4      	b.n	8008a5a <__hi0bits+0xa>

08008a90 <__lo0bits>:
 8008a90:	6803      	ldr	r3, [r0, #0]
 8008a92:	f013 0207 	ands.w	r2, r3, #7
 8008a96:	4601      	mov	r1, r0
 8008a98:	d00b      	beq.n	8008ab2 <__lo0bits+0x22>
 8008a9a:	07da      	lsls	r2, r3, #31
 8008a9c:	d424      	bmi.n	8008ae8 <__lo0bits+0x58>
 8008a9e:	0798      	lsls	r0, r3, #30
 8008aa0:	bf49      	itett	mi
 8008aa2:	085b      	lsrmi	r3, r3, #1
 8008aa4:	089b      	lsrpl	r3, r3, #2
 8008aa6:	2001      	movmi	r0, #1
 8008aa8:	600b      	strmi	r3, [r1, #0]
 8008aaa:	bf5c      	itt	pl
 8008aac:	600b      	strpl	r3, [r1, #0]
 8008aae:	2002      	movpl	r0, #2
 8008ab0:	4770      	bx	lr
 8008ab2:	b298      	uxth	r0, r3
 8008ab4:	b9b0      	cbnz	r0, 8008ae4 <__lo0bits+0x54>
 8008ab6:	0c1b      	lsrs	r3, r3, #16
 8008ab8:	2010      	movs	r0, #16
 8008aba:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008abe:	bf04      	itt	eq
 8008ac0:	0a1b      	lsreq	r3, r3, #8
 8008ac2:	3008      	addeq	r0, #8
 8008ac4:	071a      	lsls	r2, r3, #28
 8008ac6:	bf04      	itt	eq
 8008ac8:	091b      	lsreq	r3, r3, #4
 8008aca:	3004      	addeq	r0, #4
 8008acc:	079a      	lsls	r2, r3, #30
 8008ace:	bf04      	itt	eq
 8008ad0:	089b      	lsreq	r3, r3, #2
 8008ad2:	3002      	addeq	r0, #2
 8008ad4:	07da      	lsls	r2, r3, #31
 8008ad6:	d403      	bmi.n	8008ae0 <__lo0bits+0x50>
 8008ad8:	085b      	lsrs	r3, r3, #1
 8008ada:	f100 0001 	add.w	r0, r0, #1
 8008ade:	d005      	beq.n	8008aec <__lo0bits+0x5c>
 8008ae0:	600b      	str	r3, [r1, #0]
 8008ae2:	4770      	bx	lr
 8008ae4:	4610      	mov	r0, r2
 8008ae6:	e7e8      	b.n	8008aba <__lo0bits+0x2a>
 8008ae8:	2000      	movs	r0, #0
 8008aea:	4770      	bx	lr
 8008aec:	2020      	movs	r0, #32
 8008aee:	4770      	bx	lr

08008af0 <__i2b>:
 8008af0:	b510      	push	{r4, lr}
 8008af2:	460c      	mov	r4, r1
 8008af4:	2101      	movs	r1, #1
 8008af6:	f7ff feff 	bl	80088f8 <_Balloc>
 8008afa:	4602      	mov	r2, r0
 8008afc:	b928      	cbnz	r0, 8008b0a <__i2b+0x1a>
 8008afe:	4b05      	ldr	r3, [pc, #20]	; (8008b14 <__i2b+0x24>)
 8008b00:	4805      	ldr	r0, [pc, #20]	; (8008b18 <__i2b+0x28>)
 8008b02:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008b06:	f000 fdaf 	bl	8009668 <__assert_func>
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	6144      	str	r4, [r0, #20]
 8008b0e:	6103      	str	r3, [r0, #16]
 8008b10:	bd10      	pop	{r4, pc}
 8008b12:	bf00      	nop
 8008b14:	08009bf7 	.word	0x08009bf7
 8008b18:	08009c68 	.word	0x08009c68

08008b1c <__multiply>:
 8008b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b20:	4614      	mov	r4, r2
 8008b22:	690a      	ldr	r2, [r1, #16]
 8008b24:	6923      	ldr	r3, [r4, #16]
 8008b26:	429a      	cmp	r2, r3
 8008b28:	bfb8      	it	lt
 8008b2a:	460b      	movlt	r3, r1
 8008b2c:	460d      	mov	r5, r1
 8008b2e:	bfbc      	itt	lt
 8008b30:	4625      	movlt	r5, r4
 8008b32:	461c      	movlt	r4, r3
 8008b34:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008b38:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008b3c:	68ab      	ldr	r3, [r5, #8]
 8008b3e:	6869      	ldr	r1, [r5, #4]
 8008b40:	eb0a 0709 	add.w	r7, sl, r9
 8008b44:	42bb      	cmp	r3, r7
 8008b46:	b085      	sub	sp, #20
 8008b48:	bfb8      	it	lt
 8008b4a:	3101      	addlt	r1, #1
 8008b4c:	f7ff fed4 	bl	80088f8 <_Balloc>
 8008b50:	b930      	cbnz	r0, 8008b60 <__multiply+0x44>
 8008b52:	4602      	mov	r2, r0
 8008b54:	4b42      	ldr	r3, [pc, #264]	; (8008c60 <__multiply+0x144>)
 8008b56:	4843      	ldr	r0, [pc, #268]	; (8008c64 <__multiply+0x148>)
 8008b58:	f240 115d 	movw	r1, #349	; 0x15d
 8008b5c:	f000 fd84 	bl	8009668 <__assert_func>
 8008b60:	f100 0614 	add.w	r6, r0, #20
 8008b64:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008b68:	4633      	mov	r3, r6
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	4543      	cmp	r3, r8
 8008b6e:	d31e      	bcc.n	8008bae <__multiply+0x92>
 8008b70:	f105 0c14 	add.w	ip, r5, #20
 8008b74:	f104 0314 	add.w	r3, r4, #20
 8008b78:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008b7c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008b80:	9202      	str	r2, [sp, #8]
 8008b82:	ebac 0205 	sub.w	r2, ip, r5
 8008b86:	3a15      	subs	r2, #21
 8008b88:	f022 0203 	bic.w	r2, r2, #3
 8008b8c:	3204      	adds	r2, #4
 8008b8e:	f105 0115 	add.w	r1, r5, #21
 8008b92:	458c      	cmp	ip, r1
 8008b94:	bf38      	it	cc
 8008b96:	2204      	movcc	r2, #4
 8008b98:	9201      	str	r2, [sp, #4]
 8008b9a:	9a02      	ldr	r2, [sp, #8]
 8008b9c:	9303      	str	r3, [sp, #12]
 8008b9e:	429a      	cmp	r2, r3
 8008ba0:	d808      	bhi.n	8008bb4 <__multiply+0x98>
 8008ba2:	2f00      	cmp	r7, #0
 8008ba4:	dc55      	bgt.n	8008c52 <__multiply+0x136>
 8008ba6:	6107      	str	r7, [r0, #16]
 8008ba8:	b005      	add	sp, #20
 8008baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bae:	f843 2b04 	str.w	r2, [r3], #4
 8008bb2:	e7db      	b.n	8008b6c <__multiply+0x50>
 8008bb4:	f8b3 a000 	ldrh.w	sl, [r3]
 8008bb8:	f1ba 0f00 	cmp.w	sl, #0
 8008bbc:	d020      	beq.n	8008c00 <__multiply+0xe4>
 8008bbe:	f105 0e14 	add.w	lr, r5, #20
 8008bc2:	46b1      	mov	r9, r6
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008bca:	f8d9 b000 	ldr.w	fp, [r9]
 8008bce:	b2a1      	uxth	r1, r4
 8008bd0:	fa1f fb8b 	uxth.w	fp, fp
 8008bd4:	fb0a b101 	mla	r1, sl, r1, fp
 8008bd8:	4411      	add	r1, r2
 8008bda:	f8d9 2000 	ldr.w	r2, [r9]
 8008bde:	0c24      	lsrs	r4, r4, #16
 8008be0:	0c12      	lsrs	r2, r2, #16
 8008be2:	fb0a 2404 	mla	r4, sl, r4, r2
 8008be6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008bea:	b289      	uxth	r1, r1
 8008bec:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008bf0:	45f4      	cmp	ip, lr
 8008bf2:	f849 1b04 	str.w	r1, [r9], #4
 8008bf6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008bfa:	d8e4      	bhi.n	8008bc6 <__multiply+0xaa>
 8008bfc:	9901      	ldr	r1, [sp, #4]
 8008bfe:	5072      	str	r2, [r6, r1]
 8008c00:	9a03      	ldr	r2, [sp, #12]
 8008c02:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008c06:	3304      	adds	r3, #4
 8008c08:	f1b9 0f00 	cmp.w	r9, #0
 8008c0c:	d01f      	beq.n	8008c4e <__multiply+0x132>
 8008c0e:	6834      	ldr	r4, [r6, #0]
 8008c10:	f105 0114 	add.w	r1, r5, #20
 8008c14:	46b6      	mov	lr, r6
 8008c16:	f04f 0a00 	mov.w	sl, #0
 8008c1a:	880a      	ldrh	r2, [r1, #0]
 8008c1c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008c20:	fb09 b202 	mla	r2, r9, r2, fp
 8008c24:	4492      	add	sl, r2
 8008c26:	b2a4      	uxth	r4, r4
 8008c28:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008c2c:	f84e 4b04 	str.w	r4, [lr], #4
 8008c30:	f851 4b04 	ldr.w	r4, [r1], #4
 8008c34:	f8be 2000 	ldrh.w	r2, [lr]
 8008c38:	0c24      	lsrs	r4, r4, #16
 8008c3a:	fb09 2404 	mla	r4, r9, r4, r2
 8008c3e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008c42:	458c      	cmp	ip, r1
 8008c44:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008c48:	d8e7      	bhi.n	8008c1a <__multiply+0xfe>
 8008c4a:	9a01      	ldr	r2, [sp, #4]
 8008c4c:	50b4      	str	r4, [r6, r2]
 8008c4e:	3604      	adds	r6, #4
 8008c50:	e7a3      	b.n	8008b9a <__multiply+0x7e>
 8008c52:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d1a5      	bne.n	8008ba6 <__multiply+0x8a>
 8008c5a:	3f01      	subs	r7, #1
 8008c5c:	e7a1      	b.n	8008ba2 <__multiply+0x86>
 8008c5e:	bf00      	nop
 8008c60:	08009bf7 	.word	0x08009bf7
 8008c64:	08009c68 	.word	0x08009c68

08008c68 <__pow5mult>:
 8008c68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c6c:	4615      	mov	r5, r2
 8008c6e:	f012 0203 	ands.w	r2, r2, #3
 8008c72:	4606      	mov	r6, r0
 8008c74:	460f      	mov	r7, r1
 8008c76:	d007      	beq.n	8008c88 <__pow5mult+0x20>
 8008c78:	4c25      	ldr	r4, [pc, #148]	; (8008d10 <__pow5mult+0xa8>)
 8008c7a:	3a01      	subs	r2, #1
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008c82:	f7ff fe9b 	bl	80089bc <__multadd>
 8008c86:	4607      	mov	r7, r0
 8008c88:	10ad      	asrs	r5, r5, #2
 8008c8a:	d03d      	beq.n	8008d08 <__pow5mult+0xa0>
 8008c8c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008c8e:	b97c      	cbnz	r4, 8008cb0 <__pow5mult+0x48>
 8008c90:	2010      	movs	r0, #16
 8008c92:	f7ff fe1b 	bl	80088cc <malloc>
 8008c96:	4602      	mov	r2, r0
 8008c98:	6270      	str	r0, [r6, #36]	; 0x24
 8008c9a:	b928      	cbnz	r0, 8008ca8 <__pow5mult+0x40>
 8008c9c:	4b1d      	ldr	r3, [pc, #116]	; (8008d14 <__pow5mult+0xac>)
 8008c9e:	481e      	ldr	r0, [pc, #120]	; (8008d18 <__pow5mult+0xb0>)
 8008ca0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008ca4:	f000 fce0 	bl	8009668 <__assert_func>
 8008ca8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008cac:	6004      	str	r4, [r0, #0]
 8008cae:	60c4      	str	r4, [r0, #12]
 8008cb0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008cb4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008cb8:	b94c      	cbnz	r4, 8008cce <__pow5mult+0x66>
 8008cba:	f240 2171 	movw	r1, #625	; 0x271
 8008cbe:	4630      	mov	r0, r6
 8008cc0:	f7ff ff16 	bl	8008af0 <__i2b>
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	f8c8 0008 	str.w	r0, [r8, #8]
 8008cca:	4604      	mov	r4, r0
 8008ccc:	6003      	str	r3, [r0, #0]
 8008cce:	f04f 0900 	mov.w	r9, #0
 8008cd2:	07eb      	lsls	r3, r5, #31
 8008cd4:	d50a      	bpl.n	8008cec <__pow5mult+0x84>
 8008cd6:	4639      	mov	r1, r7
 8008cd8:	4622      	mov	r2, r4
 8008cda:	4630      	mov	r0, r6
 8008cdc:	f7ff ff1e 	bl	8008b1c <__multiply>
 8008ce0:	4639      	mov	r1, r7
 8008ce2:	4680      	mov	r8, r0
 8008ce4:	4630      	mov	r0, r6
 8008ce6:	f7ff fe47 	bl	8008978 <_Bfree>
 8008cea:	4647      	mov	r7, r8
 8008cec:	106d      	asrs	r5, r5, #1
 8008cee:	d00b      	beq.n	8008d08 <__pow5mult+0xa0>
 8008cf0:	6820      	ldr	r0, [r4, #0]
 8008cf2:	b938      	cbnz	r0, 8008d04 <__pow5mult+0x9c>
 8008cf4:	4622      	mov	r2, r4
 8008cf6:	4621      	mov	r1, r4
 8008cf8:	4630      	mov	r0, r6
 8008cfa:	f7ff ff0f 	bl	8008b1c <__multiply>
 8008cfe:	6020      	str	r0, [r4, #0]
 8008d00:	f8c0 9000 	str.w	r9, [r0]
 8008d04:	4604      	mov	r4, r0
 8008d06:	e7e4      	b.n	8008cd2 <__pow5mult+0x6a>
 8008d08:	4638      	mov	r0, r7
 8008d0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d0e:	bf00      	nop
 8008d10:	08009db8 	.word	0x08009db8
 8008d14:	08009b81 	.word	0x08009b81
 8008d18:	08009c68 	.word	0x08009c68

08008d1c <__lshift>:
 8008d1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d20:	460c      	mov	r4, r1
 8008d22:	6849      	ldr	r1, [r1, #4]
 8008d24:	6923      	ldr	r3, [r4, #16]
 8008d26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008d2a:	68a3      	ldr	r3, [r4, #8]
 8008d2c:	4607      	mov	r7, r0
 8008d2e:	4691      	mov	r9, r2
 8008d30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008d34:	f108 0601 	add.w	r6, r8, #1
 8008d38:	42b3      	cmp	r3, r6
 8008d3a:	db0b      	blt.n	8008d54 <__lshift+0x38>
 8008d3c:	4638      	mov	r0, r7
 8008d3e:	f7ff fddb 	bl	80088f8 <_Balloc>
 8008d42:	4605      	mov	r5, r0
 8008d44:	b948      	cbnz	r0, 8008d5a <__lshift+0x3e>
 8008d46:	4602      	mov	r2, r0
 8008d48:	4b28      	ldr	r3, [pc, #160]	; (8008dec <__lshift+0xd0>)
 8008d4a:	4829      	ldr	r0, [pc, #164]	; (8008df0 <__lshift+0xd4>)
 8008d4c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008d50:	f000 fc8a 	bl	8009668 <__assert_func>
 8008d54:	3101      	adds	r1, #1
 8008d56:	005b      	lsls	r3, r3, #1
 8008d58:	e7ee      	b.n	8008d38 <__lshift+0x1c>
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	f100 0114 	add.w	r1, r0, #20
 8008d60:	f100 0210 	add.w	r2, r0, #16
 8008d64:	4618      	mov	r0, r3
 8008d66:	4553      	cmp	r3, sl
 8008d68:	db33      	blt.n	8008dd2 <__lshift+0xb6>
 8008d6a:	6920      	ldr	r0, [r4, #16]
 8008d6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008d70:	f104 0314 	add.w	r3, r4, #20
 8008d74:	f019 091f 	ands.w	r9, r9, #31
 8008d78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008d7c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008d80:	d02b      	beq.n	8008dda <__lshift+0xbe>
 8008d82:	f1c9 0e20 	rsb	lr, r9, #32
 8008d86:	468a      	mov	sl, r1
 8008d88:	2200      	movs	r2, #0
 8008d8a:	6818      	ldr	r0, [r3, #0]
 8008d8c:	fa00 f009 	lsl.w	r0, r0, r9
 8008d90:	4302      	orrs	r2, r0
 8008d92:	f84a 2b04 	str.w	r2, [sl], #4
 8008d96:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d9a:	459c      	cmp	ip, r3
 8008d9c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008da0:	d8f3      	bhi.n	8008d8a <__lshift+0x6e>
 8008da2:	ebac 0304 	sub.w	r3, ip, r4
 8008da6:	3b15      	subs	r3, #21
 8008da8:	f023 0303 	bic.w	r3, r3, #3
 8008dac:	3304      	adds	r3, #4
 8008dae:	f104 0015 	add.w	r0, r4, #21
 8008db2:	4584      	cmp	ip, r0
 8008db4:	bf38      	it	cc
 8008db6:	2304      	movcc	r3, #4
 8008db8:	50ca      	str	r2, [r1, r3]
 8008dba:	b10a      	cbz	r2, 8008dc0 <__lshift+0xa4>
 8008dbc:	f108 0602 	add.w	r6, r8, #2
 8008dc0:	3e01      	subs	r6, #1
 8008dc2:	4638      	mov	r0, r7
 8008dc4:	612e      	str	r6, [r5, #16]
 8008dc6:	4621      	mov	r1, r4
 8008dc8:	f7ff fdd6 	bl	8008978 <_Bfree>
 8008dcc:	4628      	mov	r0, r5
 8008dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dd2:	f842 0f04 	str.w	r0, [r2, #4]!
 8008dd6:	3301      	adds	r3, #1
 8008dd8:	e7c5      	b.n	8008d66 <__lshift+0x4a>
 8008dda:	3904      	subs	r1, #4
 8008ddc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008de0:	f841 2f04 	str.w	r2, [r1, #4]!
 8008de4:	459c      	cmp	ip, r3
 8008de6:	d8f9      	bhi.n	8008ddc <__lshift+0xc0>
 8008de8:	e7ea      	b.n	8008dc0 <__lshift+0xa4>
 8008dea:	bf00      	nop
 8008dec:	08009bf7 	.word	0x08009bf7
 8008df0:	08009c68 	.word	0x08009c68

08008df4 <__mcmp>:
 8008df4:	b530      	push	{r4, r5, lr}
 8008df6:	6902      	ldr	r2, [r0, #16]
 8008df8:	690c      	ldr	r4, [r1, #16]
 8008dfa:	1b12      	subs	r2, r2, r4
 8008dfc:	d10e      	bne.n	8008e1c <__mcmp+0x28>
 8008dfe:	f100 0314 	add.w	r3, r0, #20
 8008e02:	3114      	adds	r1, #20
 8008e04:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008e08:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008e0c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008e10:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008e14:	42a5      	cmp	r5, r4
 8008e16:	d003      	beq.n	8008e20 <__mcmp+0x2c>
 8008e18:	d305      	bcc.n	8008e26 <__mcmp+0x32>
 8008e1a:	2201      	movs	r2, #1
 8008e1c:	4610      	mov	r0, r2
 8008e1e:	bd30      	pop	{r4, r5, pc}
 8008e20:	4283      	cmp	r3, r0
 8008e22:	d3f3      	bcc.n	8008e0c <__mcmp+0x18>
 8008e24:	e7fa      	b.n	8008e1c <__mcmp+0x28>
 8008e26:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008e2a:	e7f7      	b.n	8008e1c <__mcmp+0x28>

08008e2c <__mdiff>:
 8008e2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e30:	460c      	mov	r4, r1
 8008e32:	4606      	mov	r6, r0
 8008e34:	4611      	mov	r1, r2
 8008e36:	4620      	mov	r0, r4
 8008e38:	4617      	mov	r7, r2
 8008e3a:	f7ff ffdb 	bl	8008df4 <__mcmp>
 8008e3e:	1e05      	subs	r5, r0, #0
 8008e40:	d110      	bne.n	8008e64 <__mdiff+0x38>
 8008e42:	4629      	mov	r1, r5
 8008e44:	4630      	mov	r0, r6
 8008e46:	f7ff fd57 	bl	80088f8 <_Balloc>
 8008e4a:	b930      	cbnz	r0, 8008e5a <__mdiff+0x2e>
 8008e4c:	4b39      	ldr	r3, [pc, #228]	; (8008f34 <__mdiff+0x108>)
 8008e4e:	4602      	mov	r2, r0
 8008e50:	f240 2132 	movw	r1, #562	; 0x232
 8008e54:	4838      	ldr	r0, [pc, #224]	; (8008f38 <__mdiff+0x10c>)
 8008e56:	f000 fc07 	bl	8009668 <__assert_func>
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008e60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e64:	bfa4      	itt	ge
 8008e66:	463b      	movge	r3, r7
 8008e68:	4627      	movge	r7, r4
 8008e6a:	4630      	mov	r0, r6
 8008e6c:	6879      	ldr	r1, [r7, #4]
 8008e6e:	bfa6      	itte	ge
 8008e70:	461c      	movge	r4, r3
 8008e72:	2500      	movge	r5, #0
 8008e74:	2501      	movlt	r5, #1
 8008e76:	f7ff fd3f 	bl	80088f8 <_Balloc>
 8008e7a:	b920      	cbnz	r0, 8008e86 <__mdiff+0x5a>
 8008e7c:	4b2d      	ldr	r3, [pc, #180]	; (8008f34 <__mdiff+0x108>)
 8008e7e:	4602      	mov	r2, r0
 8008e80:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008e84:	e7e6      	b.n	8008e54 <__mdiff+0x28>
 8008e86:	693e      	ldr	r6, [r7, #16]
 8008e88:	60c5      	str	r5, [r0, #12]
 8008e8a:	6925      	ldr	r5, [r4, #16]
 8008e8c:	f107 0114 	add.w	r1, r7, #20
 8008e90:	f104 0914 	add.w	r9, r4, #20
 8008e94:	f100 0e14 	add.w	lr, r0, #20
 8008e98:	f107 0210 	add.w	r2, r7, #16
 8008e9c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008ea0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008ea4:	46f2      	mov	sl, lr
 8008ea6:	2700      	movs	r7, #0
 8008ea8:	f859 3b04 	ldr.w	r3, [r9], #4
 8008eac:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008eb0:	fa1f f883 	uxth.w	r8, r3
 8008eb4:	fa17 f78b 	uxtah	r7, r7, fp
 8008eb8:	0c1b      	lsrs	r3, r3, #16
 8008eba:	eba7 0808 	sub.w	r8, r7, r8
 8008ebe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008ec2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008ec6:	fa1f f888 	uxth.w	r8, r8
 8008eca:	141f      	asrs	r7, r3, #16
 8008ecc:	454d      	cmp	r5, r9
 8008ece:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008ed2:	f84a 3b04 	str.w	r3, [sl], #4
 8008ed6:	d8e7      	bhi.n	8008ea8 <__mdiff+0x7c>
 8008ed8:	1b2b      	subs	r3, r5, r4
 8008eda:	3b15      	subs	r3, #21
 8008edc:	f023 0303 	bic.w	r3, r3, #3
 8008ee0:	3304      	adds	r3, #4
 8008ee2:	3415      	adds	r4, #21
 8008ee4:	42a5      	cmp	r5, r4
 8008ee6:	bf38      	it	cc
 8008ee8:	2304      	movcc	r3, #4
 8008eea:	4419      	add	r1, r3
 8008eec:	4473      	add	r3, lr
 8008eee:	469e      	mov	lr, r3
 8008ef0:	460d      	mov	r5, r1
 8008ef2:	4565      	cmp	r5, ip
 8008ef4:	d30e      	bcc.n	8008f14 <__mdiff+0xe8>
 8008ef6:	f10c 0203 	add.w	r2, ip, #3
 8008efa:	1a52      	subs	r2, r2, r1
 8008efc:	f022 0203 	bic.w	r2, r2, #3
 8008f00:	3903      	subs	r1, #3
 8008f02:	458c      	cmp	ip, r1
 8008f04:	bf38      	it	cc
 8008f06:	2200      	movcc	r2, #0
 8008f08:	441a      	add	r2, r3
 8008f0a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008f0e:	b17b      	cbz	r3, 8008f30 <__mdiff+0x104>
 8008f10:	6106      	str	r6, [r0, #16]
 8008f12:	e7a5      	b.n	8008e60 <__mdiff+0x34>
 8008f14:	f855 8b04 	ldr.w	r8, [r5], #4
 8008f18:	fa17 f488 	uxtah	r4, r7, r8
 8008f1c:	1422      	asrs	r2, r4, #16
 8008f1e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008f22:	b2a4      	uxth	r4, r4
 8008f24:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008f28:	f84e 4b04 	str.w	r4, [lr], #4
 8008f2c:	1417      	asrs	r7, r2, #16
 8008f2e:	e7e0      	b.n	8008ef2 <__mdiff+0xc6>
 8008f30:	3e01      	subs	r6, #1
 8008f32:	e7ea      	b.n	8008f0a <__mdiff+0xde>
 8008f34:	08009bf7 	.word	0x08009bf7
 8008f38:	08009c68 	.word	0x08009c68

08008f3c <__d2b>:
 8008f3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008f40:	4689      	mov	r9, r1
 8008f42:	2101      	movs	r1, #1
 8008f44:	ec57 6b10 	vmov	r6, r7, d0
 8008f48:	4690      	mov	r8, r2
 8008f4a:	f7ff fcd5 	bl	80088f8 <_Balloc>
 8008f4e:	4604      	mov	r4, r0
 8008f50:	b930      	cbnz	r0, 8008f60 <__d2b+0x24>
 8008f52:	4602      	mov	r2, r0
 8008f54:	4b25      	ldr	r3, [pc, #148]	; (8008fec <__d2b+0xb0>)
 8008f56:	4826      	ldr	r0, [pc, #152]	; (8008ff0 <__d2b+0xb4>)
 8008f58:	f240 310a 	movw	r1, #778	; 0x30a
 8008f5c:	f000 fb84 	bl	8009668 <__assert_func>
 8008f60:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008f64:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008f68:	bb35      	cbnz	r5, 8008fb8 <__d2b+0x7c>
 8008f6a:	2e00      	cmp	r6, #0
 8008f6c:	9301      	str	r3, [sp, #4]
 8008f6e:	d028      	beq.n	8008fc2 <__d2b+0x86>
 8008f70:	4668      	mov	r0, sp
 8008f72:	9600      	str	r6, [sp, #0]
 8008f74:	f7ff fd8c 	bl	8008a90 <__lo0bits>
 8008f78:	9900      	ldr	r1, [sp, #0]
 8008f7a:	b300      	cbz	r0, 8008fbe <__d2b+0x82>
 8008f7c:	9a01      	ldr	r2, [sp, #4]
 8008f7e:	f1c0 0320 	rsb	r3, r0, #32
 8008f82:	fa02 f303 	lsl.w	r3, r2, r3
 8008f86:	430b      	orrs	r3, r1
 8008f88:	40c2      	lsrs	r2, r0
 8008f8a:	6163      	str	r3, [r4, #20]
 8008f8c:	9201      	str	r2, [sp, #4]
 8008f8e:	9b01      	ldr	r3, [sp, #4]
 8008f90:	61a3      	str	r3, [r4, #24]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	bf14      	ite	ne
 8008f96:	2202      	movne	r2, #2
 8008f98:	2201      	moveq	r2, #1
 8008f9a:	6122      	str	r2, [r4, #16]
 8008f9c:	b1d5      	cbz	r5, 8008fd4 <__d2b+0x98>
 8008f9e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008fa2:	4405      	add	r5, r0
 8008fa4:	f8c9 5000 	str.w	r5, [r9]
 8008fa8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008fac:	f8c8 0000 	str.w	r0, [r8]
 8008fb0:	4620      	mov	r0, r4
 8008fb2:	b003      	add	sp, #12
 8008fb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008fb8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008fbc:	e7d5      	b.n	8008f6a <__d2b+0x2e>
 8008fbe:	6161      	str	r1, [r4, #20]
 8008fc0:	e7e5      	b.n	8008f8e <__d2b+0x52>
 8008fc2:	a801      	add	r0, sp, #4
 8008fc4:	f7ff fd64 	bl	8008a90 <__lo0bits>
 8008fc8:	9b01      	ldr	r3, [sp, #4]
 8008fca:	6163      	str	r3, [r4, #20]
 8008fcc:	2201      	movs	r2, #1
 8008fce:	6122      	str	r2, [r4, #16]
 8008fd0:	3020      	adds	r0, #32
 8008fd2:	e7e3      	b.n	8008f9c <__d2b+0x60>
 8008fd4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008fd8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008fdc:	f8c9 0000 	str.w	r0, [r9]
 8008fe0:	6918      	ldr	r0, [r3, #16]
 8008fe2:	f7ff fd35 	bl	8008a50 <__hi0bits>
 8008fe6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008fea:	e7df      	b.n	8008fac <__d2b+0x70>
 8008fec:	08009bf7 	.word	0x08009bf7
 8008ff0:	08009c68 	.word	0x08009c68

08008ff4 <_calloc_r>:
 8008ff4:	b513      	push	{r0, r1, r4, lr}
 8008ff6:	434a      	muls	r2, r1
 8008ff8:	4611      	mov	r1, r2
 8008ffa:	9201      	str	r2, [sp, #4]
 8008ffc:	f000 f85a 	bl	80090b4 <_malloc_r>
 8009000:	4604      	mov	r4, r0
 8009002:	b118      	cbz	r0, 800900c <_calloc_r+0x18>
 8009004:	9a01      	ldr	r2, [sp, #4]
 8009006:	2100      	movs	r1, #0
 8009008:	f7fe f85e 	bl	80070c8 <memset>
 800900c:	4620      	mov	r0, r4
 800900e:	b002      	add	sp, #8
 8009010:	bd10      	pop	{r4, pc}
	...

08009014 <_free_r>:
 8009014:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009016:	2900      	cmp	r1, #0
 8009018:	d048      	beq.n	80090ac <_free_r+0x98>
 800901a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800901e:	9001      	str	r0, [sp, #4]
 8009020:	2b00      	cmp	r3, #0
 8009022:	f1a1 0404 	sub.w	r4, r1, #4
 8009026:	bfb8      	it	lt
 8009028:	18e4      	addlt	r4, r4, r3
 800902a:	f000 fca7 	bl	800997c <__malloc_lock>
 800902e:	4a20      	ldr	r2, [pc, #128]	; (80090b0 <_free_r+0x9c>)
 8009030:	9801      	ldr	r0, [sp, #4]
 8009032:	6813      	ldr	r3, [r2, #0]
 8009034:	4615      	mov	r5, r2
 8009036:	b933      	cbnz	r3, 8009046 <_free_r+0x32>
 8009038:	6063      	str	r3, [r4, #4]
 800903a:	6014      	str	r4, [r2, #0]
 800903c:	b003      	add	sp, #12
 800903e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009042:	f000 bca1 	b.w	8009988 <__malloc_unlock>
 8009046:	42a3      	cmp	r3, r4
 8009048:	d90b      	bls.n	8009062 <_free_r+0x4e>
 800904a:	6821      	ldr	r1, [r4, #0]
 800904c:	1862      	adds	r2, r4, r1
 800904e:	4293      	cmp	r3, r2
 8009050:	bf04      	itt	eq
 8009052:	681a      	ldreq	r2, [r3, #0]
 8009054:	685b      	ldreq	r3, [r3, #4]
 8009056:	6063      	str	r3, [r4, #4]
 8009058:	bf04      	itt	eq
 800905a:	1852      	addeq	r2, r2, r1
 800905c:	6022      	streq	r2, [r4, #0]
 800905e:	602c      	str	r4, [r5, #0]
 8009060:	e7ec      	b.n	800903c <_free_r+0x28>
 8009062:	461a      	mov	r2, r3
 8009064:	685b      	ldr	r3, [r3, #4]
 8009066:	b10b      	cbz	r3, 800906c <_free_r+0x58>
 8009068:	42a3      	cmp	r3, r4
 800906a:	d9fa      	bls.n	8009062 <_free_r+0x4e>
 800906c:	6811      	ldr	r1, [r2, #0]
 800906e:	1855      	adds	r5, r2, r1
 8009070:	42a5      	cmp	r5, r4
 8009072:	d10b      	bne.n	800908c <_free_r+0x78>
 8009074:	6824      	ldr	r4, [r4, #0]
 8009076:	4421      	add	r1, r4
 8009078:	1854      	adds	r4, r2, r1
 800907a:	42a3      	cmp	r3, r4
 800907c:	6011      	str	r1, [r2, #0]
 800907e:	d1dd      	bne.n	800903c <_free_r+0x28>
 8009080:	681c      	ldr	r4, [r3, #0]
 8009082:	685b      	ldr	r3, [r3, #4]
 8009084:	6053      	str	r3, [r2, #4]
 8009086:	4421      	add	r1, r4
 8009088:	6011      	str	r1, [r2, #0]
 800908a:	e7d7      	b.n	800903c <_free_r+0x28>
 800908c:	d902      	bls.n	8009094 <_free_r+0x80>
 800908e:	230c      	movs	r3, #12
 8009090:	6003      	str	r3, [r0, #0]
 8009092:	e7d3      	b.n	800903c <_free_r+0x28>
 8009094:	6825      	ldr	r5, [r4, #0]
 8009096:	1961      	adds	r1, r4, r5
 8009098:	428b      	cmp	r3, r1
 800909a:	bf04      	itt	eq
 800909c:	6819      	ldreq	r1, [r3, #0]
 800909e:	685b      	ldreq	r3, [r3, #4]
 80090a0:	6063      	str	r3, [r4, #4]
 80090a2:	bf04      	itt	eq
 80090a4:	1949      	addeq	r1, r1, r5
 80090a6:	6021      	streq	r1, [r4, #0]
 80090a8:	6054      	str	r4, [r2, #4]
 80090aa:	e7c7      	b.n	800903c <_free_r+0x28>
 80090ac:	b003      	add	sp, #12
 80090ae:	bd30      	pop	{r4, r5, pc}
 80090b0:	2000020c 	.word	0x2000020c

080090b4 <_malloc_r>:
 80090b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090b6:	1ccd      	adds	r5, r1, #3
 80090b8:	f025 0503 	bic.w	r5, r5, #3
 80090bc:	3508      	adds	r5, #8
 80090be:	2d0c      	cmp	r5, #12
 80090c0:	bf38      	it	cc
 80090c2:	250c      	movcc	r5, #12
 80090c4:	2d00      	cmp	r5, #0
 80090c6:	4606      	mov	r6, r0
 80090c8:	db01      	blt.n	80090ce <_malloc_r+0x1a>
 80090ca:	42a9      	cmp	r1, r5
 80090cc:	d903      	bls.n	80090d6 <_malloc_r+0x22>
 80090ce:	230c      	movs	r3, #12
 80090d0:	6033      	str	r3, [r6, #0]
 80090d2:	2000      	movs	r0, #0
 80090d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090d6:	f000 fc51 	bl	800997c <__malloc_lock>
 80090da:	4921      	ldr	r1, [pc, #132]	; (8009160 <_malloc_r+0xac>)
 80090dc:	680a      	ldr	r2, [r1, #0]
 80090de:	4614      	mov	r4, r2
 80090e0:	b99c      	cbnz	r4, 800910a <_malloc_r+0x56>
 80090e2:	4f20      	ldr	r7, [pc, #128]	; (8009164 <_malloc_r+0xb0>)
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	b923      	cbnz	r3, 80090f2 <_malloc_r+0x3e>
 80090e8:	4621      	mov	r1, r4
 80090ea:	4630      	mov	r0, r6
 80090ec:	f000 f996 	bl	800941c <_sbrk_r>
 80090f0:	6038      	str	r0, [r7, #0]
 80090f2:	4629      	mov	r1, r5
 80090f4:	4630      	mov	r0, r6
 80090f6:	f000 f991 	bl	800941c <_sbrk_r>
 80090fa:	1c43      	adds	r3, r0, #1
 80090fc:	d123      	bne.n	8009146 <_malloc_r+0x92>
 80090fe:	230c      	movs	r3, #12
 8009100:	6033      	str	r3, [r6, #0]
 8009102:	4630      	mov	r0, r6
 8009104:	f000 fc40 	bl	8009988 <__malloc_unlock>
 8009108:	e7e3      	b.n	80090d2 <_malloc_r+0x1e>
 800910a:	6823      	ldr	r3, [r4, #0]
 800910c:	1b5b      	subs	r3, r3, r5
 800910e:	d417      	bmi.n	8009140 <_malloc_r+0x8c>
 8009110:	2b0b      	cmp	r3, #11
 8009112:	d903      	bls.n	800911c <_malloc_r+0x68>
 8009114:	6023      	str	r3, [r4, #0]
 8009116:	441c      	add	r4, r3
 8009118:	6025      	str	r5, [r4, #0]
 800911a:	e004      	b.n	8009126 <_malloc_r+0x72>
 800911c:	6863      	ldr	r3, [r4, #4]
 800911e:	42a2      	cmp	r2, r4
 8009120:	bf0c      	ite	eq
 8009122:	600b      	streq	r3, [r1, #0]
 8009124:	6053      	strne	r3, [r2, #4]
 8009126:	4630      	mov	r0, r6
 8009128:	f000 fc2e 	bl	8009988 <__malloc_unlock>
 800912c:	f104 000b 	add.w	r0, r4, #11
 8009130:	1d23      	adds	r3, r4, #4
 8009132:	f020 0007 	bic.w	r0, r0, #7
 8009136:	1ac2      	subs	r2, r0, r3
 8009138:	d0cc      	beq.n	80090d4 <_malloc_r+0x20>
 800913a:	1a1b      	subs	r3, r3, r0
 800913c:	50a3      	str	r3, [r4, r2]
 800913e:	e7c9      	b.n	80090d4 <_malloc_r+0x20>
 8009140:	4622      	mov	r2, r4
 8009142:	6864      	ldr	r4, [r4, #4]
 8009144:	e7cc      	b.n	80090e0 <_malloc_r+0x2c>
 8009146:	1cc4      	adds	r4, r0, #3
 8009148:	f024 0403 	bic.w	r4, r4, #3
 800914c:	42a0      	cmp	r0, r4
 800914e:	d0e3      	beq.n	8009118 <_malloc_r+0x64>
 8009150:	1a21      	subs	r1, r4, r0
 8009152:	4630      	mov	r0, r6
 8009154:	f000 f962 	bl	800941c <_sbrk_r>
 8009158:	3001      	adds	r0, #1
 800915a:	d1dd      	bne.n	8009118 <_malloc_r+0x64>
 800915c:	e7cf      	b.n	80090fe <_malloc_r+0x4a>
 800915e:	bf00      	nop
 8009160:	2000020c 	.word	0x2000020c
 8009164:	20000210 	.word	0x20000210

08009168 <__sfputc_r>:
 8009168:	6893      	ldr	r3, [r2, #8]
 800916a:	3b01      	subs	r3, #1
 800916c:	2b00      	cmp	r3, #0
 800916e:	b410      	push	{r4}
 8009170:	6093      	str	r3, [r2, #8]
 8009172:	da08      	bge.n	8009186 <__sfputc_r+0x1e>
 8009174:	6994      	ldr	r4, [r2, #24]
 8009176:	42a3      	cmp	r3, r4
 8009178:	db01      	blt.n	800917e <__sfputc_r+0x16>
 800917a:	290a      	cmp	r1, #10
 800917c:	d103      	bne.n	8009186 <__sfputc_r+0x1e>
 800917e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009182:	f000 b99f 	b.w	80094c4 <__swbuf_r>
 8009186:	6813      	ldr	r3, [r2, #0]
 8009188:	1c58      	adds	r0, r3, #1
 800918a:	6010      	str	r0, [r2, #0]
 800918c:	7019      	strb	r1, [r3, #0]
 800918e:	4608      	mov	r0, r1
 8009190:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009194:	4770      	bx	lr

08009196 <__sfputs_r>:
 8009196:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009198:	4606      	mov	r6, r0
 800919a:	460f      	mov	r7, r1
 800919c:	4614      	mov	r4, r2
 800919e:	18d5      	adds	r5, r2, r3
 80091a0:	42ac      	cmp	r4, r5
 80091a2:	d101      	bne.n	80091a8 <__sfputs_r+0x12>
 80091a4:	2000      	movs	r0, #0
 80091a6:	e007      	b.n	80091b8 <__sfputs_r+0x22>
 80091a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091ac:	463a      	mov	r2, r7
 80091ae:	4630      	mov	r0, r6
 80091b0:	f7ff ffda 	bl	8009168 <__sfputc_r>
 80091b4:	1c43      	adds	r3, r0, #1
 80091b6:	d1f3      	bne.n	80091a0 <__sfputs_r+0xa>
 80091b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080091bc <_vfiprintf_r>:
 80091bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091c0:	460d      	mov	r5, r1
 80091c2:	b09d      	sub	sp, #116	; 0x74
 80091c4:	4614      	mov	r4, r2
 80091c6:	4698      	mov	r8, r3
 80091c8:	4606      	mov	r6, r0
 80091ca:	b118      	cbz	r0, 80091d4 <_vfiprintf_r+0x18>
 80091cc:	6983      	ldr	r3, [r0, #24]
 80091ce:	b90b      	cbnz	r3, 80091d4 <_vfiprintf_r+0x18>
 80091d0:	f7ff fad6 	bl	8008780 <__sinit>
 80091d4:	4b89      	ldr	r3, [pc, #548]	; (80093fc <_vfiprintf_r+0x240>)
 80091d6:	429d      	cmp	r5, r3
 80091d8:	d11b      	bne.n	8009212 <_vfiprintf_r+0x56>
 80091da:	6875      	ldr	r5, [r6, #4]
 80091dc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091de:	07d9      	lsls	r1, r3, #31
 80091e0:	d405      	bmi.n	80091ee <_vfiprintf_r+0x32>
 80091e2:	89ab      	ldrh	r3, [r5, #12]
 80091e4:	059a      	lsls	r2, r3, #22
 80091e6:	d402      	bmi.n	80091ee <_vfiprintf_r+0x32>
 80091e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091ea:	f7ff fb6c 	bl	80088c6 <__retarget_lock_acquire_recursive>
 80091ee:	89ab      	ldrh	r3, [r5, #12]
 80091f0:	071b      	lsls	r3, r3, #28
 80091f2:	d501      	bpl.n	80091f8 <_vfiprintf_r+0x3c>
 80091f4:	692b      	ldr	r3, [r5, #16]
 80091f6:	b9eb      	cbnz	r3, 8009234 <_vfiprintf_r+0x78>
 80091f8:	4629      	mov	r1, r5
 80091fa:	4630      	mov	r0, r6
 80091fc:	f000 f9c6 	bl	800958c <__swsetup_r>
 8009200:	b1c0      	cbz	r0, 8009234 <_vfiprintf_r+0x78>
 8009202:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009204:	07dc      	lsls	r4, r3, #31
 8009206:	d50e      	bpl.n	8009226 <_vfiprintf_r+0x6a>
 8009208:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800920c:	b01d      	add	sp, #116	; 0x74
 800920e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009212:	4b7b      	ldr	r3, [pc, #492]	; (8009400 <_vfiprintf_r+0x244>)
 8009214:	429d      	cmp	r5, r3
 8009216:	d101      	bne.n	800921c <_vfiprintf_r+0x60>
 8009218:	68b5      	ldr	r5, [r6, #8]
 800921a:	e7df      	b.n	80091dc <_vfiprintf_r+0x20>
 800921c:	4b79      	ldr	r3, [pc, #484]	; (8009404 <_vfiprintf_r+0x248>)
 800921e:	429d      	cmp	r5, r3
 8009220:	bf08      	it	eq
 8009222:	68f5      	ldreq	r5, [r6, #12]
 8009224:	e7da      	b.n	80091dc <_vfiprintf_r+0x20>
 8009226:	89ab      	ldrh	r3, [r5, #12]
 8009228:	0598      	lsls	r0, r3, #22
 800922a:	d4ed      	bmi.n	8009208 <_vfiprintf_r+0x4c>
 800922c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800922e:	f7ff fb4b 	bl	80088c8 <__retarget_lock_release_recursive>
 8009232:	e7e9      	b.n	8009208 <_vfiprintf_r+0x4c>
 8009234:	2300      	movs	r3, #0
 8009236:	9309      	str	r3, [sp, #36]	; 0x24
 8009238:	2320      	movs	r3, #32
 800923a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800923e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009242:	2330      	movs	r3, #48	; 0x30
 8009244:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009408 <_vfiprintf_r+0x24c>
 8009248:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800924c:	f04f 0901 	mov.w	r9, #1
 8009250:	4623      	mov	r3, r4
 8009252:	469a      	mov	sl, r3
 8009254:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009258:	b10a      	cbz	r2, 800925e <_vfiprintf_r+0xa2>
 800925a:	2a25      	cmp	r2, #37	; 0x25
 800925c:	d1f9      	bne.n	8009252 <_vfiprintf_r+0x96>
 800925e:	ebba 0b04 	subs.w	fp, sl, r4
 8009262:	d00b      	beq.n	800927c <_vfiprintf_r+0xc0>
 8009264:	465b      	mov	r3, fp
 8009266:	4622      	mov	r2, r4
 8009268:	4629      	mov	r1, r5
 800926a:	4630      	mov	r0, r6
 800926c:	f7ff ff93 	bl	8009196 <__sfputs_r>
 8009270:	3001      	adds	r0, #1
 8009272:	f000 80aa 	beq.w	80093ca <_vfiprintf_r+0x20e>
 8009276:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009278:	445a      	add	r2, fp
 800927a:	9209      	str	r2, [sp, #36]	; 0x24
 800927c:	f89a 3000 	ldrb.w	r3, [sl]
 8009280:	2b00      	cmp	r3, #0
 8009282:	f000 80a2 	beq.w	80093ca <_vfiprintf_r+0x20e>
 8009286:	2300      	movs	r3, #0
 8009288:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800928c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009290:	f10a 0a01 	add.w	sl, sl, #1
 8009294:	9304      	str	r3, [sp, #16]
 8009296:	9307      	str	r3, [sp, #28]
 8009298:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800929c:	931a      	str	r3, [sp, #104]	; 0x68
 800929e:	4654      	mov	r4, sl
 80092a0:	2205      	movs	r2, #5
 80092a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092a6:	4858      	ldr	r0, [pc, #352]	; (8009408 <_vfiprintf_r+0x24c>)
 80092a8:	f7f6 ff9a 	bl	80001e0 <memchr>
 80092ac:	9a04      	ldr	r2, [sp, #16]
 80092ae:	b9d8      	cbnz	r0, 80092e8 <_vfiprintf_r+0x12c>
 80092b0:	06d1      	lsls	r1, r2, #27
 80092b2:	bf44      	itt	mi
 80092b4:	2320      	movmi	r3, #32
 80092b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80092ba:	0713      	lsls	r3, r2, #28
 80092bc:	bf44      	itt	mi
 80092be:	232b      	movmi	r3, #43	; 0x2b
 80092c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80092c4:	f89a 3000 	ldrb.w	r3, [sl]
 80092c8:	2b2a      	cmp	r3, #42	; 0x2a
 80092ca:	d015      	beq.n	80092f8 <_vfiprintf_r+0x13c>
 80092cc:	9a07      	ldr	r2, [sp, #28]
 80092ce:	4654      	mov	r4, sl
 80092d0:	2000      	movs	r0, #0
 80092d2:	f04f 0c0a 	mov.w	ip, #10
 80092d6:	4621      	mov	r1, r4
 80092d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80092dc:	3b30      	subs	r3, #48	; 0x30
 80092de:	2b09      	cmp	r3, #9
 80092e0:	d94e      	bls.n	8009380 <_vfiprintf_r+0x1c4>
 80092e2:	b1b0      	cbz	r0, 8009312 <_vfiprintf_r+0x156>
 80092e4:	9207      	str	r2, [sp, #28]
 80092e6:	e014      	b.n	8009312 <_vfiprintf_r+0x156>
 80092e8:	eba0 0308 	sub.w	r3, r0, r8
 80092ec:	fa09 f303 	lsl.w	r3, r9, r3
 80092f0:	4313      	orrs	r3, r2
 80092f2:	9304      	str	r3, [sp, #16]
 80092f4:	46a2      	mov	sl, r4
 80092f6:	e7d2      	b.n	800929e <_vfiprintf_r+0xe2>
 80092f8:	9b03      	ldr	r3, [sp, #12]
 80092fa:	1d19      	adds	r1, r3, #4
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	9103      	str	r1, [sp, #12]
 8009300:	2b00      	cmp	r3, #0
 8009302:	bfbb      	ittet	lt
 8009304:	425b      	neglt	r3, r3
 8009306:	f042 0202 	orrlt.w	r2, r2, #2
 800930a:	9307      	strge	r3, [sp, #28]
 800930c:	9307      	strlt	r3, [sp, #28]
 800930e:	bfb8      	it	lt
 8009310:	9204      	strlt	r2, [sp, #16]
 8009312:	7823      	ldrb	r3, [r4, #0]
 8009314:	2b2e      	cmp	r3, #46	; 0x2e
 8009316:	d10c      	bne.n	8009332 <_vfiprintf_r+0x176>
 8009318:	7863      	ldrb	r3, [r4, #1]
 800931a:	2b2a      	cmp	r3, #42	; 0x2a
 800931c:	d135      	bne.n	800938a <_vfiprintf_r+0x1ce>
 800931e:	9b03      	ldr	r3, [sp, #12]
 8009320:	1d1a      	adds	r2, r3, #4
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	9203      	str	r2, [sp, #12]
 8009326:	2b00      	cmp	r3, #0
 8009328:	bfb8      	it	lt
 800932a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800932e:	3402      	adds	r4, #2
 8009330:	9305      	str	r3, [sp, #20]
 8009332:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009418 <_vfiprintf_r+0x25c>
 8009336:	7821      	ldrb	r1, [r4, #0]
 8009338:	2203      	movs	r2, #3
 800933a:	4650      	mov	r0, sl
 800933c:	f7f6 ff50 	bl	80001e0 <memchr>
 8009340:	b140      	cbz	r0, 8009354 <_vfiprintf_r+0x198>
 8009342:	2340      	movs	r3, #64	; 0x40
 8009344:	eba0 000a 	sub.w	r0, r0, sl
 8009348:	fa03 f000 	lsl.w	r0, r3, r0
 800934c:	9b04      	ldr	r3, [sp, #16]
 800934e:	4303      	orrs	r3, r0
 8009350:	3401      	adds	r4, #1
 8009352:	9304      	str	r3, [sp, #16]
 8009354:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009358:	482c      	ldr	r0, [pc, #176]	; (800940c <_vfiprintf_r+0x250>)
 800935a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800935e:	2206      	movs	r2, #6
 8009360:	f7f6 ff3e 	bl	80001e0 <memchr>
 8009364:	2800      	cmp	r0, #0
 8009366:	d03f      	beq.n	80093e8 <_vfiprintf_r+0x22c>
 8009368:	4b29      	ldr	r3, [pc, #164]	; (8009410 <_vfiprintf_r+0x254>)
 800936a:	bb1b      	cbnz	r3, 80093b4 <_vfiprintf_r+0x1f8>
 800936c:	9b03      	ldr	r3, [sp, #12]
 800936e:	3307      	adds	r3, #7
 8009370:	f023 0307 	bic.w	r3, r3, #7
 8009374:	3308      	adds	r3, #8
 8009376:	9303      	str	r3, [sp, #12]
 8009378:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800937a:	443b      	add	r3, r7
 800937c:	9309      	str	r3, [sp, #36]	; 0x24
 800937e:	e767      	b.n	8009250 <_vfiprintf_r+0x94>
 8009380:	fb0c 3202 	mla	r2, ip, r2, r3
 8009384:	460c      	mov	r4, r1
 8009386:	2001      	movs	r0, #1
 8009388:	e7a5      	b.n	80092d6 <_vfiprintf_r+0x11a>
 800938a:	2300      	movs	r3, #0
 800938c:	3401      	adds	r4, #1
 800938e:	9305      	str	r3, [sp, #20]
 8009390:	4619      	mov	r1, r3
 8009392:	f04f 0c0a 	mov.w	ip, #10
 8009396:	4620      	mov	r0, r4
 8009398:	f810 2b01 	ldrb.w	r2, [r0], #1
 800939c:	3a30      	subs	r2, #48	; 0x30
 800939e:	2a09      	cmp	r2, #9
 80093a0:	d903      	bls.n	80093aa <_vfiprintf_r+0x1ee>
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d0c5      	beq.n	8009332 <_vfiprintf_r+0x176>
 80093a6:	9105      	str	r1, [sp, #20]
 80093a8:	e7c3      	b.n	8009332 <_vfiprintf_r+0x176>
 80093aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80093ae:	4604      	mov	r4, r0
 80093b0:	2301      	movs	r3, #1
 80093b2:	e7f0      	b.n	8009396 <_vfiprintf_r+0x1da>
 80093b4:	ab03      	add	r3, sp, #12
 80093b6:	9300      	str	r3, [sp, #0]
 80093b8:	462a      	mov	r2, r5
 80093ba:	4b16      	ldr	r3, [pc, #88]	; (8009414 <_vfiprintf_r+0x258>)
 80093bc:	a904      	add	r1, sp, #16
 80093be:	4630      	mov	r0, r6
 80093c0:	f7fd ff2a 	bl	8007218 <_printf_float>
 80093c4:	4607      	mov	r7, r0
 80093c6:	1c78      	adds	r0, r7, #1
 80093c8:	d1d6      	bne.n	8009378 <_vfiprintf_r+0x1bc>
 80093ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80093cc:	07d9      	lsls	r1, r3, #31
 80093ce:	d405      	bmi.n	80093dc <_vfiprintf_r+0x220>
 80093d0:	89ab      	ldrh	r3, [r5, #12]
 80093d2:	059a      	lsls	r2, r3, #22
 80093d4:	d402      	bmi.n	80093dc <_vfiprintf_r+0x220>
 80093d6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093d8:	f7ff fa76 	bl	80088c8 <__retarget_lock_release_recursive>
 80093dc:	89ab      	ldrh	r3, [r5, #12]
 80093de:	065b      	lsls	r3, r3, #25
 80093e0:	f53f af12 	bmi.w	8009208 <_vfiprintf_r+0x4c>
 80093e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80093e6:	e711      	b.n	800920c <_vfiprintf_r+0x50>
 80093e8:	ab03      	add	r3, sp, #12
 80093ea:	9300      	str	r3, [sp, #0]
 80093ec:	462a      	mov	r2, r5
 80093ee:	4b09      	ldr	r3, [pc, #36]	; (8009414 <_vfiprintf_r+0x258>)
 80093f0:	a904      	add	r1, sp, #16
 80093f2:	4630      	mov	r0, r6
 80093f4:	f7fe f9b4 	bl	8007760 <_printf_i>
 80093f8:	e7e4      	b.n	80093c4 <_vfiprintf_r+0x208>
 80093fa:	bf00      	nop
 80093fc:	08009c28 	.word	0x08009c28
 8009400:	08009c48 	.word	0x08009c48
 8009404:	08009c08 	.word	0x08009c08
 8009408:	08009dc4 	.word	0x08009dc4
 800940c:	08009dce 	.word	0x08009dce
 8009410:	08007219 	.word	0x08007219
 8009414:	08009197 	.word	0x08009197
 8009418:	08009dca 	.word	0x08009dca

0800941c <_sbrk_r>:
 800941c:	b538      	push	{r3, r4, r5, lr}
 800941e:	4d06      	ldr	r5, [pc, #24]	; (8009438 <_sbrk_r+0x1c>)
 8009420:	2300      	movs	r3, #0
 8009422:	4604      	mov	r4, r0
 8009424:	4608      	mov	r0, r1
 8009426:	602b      	str	r3, [r5, #0]
 8009428:	f7f8 f99e 	bl	8001768 <_sbrk>
 800942c:	1c43      	adds	r3, r0, #1
 800942e:	d102      	bne.n	8009436 <_sbrk_r+0x1a>
 8009430:	682b      	ldr	r3, [r5, #0]
 8009432:	b103      	cbz	r3, 8009436 <_sbrk_r+0x1a>
 8009434:	6023      	str	r3, [r4, #0]
 8009436:	bd38      	pop	{r3, r4, r5, pc}
 8009438:	2000044c 	.word	0x2000044c

0800943c <__sread>:
 800943c:	b510      	push	{r4, lr}
 800943e:	460c      	mov	r4, r1
 8009440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009444:	f000 faa6 	bl	8009994 <_read_r>
 8009448:	2800      	cmp	r0, #0
 800944a:	bfab      	itete	ge
 800944c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800944e:	89a3      	ldrhlt	r3, [r4, #12]
 8009450:	181b      	addge	r3, r3, r0
 8009452:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009456:	bfac      	ite	ge
 8009458:	6563      	strge	r3, [r4, #84]	; 0x54
 800945a:	81a3      	strhlt	r3, [r4, #12]
 800945c:	bd10      	pop	{r4, pc}

0800945e <__swrite>:
 800945e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009462:	461f      	mov	r7, r3
 8009464:	898b      	ldrh	r3, [r1, #12]
 8009466:	05db      	lsls	r3, r3, #23
 8009468:	4605      	mov	r5, r0
 800946a:	460c      	mov	r4, r1
 800946c:	4616      	mov	r6, r2
 800946e:	d505      	bpl.n	800947c <__swrite+0x1e>
 8009470:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009474:	2302      	movs	r3, #2
 8009476:	2200      	movs	r2, #0
 8009478:	f000 f9f8 	bl	800986c <_lseek_r>
 800947c:	89a3      	ldrh	r3, [r4, #12]
 800947e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009482:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009486:	81a3      	strh	r3, [r4, #12]
 8009488:	4632      	mov	r2, r6
 800948a:	463b      	mov	r3, r7
 800948c:	4628      	mov	r0, r5
 800948e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009492:	f000 b869 	b.w	8009568 <_write_r>

08009496 <__sseek>:
 8009496:	b510      	push	{r4, lr}
 8009498:	460c      	mov	r4, r1
 800949a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800949e:	f000 f9e5 	bl	800986c <_lseek_r>
 80094a2:	1c43      	adds	r3, r0, #1
 80094a4:	89a3      	ldrh	r3, [r4, #12]
 80094a6:	bf15      	itete	ne
 80094a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80094aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80094ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80094b2:	81a3      	strheq	r3, [r4, #12]
 80094b4:	bf18      	it	ne
 80094b6:	81a3      	strhne	r3, [r4, #12]
 80094b8:	bd10      	pop	{r4, pc}

080094ba <__sclose>:
 80094ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094be:	f000 b8f1 	b.w	80096a4 <_close_r>
	...

080094c4 <__swbuf_r>:
 80094c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094c6:	460e      	mov	r6, r1
 80094c8:	4614      	mov	r4, r2
 80094ca:	4605      	mov	r5, r0
 80094cc:	b118      	cbz	r0, 80094d6 <__swbuf_r+0x12>
 80094ce:	6983      	ldr	r3, [r0, #24]
 80094d0:	b90b      	cbnz	r3, 80094d6 <__swbuf_r+0x12>
 80094d2:	f7ff f955 	bl	8008780 <__sinit>
 80094d6:	4b21      	ldr	r3, [pc, #132]	; (800955c <__swbuf_r+0x98>)
 80094d8:	429c      	cmp	r4, r3
 80094da:	d12b      	bne.n	8009534 <__swbuf_r+0x70>
 80094dc:	686c      	ldr	r4, [r5, #4]
 80094de:	69a3      	ldr	r3, [r4, #24]
 80094e0:	60a3      	str	r3, [r4, #8]
 80094e2:	89a3      	ldrh	r3, [r4, #12]
 80094e4:	071a      	lsls	r2, r3, #28
 80094e6:	d52f      	bpl.n	8009548 <__swbuf_r+0x84>
 80094e8:	6923      	ldr	r3, [r4, #16]
 80094ea:	b36b      	cbz	r3, 8009548 <__swbuf_r+0x84>
 80094ec:	6923      	ldr	r3, [r4, #16]
 80094ee:	6820      	ldr	r0, [r4, #0]
 80094f0:	1ac0      	subs	r0, r0, r3
 80094f2:	6963      	ldr	r3, [r4, #20]
 80094f4:	b2f6      	uxtb	r6, r6
 80094f6:	4283      	cmp	r3, r0
 80094f8:	4637      	mov	r7, r6
 80094fa:	dc04      	bgt.n	8009506 <__swbuf_r+0x42>
 80094fc:	4621      	mov	r1, r4
 80094fe:	4628      	mov	r0, r5
 8009500:	f000 f966 	bl	80097d0 <_fflush_r>
 8009504:	bb30      	cbnz	r0, 8009554 <__swbuf_r+0x90>
 8009506:	68a3      	ldr	r3, [r4, #8]
 8009508:	3b01      	subs	r3, #1
 800950a:	60a3      	str	r3, [r4, #8]
 800950c:	6823      	ldr	r3, [r4, #0]
 800950e:	1c5a      	adds	r2, r3, #1
 8009510:	6022      	str	r2, [r4, #0]
 8009512:	701e      	strb	r6, [r3, #0]
 8009514:	6963      	ldr	r3, [r4, #20]
 8009516:	3001      	adds	r0, #1
 8009518:	4283      	cmp	r3, r0
 800951a:	d004      	beq.n	8009526 <__swbuf_r+0x62>
 800951c:	89a3      	ldrh	r3, [r4, #12]
 800951e:	07db      	lsls	r3, r3, #31
 8009520:	d506      	bpl.n	8009530 <__swbuf_r+0x6c>
 8009522:	2e0a      	cmp	r6, #10
 8009524:	d104      	bne.n	8009530 <__swbuf_r+0x6c>
 8009526:	4621      	mov	r1, r4
 8009528:	4628      	mov	r0, r5
 800952a:	f000 f951 	bl	80097d0 <_fflush_r>
 800952e:	b988      	cbnz	r0, 8009554 <__swbuf_r+0x90>
 8009530:	4638      	mov	r0, r7
 8009532:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009534:	4b0a      	ldr	r3, [pc, #40]	; (8009560 <__swbuf_r+0x9c>)
 8009536:	429c      	cmp	r4, r3
 8009538:	d101      	bne.n	800953e <__swbuf_r+0x7a>
 800953a:	68ac      	ldr	r4, [r5, #8]
 800953c:	e7cf      	b.n	80094de <__swbuf_r+0x1a>
 800953e:	4b09      	ldr	r3, [pc, #36]	; (8009564 <__swbuf_r+0xa0>)
 8009540:	429c      	cmp	r4, r3
 8009542:	bf08      	it	eq
 8009544:	68ec      	ldreq	r4, [r5, #12]
 8009546:	e7ca      	b.n	80094de <__swbuf_r+0x1a>
 8009548:	4621      	mov	r1, r4
 800954a:	4628      	mov	r0, r5
 800954c:	f000 f81e 	bl	800958c <__swsetup_r>
 8009550:	2800      	cmp	r0, #0
 8009552:	d0cb      	beq.n	80094ec <__swbuf_r+0x28>
 8009554:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009558:	e7ea      	b.n	8009530 <__swbuf_r+0x6c>
 800955a:	bf00      	nop
 800955c:	08009c28 	.word	0x08009c28
 8009560:	08009c48 	.word	0x08009c48
 8009564:	08009c08 	.word	0x08009c08

08009568 <_write_r>:
 8009568:	b538      	push	{r3, r4, r5, lr}
 800956a:	4d07      	ldr	r5, [pc, #28]	; (8009588 <_write_r+0x20>)
 800956c:	4604      	mov	r4, r0
 800956e:	4608      	mov	r0, r1
 8009570:	4611      	mov	r1, r2
 8009572:	2200      	movs	r2, #0
 8009574:	602a      	str	r2, [r5, #0]
 8009576:	461a      	mov	r2, r3
 8009578:	f7f7 fea4 	bl	80012c4 <_write>
 800957c:	1c43      	adds	r3, r0, #1
 800957e:	d102      	bne.n	8009586 <_write_r+0x1e>
 8009580:	682b      	ldr	r3, [r5, #0]
 8009582:	b103      	cbz	r3, 8009586 <_write_r+0x1e>
 8009584:	6023      	str	r3, [r4, #0]
 8009586:	bd38      	pop	{r3, r4, r5, pc}
 8009588:	2000044c 	.word	0x2000044c

0800958c <__swsetup_r>:
 800958c:	4b32      	ldr	r3, [pc, #200]	; (8009658 <__swsetup_r+0xcc>)
 800958e:	b570      	push	{r4, r5, r6, lr}
 8009590:	681d      	ldr	r5, [r3, #0]
 8009592:	4606      	mov	r6, r0
 8009594:	460c      	mov	r4, r1
 8009596:	b125      	cbz	r5, 80095a2 <__swsetup_r+0x16>
 8009598:	69ab      	ldr	r3, [r5, #24]
 800959a:	b913      	cbnz	r3, 80095a2 <__swsetup_r+0x16>
 800959c:	4628      	mov	r0, r5
 800959e:	f7ff f8ef 	bl	8008780 <__sinit>
 80095a2:	4b2e      	ldr	r3, [pc, #184]	; (800965c <__swsetup_r+0xd0>)
 80095a4:	429c      	cmp	r4, r3
 80095a6:	d10f      	bne.n	80095c8 <__swsetup_r+0x3c>
 80095a8:	686c      	ldr	r4, [r5, #4]
 80095aa:	89a3      	ldrh	r3, [r4, #12]
 80095ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80095b0:	0719      	lsls	r1, r3, #28
 80095b2:	d42c      	bmi.n	800960e <__swsetup_r+0x82>
 80095b4:	06dd      	lsls	r5, r3, #27
 80095b6:	d411      	bmi.n	80095dc <__swsetup_r+0x50>
 80095b8:	2309      	movs	r3, #9
 80095ba:	6033      	str	r3, [r6, #0]
 80095bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80095c0:	81a3      	strh	r3, [r4, #12]
 80095c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80095c6:	e03e      	b.n	8009646 <__swsetup_r+0xba>
 80095c8:	4b25      	ldr	r3, [pc, #148]	; (8009660 <__swsetup_r+0xd4>)
 80095ca:	429c      	cmp	r4, r3
 80095cc:	d101      	bne.n	80095d2 <__swsetup_r+0x46>
 80095ce:	68ac      	ldr	r4, [r5, #8]
 80095d0:	e7eb      	b.n	80095aa <__swsetup_r+0x1e>
 80095d2:	4b24      	ldr	r3, [pc, #144]	; (8009664 <__swsetup_r+0xd8>)
 80095d4:	429c      	cmp	r4, r3
 80095d6:	bf08      	it	eq
 80095d8:	68ec      	ldreq	r4, [r5, #12]
 80095da:	e7e6      	b.n	80095aa <__swsetup_r+0x1e>
 80095dc:	0758      	lsls	r0, r3, #29
 80095de:	d512      	bpl.n	8009606 <__swsetup_r+0x7a>
 80095e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80095e2:	b141      	cbz	r1, 80095f6 <__swsetup_r+0x6a>
 80095e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80095e8:	4299      	cmp	r1, r3
 80095ea:	d002      	beq.n	80095f2 <__swsetup_r+0x66>
 80095ec:	4630      	mov	r0, r6
 80095ee:	f7ff fd11 	bl	8009014 <_free_r>
 80095f2:	2300      	movs	r3, #0
 80095f4:	6363      	str	r3, [r4, #52]	; 0x34
 80095f6:	89a3      	ldrh	r3, [r4, #12]
 80095f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80095fc:	81a3      	strh	r3, [r4, #12]
 80095fe:	2300      	movs	r3, #0
 8009600:	6063      	str	r3, [r4, #4]
 8009602:	6923      	ldr	r3, [r4, #16]
 8009604:	6023      	str	r3, [r4, #0]
 8009606:	89a3      	ldrh	r3, [r4, #12]
 8009608:	f043 0308 	orr.w	r3, r3, #8
 800960c:	81a3      	strh	r3, [r4, #12]
 800960e:	6923      	ldr	r3, [r4, #16]
 8009610:	b94b      	cbnz	r3, 8009626 <__swsetup_r+0x9a>
 8009612:	89a3      	ldrh	r3, [r4, #12]
 8009614:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009618:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800961c:	d003      	beq.n	8009626 <__swsetup_r+0x9a>
 800961e:	4621      	mov	r1, r4
 8009620:	4630      	mov	r0, r6
 8009622:	f000 f959 	bl	80098d8 <__smakebuf_r>
 8009626:	89a0      	ldrh	r0, [r4, #12]
 8009628:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800962c:	f010 0301 	ands.w	r3, r0, #1
 8009630:	d00a      	beq.n	8009648 <__swsetup_r+0xbc>
 8009632:	2300      	movs	r3, #0
 8009634:	60a3      	str	r3, [r4, #8]
 8009636:	6963      	ldr	r3, [r4, #20]
 8009638:	425b      	negs	r3, r3
 800963a:	61a3      	str	r3, [r4, #24]
 800963c:	6923      	ldr	r3, [r4, #16]
 800963e:	b943      	cbnz	r3, 8009652 <__swsetup_r+0xc6>
 8009640:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009644:	d1ba      	bne.n	80095bc <__swsetup_r+0x30>
 8009646:	bd70      	pop	{r4, r5, r6, pc}
 8009648:	0781      	lsls	r1, r0, #30
 800964a:	bf58      	it	pl
 800964c:	6963      	ldrpl	r3, [r4, #20]
 800964e:	60a3      	str	r3, [r4, #8]
 8009650:	e7f4      	b.n	800963c <__swsetup_r+0xb0>
 8009652:	2000      	movs	r0, #0
 8009654:	e7f7      	b.n	8009646 <__swsetup_r+0xba>
 8009656:	bf00      	nop
 8009658:	2000000c 	.word	0x2000000c
 800965c:	08009c28 	.word	0x08009c28
 8009660:	08009c48 	.word	0x08009c48
 8009664:	08009c08 	.word	0x08009c08

08009668 <__assert_func>:
 8009668:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800966a:	4614      	mov	r4, r2
 800966c:	461a      	mov	r2, r3
 800966e:	4b09      	ldr	r3, [pc, #36]	; (8009694 <__assert_func+0x2c>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4605      	mov	r5, r0
 8009674:	68d8      	ldr	r0, [r3, #12]
 8009676:	b14c      	cbz	r4, 800968c <__assert_func+0x24>
 8009678:	4b07      	ldr	r3, [pc, #28]	; (8009698 <__assert_func+0x30>)
 800967a:	9100      	str	r1, [sp, #0]
 800967c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009680:	4906      	ldr	r1, [pc, #24]	; (800969c <__assert_func+0x34>)
 8009682:	462b      	mov	r3, r5
 8009684:	f000 f8e0 	bl	8009848 <fiprintf>
 8009688:	f000 f9a3 	bl	80099d2 <abort>
 800968c:	4b04      	ldr	r3, [pc, #16]	; (80096a0 <__assert_func+0x38>)
 800968e:	461c      	mov	r4, r3
 8009690:	e7f3      	b.n	800967a <__assert_func+0x12>
 8009692:	bf00      	nop
 8009694:	2000000c 	.word	0x2000000c
 8009698:	08009dd5 	.word	0x08009dd5
 800969c:	08009de2 	.word	0x08009de2
 80096a0:	08009e10 	.word	0x08009e10

080096a4 <_close_r>:
 80096a4:	b538      	push	{r3, r4, r5, lr}
 80096a6:	4d06      	ldr	r5, [pc, #24]	; (80096c0 <_close_r+0x1c>)
 80096a8:	2300      	movs	r3, #0
 80096aa:	4604      	mov	r4, r0
 80096ac:	4608      	mov	r0, r1
 80096ae:	602b      	str	r3, [r5, #0]
 80096b0:	f7f8 f825 	bl	80016fe <_close>
 80096b4:	1c43      	adds	r3, r0, #1
 80096b6:	d102      	bne.n	80096be <_close_r+0x1a>
 80096b8:	682b      	ldr	r3, [r5, #0]
 80096ba:	b103      	cbz	r3, 80096be <_close_r+0x1a>
 80096bc:	6023      	str	r3, [r4, #0]
 80096be:	bd38      	pop	{r3, r4, r5, pc}
 80096c0:	2000044c 	.word	0x2000044c

080096c4 <__sflush_r>:
 80096c4:	898a      	ldrh	r2, [r1, #12]
 80096c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096ca:	4605      	mov	r5, r0
 80096cc:	0710      	lsls	r0, r2, #28
 80096ce:	460c      	mov	r4, r1
 80096d0:	d458      	bmi.n	8009784 <__sflush_r+0xc0>
 80096d2:	684b      	ldr	r3, [r1, #4]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	dc05      	bgt.n	80096e4 <__sflush_r+0x20>
 80096d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80096da:	2b00      	cmp	r3, #0
 80096dc:	dc02      	bgt.n	80096e4 <__sflush_r+0x20>
 80096de:	2000      	movs	r0, #0
 80096e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80096e6:	2e00      	cmp	r6, #0
 80096e8:	d0f9      	beq.n	80096de <__sflush_r+0x1a>
 80096ea:	2300      	movs	r3, #0
 80096ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80096f0:	682f      	ldr	r7, [r5, #0]
 80096f2:	602b      	str	r3, [r5, #0]
 80096f4:	d032      	beq.n	800975c <__sflush_r+0x98>
 80096f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80096f8:	89a3      	ldrh	r3, [r4, #12]
 80096fa:	075a      	lsls	r2, r3, #29
 80096fc:	d505      	bpl.n	800970a <__sflush_r+0x46>
 80096fe:	6863      	ldr	r3, [r4, #4]
 8009700:	1ac0      	subs	r0, r0, r3
 8009702:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009704:	b10b      	cbz	r3, 800970a <__sflush_r+0x46>
 8009706:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009708:	1ac0      	subs	r0, r0, r3
 800970a:	2300      	movs	r3, #0
 800970c:	4602      	mov	r2, r0
 800970e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009710:	6a21      	ldr	r1, [r4, #32]
 8009712:	4628      	mov	r0, r5
 8009714:	47b0      	blx	r6
 8009716:	1c43      	adds	r3, r0, #1
 8009718:	89a3      	ldrh	r3, [r4, #12]
 800971a:	d106      	bne.n	800972a <__sflush_r+0x66>
 800971c:	6829      	ldr	r1, [r5, #0]
 800971e:	291d      	cmp	r1, #29
 8009720:	d82c      	bhi.n	800977c <__sflush_r+0xb8>
 8009722:	4a2a      	ldr	r2, [pc, #168]	; (80097cc <__sflush_r+0x108>)
 8009724:	40ca      	lsrs	r2, r1
 8009726:	07d6      	lsls	r6, r2, #31
 8009728:	d528      	bpl.n	800977c <__sflush_r+0xb8>
 800972a:	2200      	movs	r2, #0
 800972c:	6062      	str	r2, [r4, #4]
 800972e:	04d9      	lsls	r1, r3, #19
 8009730:	6922      	ldr	r2, [r4, #16]
 8009732:	6022      	str	r2, [r4, #0]
 8009734:	d504      	bpl.n	8009740 <__sflush_r+0x7c>
 8009736:	1c42      	adds	r2, r0, #1
 8009738:	d101      	bne.n	800973e <__sflush_r+0x7a>
 800973a:	682b      	ldr	r3, [r5, #0]
 800973c:	b903      	cbnz	r3, 8009740 <__sflush_r+0x7c>
 800973e:	6560      	str	r0, [r4, #84]	; 0x54
 8009740:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009742:	602f      	str	r7, [r5, #0]
 8009744:	2900      	cmp	r1, #0
 8009746:	d0ca      	beq.n	80096de <__sflush_r+0x1a>
 8009748:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800974c:	4299      	cmp	r1, r3
 800974e:	d002      	beq.n	8009756 <__sflush_r+0x92>
 8009750:	4628      	mov	r0, r5
 8009752:	f7ff fc5f 	bl	8009014 <_free_r>
 8009756:	2000      	movs	r0, #0
 8009758:	6360      	str	r0, [r4, #52]	; 0x34
 800975a:	e7c1      	b.n	80096e0 <__sflush_r+0x1c>
 800975c:	6a21      	ldr	r1, [r4, #32]
 800975e:	2301      	movs	r3, #1
 8009760:	4628      	mov	r0, r5
 8009762:	47b0      	blx	r6
 8009764:	1c41      	adds	r1, r0, #1
 8009766:	d1c7      	bne.n	80096f8 <__sflush_r+0x34>
 8009768:	682b      	ldr	r3, [r5, #0]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d0c4      	beq.n	80096f8 <__sflush_r+0x34>
 800976e:	2b1d      	cmp	r3, #29
 8009770:	d001      	beq.n	8009776 <__sflush_r+0xb2>
 8009772:	2b16      	cmp	r3, #22
 8009774:	d101      	bne.n	800977a <__sflush_r+0xb6>
 8009776:	602f      	str	r7, [r5, #0]
 8009778:	e7b1      	b.n	80096de <__sflush_r+0x1a>
 800977a:	89a3      	ldrh	r3, [r4, #12]
 800977c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009780:	81a3      	strh	r3, [r4, #12]
 8009782:	e7ad      	b.n	80096e0 <__sflush_r+0x1c>
 8009784:	690f      	ldr	r7, [r1, #16]
 8009786:	2f00      	cmp	r7, #0
 8009788:	d0a9      	beq.n	80096de <__sflush_r+0x1a>
 800978a:	0793      	lsls	r3, r2, #30
 800978c:	680e      	ldr	r6, [r1, #0]
 800978e:	bf08      	it	eq
 8009790:	694b      	ldreq	r3, [r1, #20]
 8009792:	600f      	str	r7, [r1, #0]
 8009794:	bf18      	it	ne
 8009796:	2300      	movne	r3, #0
 8009798:	eba6 0807 	sub.w	r8, r6, r7
 800979c:	608b      	str	r3, [r1, #8]
 800979e:	f1b8 0f00 	cmp.w	r8, #0
 80097a2:	dd9c      	ble.n	80096de <__sflush_r+0x1a>
 80097a4:	6a21      	ldr	r1, [r4, #32]
 80097a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80097a8:	4643      	mov	r3, r8
 80097aa:	463a      	mov	r2, r7
 80097ac:	4628      	mov	r0, r5
 80097ae:	47b0      	blx	r6
 80097b0:	2800      	cmp	r0, #0
 80097b2:	dc06      	bgt.n	80097c2 <__sflush_r+0xfe>
 80097b4:	89a3      	ldrh	r3, [r4, #12]
 80097b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097ba:	81a3      	strh	r3, [r4, #12]
 80097bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80097c0:	e78e      	b.n	80096e0 <__sflush_r+0x1c>
 80097c2:	4407      	add	r7, r0
 80097c4:	eba8 0800 	sub.w	r8, r8, r0
 80097c8:	e7e9      	b.n	800979e <__sflush_r+0xda>
 80097ca:	bf00      	nop
 80097cc:	20400001 	.word	0x20400001

080097d0 <_fflush_r>:
 80097d0:	b538      	push	{r3, r4, r5, lr}
 80097d2:	690b      	ldr	r3, [r1, #16]
 80097d4:	4605      	mov	r5, r0
 80097d6:	460c      	mov	r4, r1
 80097d8:	b913      	cbnz	r3, 80097e0 <_fflush_r+0x10>
 80097da:	2500      	movs	r5, #0
 80097dc:	4628      	mov	r0, r5
 80097de:	bd38      	pop	{r3, r4, r5, pc}
 80097e0:	b118      	cbz	r0, 80097ea <_fflush_r+0x1a>
 80097e2:	6983      	ldr	r3, [r0, #24]
 80097e4:	b90b      	cbnz	r3, 80097ea <_fflush_r+0x1a>
 80097e6:	f7fe ffcb 	bl	8008780 <__sinit>
 80097ea:	4b14      	ldr	r3, [pc, #80]	; (800983c <_fflush_r+0x6c>)
 80097ec:	429c      	cmp	r4, r3
 80097ee:	d11b      	bne.n	8009828 <_fflush_r+0x58>
 80097f0:	686c      	ldr	r4, [r5, #4]
 80097f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d0ef      	beq.n	80097da <_fflush_r+0xa>
 80097fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80097fc:	07d0      	lsls	r0, r2, #31
 80097fe:	d404      	bmi.n	800980a <_fflush_r+0x3a>
 8009800:	0599      	lsls	r1, r3, #22
 8009802:	d402      	bmi.n	800980a <_fflush_r+0x3a>
 8009804:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009806:	f7ff f85e 	bl	80088c6 <__retarget_lock_acquire_recursive>
 800980a:	4628      	mov	r0, r5
 800980c:	4621      	mov	r1, r4
 800980e:	f7ff ff59 	bl	80096c4 <__sflush_r>
 8009812:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009814:	07da      	lsls	r2, r3, #31
 8009816:	4605      	mov	r5, r0
 8009818:	d4e0      	bmi.n	80097dc <_fflush_r+0xc>
 800981a:	89a3      	ldrh	r3, [r4, #12]
 800981c:	059b      	lsls	r3, r3, #22
 800981e:	d4dd      	bmi.n	80097dc <_fflush_r+0xc>
 8009820:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009822:	f7ff f851 	bl	80088c8 <__retarget_lock_release_recursive>
 8009826:	e7d9      	b.n	80097dc <_fflush_r+0xc>
 8009828:	4b05      	ldr	r3, [pc, #20]	; (8009840 <_fflush_r+0x70>)
 800982a:	429c      	cmp	r4, r3
 800982c:	d101      	bne.n	8009832 <_fflush_r+0x62>
 800982e:	68ac      	ldr	r4, [r5, #8]
 8009830:	e7df      	b.n	80097f2 <_fflush_r+0x22>
 8009832:	4b04      	ldr	r3, [pc, #16]	; (8009844 <_fflush_r+0x74>)
 8009834:	429c      	cmp	r4, r3
 8009836:	bf08      	it	eq
 8009838:	68ec      	ldreq	r4, [r5, #12]
 800983a:	e7da      	b.n	80097f2 <_fflush_r+0x22>
 800983c:	08009c28 	.word	0x08009c28
 8009840:	08009c48 	.word	0x08009c48
 8009844:	08009c08 	.word	0x08009c08

08009848 <fiprintf>:
 8009848:	b40e      	push	{r1, r2, r3}
 800984a:	b503      	push	{r0, r1, lr}
 800984c:	4601      	mov	r1, r0
 800984e:	ab03      	add	r3, sp, #12
 8009850:	4805      	ldr	r0, [pc, #20]	; (8009868 <fiprintf+0x20>)
 8009852:	f853 2b04 	ldr.w	r2, [r3], #4
 8009856:	6800      	ldr	r0, [r0, #0]
 8009858:	9301      	str	r3, [sp, #4]
 800985a:	f7ff fcaf 	bl	80091bc <_vfiprintf_r>
 800985e:	b002      	add	sp, #8
 8009860:	f85d eb04 	ldr.w	lr, [sp], #4
 8009864:	b003      	add	sp, #12
 8009866:	4770      	bx	lr
 8009868:	2000000c 	.word	0x2000000c

0800986c <_lseek_r>:
 800986c:	b538      	push	{r3, r4, r5, lr}
 800986e:	4d07      	ldr	r5, [pc, #28]	; (800988c <_lseek_r+0x20>)
 8009870:	4604      	mov	r4, r0
 8009872:	4608      	mov	r0, r1
 8009874:	4611      	mov	r1, r2
 8009876:	2200      	movs	r2, #0
 8009878:	602a      	str	r2, [r5, #0]
 800987a:	461a      	mov	r2, r3
 800987c:	f7f7 ff66 	bl	800174c <_lseek>
 8009880:	1c43      	adds	r3, r0, #1
 8009882:	d102      	bne.n	800988a <_lseek_r+0x1e>
 8009884:	682b      	ldr	r3, [r5, #0]
 8009886:	b103      	cbz	r3, 800988a <_lseek_r+0x1e>
 8009888:	6023      	str	r3, [r4, #0]
 800988a:	bd38      	pop	{r3, r4, r5, pc}
 800988c:	2000044c 	.word	0x2000044c

08009890 <__swhatbuf_r>:
 8009890:	b570      	push	{r4, r5, r6, lr}
 8009892:	460e      	mov	r6, r1
 8009894:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009898:	2900      	cmp	r1, #0
 800989a:	b096      	sub	sp, #88	; 0x58
 800989c:	4614      	mov	r4, r2
 800989e:	461d      	mov	r5, r3
 80098a0:	da07      	bge.n	80098b2 <__swhatbuf_r+0x22>
 80098a2:	2300      	movs	r3, #0
 80098a4:	602b      	str	r3, [r5, #0]
 80098a6:	89b3      	ldrh	r3, [r6, #12]
 80098a8:	061a      	lsls	r2, r3, #24
 80098aa:	d410      	bmi.n	80098ce <__swhatbuf_r+0x3e>
 80098ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098b0:	e00e      	b.n	80098d0 <__swhatbuf_r+0x40>
 80098b2:	466a      	mov	r2, sp
 80098b4:	f000 f894 	bl	80099e0 <_fstat_r>
 80098b8:	2800      	cmp	r0, #0
 80098ba:	dbf2      	blt.n	80098a2 <__swhatbuf_r+0x12>
 80098bc:	9a01      	ldr	r2, [sp, #4]
 80098be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80098c2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80098c6:	425a      	negs	r2, r3
 80098c8:	415a      	adcs	r2, r3
 80098ca:	602a      	str	r2, [r5, #0]
 80098cc:	e7ee      	b.n	80098ac <__swhatbuf_r+0x1c>
 80098ce:	2340      	movs	r3, #64	; 0x40
 80098d0:	2000      	movs	r0, #0
 80098d2:	6023      	str	r3, [r4, #0]
 80098d4:	b016      	add	sp, #88	; 0x58
 80098d6:	bd70      	pop	{r4, r5, r6, pc}

080098d8 <__smakebuf_r>:
 80098d8:	898b      	ldrh	r3, [r1, #12]
 80098da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80098dc:	079d      	lsls	r5, r3, #30
 80098de:	4606      	mov	r6, r0
 80098e0:	460c      	mov	r4, r1
 80098e2:	d507      	bpl.n	80098f4 <__smakebuf_r+0x1c>
 80098e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80098e8:	6023      	str	r3, [r4, #0]
 80098ea:	6123      	str	r3, [r4, #16]
 80098ec:	2301      	movs	r3, #1
 80098ee:	6163      	str	r3, [r4, #20]
 80098f0:	b002      	add	sp, #8
 80098f2:	bd70      	pop	{r4, r5, r6, pc}
 80098f4:	ab01      	add	r3, sp, #4
 80098f6:	466a      	mov	r2, sp
 80098f8:	f7ff ffca 	bl	8009890 <__swhatbuf_r>
 80098fc:	9900      	ldr	r1, [sp, #0]
 80098fe:	4605      	mov	r5, r0
 8009900:	4630      	mov	r0, r6
 8009902:	f7ff fbd7 	bl	80090b4 <_malloc_r>
 8009906:	b948      	cbnz	r0, 800991c <__smakebuf_r+0x44>
 8009908:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800990c:	059a      	lsls	r2, r3, #22
 800990e:	d4ef      	bmi.n	80098f0 <__smakebuf_r+0x18>
 8009910:	f023 0303 	bic.w	r3, r3, #3
 8009914:	f043 0302 	orr.w	r3, r3, #2
 8009918:	81a3      	strh	r3, [r4, #12]
 800991a:	e7e3      	b.n	80098e4 <__smakebuf_r+0xc>
 800991c:	4b0d      	ldr	r3, [pc, #52]	; (8009954 <__smakebuf_r+0x7c>)
 800991e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009920:	89a3      	ldrh	r3, [r4, #12]
 8009922:	6020      	str	r0, [r4, #0]
 8009924:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009928:	81a3      	strh	r3, [r4, #12]
 800992a:	9b00      	ldr	r3, [sp, #0]
 800992c:	6163      	str	r3, [r4, #20]
 800992e:	9b01      	ldr	r3, [sp, #4]
 8009930:	6120      	str	r0, [r4, #16]
 8009932:	b15b      	cbz	r3, 800994c <__smakebuf_r+0x74>
 8009934:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009938:	4630      	mov	r0, r6
 800993a:	f000 f863 	bl	8009a04 <_isatty_r>
 800993e:	b128      	cbz	r0, 800994c <__smakebuf_r+0x74>
 8009940:	89a3      	ldrh	r3, [r4, #12]
 8009942:	f023 0303 	bic.w	r3, r3, #3
 8009946:	f043 0301 	orr.w	r3, r3, #1
 800994a:	81a3      	strh	r3, [r4, #12]
 800994c:	89a0      	ldrh	r0, [r4, #12]
 800994e:	4305      	orrs	r5, r0
 8009950:	81a5      	strh	r5, [r4, #12]
 8009952:	e7cd      	b.n	80098f0 <__smakebuf_r+0x18>
 8009954:	08008719 	.word	0x08008719

08009958 <__ascii_mbtowc>:
 8009958:	b082      	sub	sp, #8
 800995a:	b901      	cbnz	r1, 800995e <__ascii_mbtowc+0x6>
 800995c:	a901      	add	r1, sp, #4
 800995e:	b142      	cbz	r2, 8009972 <__ascii_mbtowc+0x1a>
 8009960:	b14b      	cbz	r3, 8009976 <__ascii_mbtowc+0x1e>
 8009962:	7813      	ldrb	r3, [r2, #0]
 8009964:	600b      	str	r3, [r1, #0]
 8009966:	7812      	ldrb	r2, [r2, #0]
 8009968:	1e10      	subs	r0, r2, #0
 800996a:	bf18      	it	ne
 800996c:	2001      	movne	r0, #1
 800996e:	b002      	add	sp, #8
 8009970:	4770      	bx	lr
 8009972:	4610      	mov	r0, r2
 8009974:	e7fb      	b.n	800996e <__ascii_mbtowc+0x16>
 8009976:	f06f 0001 	mvn.w	r0, #1
 800997a:	e7f8      	b.n	800996e <__ascii_mbtowc+0x16>

0800997c <__malloc_lock>:
 800997c:	4801      	ldr	r0, [pc, #4]	; (8009984 <__malloc_lock+0x8>)
 800997e:	f7fe bfa2 	b.w	80088c6 <__retarget_lock_acquire_recursive>
 8009982:	bf00      	nop
 8009984:	20000444 	.word	0x20000444

08009988 <__malloc_unlock>:
 8009988:	4801      	ldr	r0, [pc, #4]	; (8009990 <__malloc_unlock+0x8>)
 800998a:	f7fe bf9d 	b.w	80088c8 <__retarget_lock_release_recursive>
 800998e:	bf00      	nop
 8009990:	20000444 	.word	0x20000444

08009994 <_read_r>:
 8009994:	b538      	push	{r3, r4, r5, lr}
 8009996:	4d07      	ldr	r5, [pc, #28]	; (80099b4 <_read_r+0x20>)
 8009998:	4604      	mov	r4, r0
 800999a:	4608      	mov	r0, r1
 800999c:	4611      	mov	r1, r2
 800999e:	2200      	movs	r2, #0
 80099a0:	602a      	str	r2, [r5, #0]
 80099a2:	461a      	mov	r2, r3
 80099a4:	f7f7 fe8e 	bl	80016c4 <_read>
 80099a8:	1c43      	adds	r3, r0, #1
 80099aa:	d102      	bne.n	80099b2 <_read_r+0x1e>
 80099ac:	682b      	ldr	r3, [r5, #0]
 80099ae:	b103      	cbz	r3, 80099b2 <_read_r+0x1e>
 80099b0:	6023      	str	r3, [r4, #0]
 80099b2:	bd38      	pop	{r3, r4, r5, pc}
 80099b4:	2000044c 	.word	0x2000044c

080099b8 <__ascii_wctomb>:
 80099b8:	b149      	cbz	r1, 80099ce <__ascii_wctomb+0x16>
 80099ba:	2aff      	cmp	r2, #255	; 0xff
 80099bc:	bf85      	ittet	hi
 80099be:	238a      	movhi	r3, #138	; 0x8a
 80099c0:	6003      	strhi	r3, [r0, #0]
 80099c2:	700a      	strbls	r2, [r1, #0]
 80099c4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80099c8:	bf98      	it	ls
 80099ca:	2001      	movls	r0, #1
 80099cc:	4770      	bx	lr
 80099ce:	4608      	mov	r0, r1
 80099d0:	4770      	bx	lr

080099d2 <abort>:
 80099d2:	b508      	push	{r3, lr}
 80099d4:	2006      	movs	r0, #6
 80099d6:	f000 f84d 	bl	8009a74 <raise>
 80099da:	2001      	movs	r0, #1
 80099dc:	f7f7 fe68 	bl	80016b0 <_exit>

080099e0 <_fstat_r>:
 80099e0:	b538      	push	{r3, r4, r5, lr}
 80099e2:	4d07      	ldr	r5, [pc, #28]	; (8009a00 <_fstat_r+0x20>)
 80099e4:	2300      	movs	r3, #0
 80099e6:	4604      	mov	r4, r0
 80099e8:	4608      	mov	r0, r1
 80099ea:	4611      	mov	r1, r2
 80099ec:	602b      	str	r3, [r5, #0]
 80099ee:	f7f7 fe92 	bl	8001716 <_fstat>
 80099f2:	1c43      	adds	r3, r0, #1
 80099f4:	d102      	bne.n	80099fc <_fstat_r+0x1c>
 80099f6:	682b      	ldr	r3, [r5, #0]
 80099f8:	b103      	cbz	r3, 80099fc <_fstat_r+0x1c>
 80099fa:	6023      	str	r3, [r4, #0]
 80099fc:	bd38      	pop	{r3, r4, r5, pc}
 80099fe:	bf00      	nop
 8009a00:	2000044c 	.word	0x2000044c

08009a04 <_isatty_r>:
 8009a04:	b538      	push	{r3, r4, r5, lr}
 8009a06:	4d06      	ldr	r5, [pc, #24]	; (8009a20 <_isatty_r+0x1c>)
 8009a08:	2300      	movs	r3, #0
 8009a0a:	4604      	mov	r4, r0
 8009a0c:	4608      	mov	r0, r1
 8009a0e:	602b      	str	r3, [r5, #0]
 8009a10:	f7f7 fe91 	bl	8001736 <_isatty>
 8009a14:	1c43      	adds	r3, r0, #1
 8009a16:	d102      	bne.n	8009a1e <_isatty_r+0x1a>
 8009a18:	682b      	ldr	r3, [r5, #0]
 8009a1a:	b103      	cbz	r3, 8009a1e <_isatty_r+0x1a>
 8009a1c:	6023      	str	r3, [r4, #0]
 8009a1e:	bd38      	pop	{r3, r4, r5, pc}
 8009a20:	2000044c 	.word	0x2000044c

08009a24 <_raise_r>:
 8009a24:	291f      	cmp	r1, #31
 8009a26:	b538      	push	{r3, r4, r5, lr}
 8009a28:	4604      	mov	r4, r0
 8009a2a:	460d      	mov	r5, r1
 8009a2c:	d904      	bls.n	8009a38 <_raise_r+0x14>
 8009a2e:	2316      	movs	r3, #22
 8009a30:	6003      	str	r3, [r0, #0]
 8009a32:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009a36:	bd38      	pop	{r3, r4, r5, pc}
 8009a38:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009a3a:	b112      	cbz	r2, 8009a42 <_raise_r+0x1e>
 8009a3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a40:	b94b      	cbnz	r3, 8009a56 <_raise_r+0x32>
 8009a42:	4620      	mov	r0, r4
 8009a44:	f000 f830 	bl	8009aa8 <_getpid_r>
 8009a48:	462a      	mov	r2, r5
 8009a4a:	4601      	mov	r1, r0
 8009a4c:	4620      	mov	r0, r4
 8009a4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a52:	f000 b817 	b.w	8009a84 <_kill_r>
 8009a56:	2b01      	cmp	r3, #1
 8009a58:	d00a      	beq.n	8009a70 <_raise_r+0x4c>
 8009a5a:	1c59      	adds	r1, r3, #1
 8009a5c:	d103      	bne.n	8009a66 <_raise_r+0x42>
 8009a5e:	2316      	movs	r3, #22
 8009a60:	6003      	str	r3, [r0, #0]
 8009a62:	2001      	movs	r0, #1
 8009a64:	e7e7      	b.n	8009a36 <_raise_r+0x12>
 8009a66:	2400      	movs	r4, #0
 8009a68:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009a6c:	4628      	mov	r0, r5
 8009a6e:	4798      	blx	r3
 8009a70:	2000      	movs	r0, #0
 8009a72:	e7e0      	b.n	8009a36 <_raise_r+0x12>

08009a74 <raise>:
 8009a74:	4b02      	ldr	r3, [pc, #8]	; (8009a80 <raise+0xc>)
 8009a76:	4601      	mov	r1, r0
 8009a78:	6818      	ldr	r0, [r3, #0]
 8009a7a:	f7ff bfd3 	b.w	8009a24 <_raise_r>
 8009a7e:	bf00      	nop
 8009a80:	2000000c 	.word	0x2000000c

08009a84 <_kill_r>:
 8009a84:	b538      	push	{r3, r4, r5, lr}
 8009a86:	4d07      	ldr	r5, [pc, #28]	; (8009aa4 <_kill_r+0x20>)
 8009a88:	2300      	movs	r3, #0
 8009a8a:	4604      	mov	r4, r0
 8009a8c:	4608      	mov	r0, r1
 8009a8e:	4611      	mov	r1, r2
 8009a90:	602b      	str	r3, [r5, #0]
 8009a92:	f7f7 fdfd 	bl	8001690 <_kill>
 8009a96:	1c43      	adds	r3, r0, #1
 8009a98:	d102      	bne.n	8009aa0 <_kill_r+0x1c>
 8009a9a:	682b      	ldr	r3, [r5, #0]
 8009a9c:	b103      	cbz	r3, 8009aa0 <_kill_r+0x1c>
 8009a9e:	6023      	str	r3, [r4, #0]
 8009aa0:	bd38      	pop	{r3, r4, r5, pc}
 8009aa2:	bf00      	nop
 8009aa4:	2000044c 	.word	0x2000044c

08009aa8 <_getpid_r>:
 8009aa8:	f7f7 bdea 	b.w	8001680 <_getpid>

08009aac <_init>:
 8009aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aae:	bf00      	nop
 8009ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ab2:	bc08      	pop	{r3}
 8009ab4:	469e      	mov	lr, r3
 8009ab6:	4770      	bx	lr

08009ab8 <_fini>:
 8009ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aba:	bf00      	nop
 8009abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009abe:	bc08      	pop	{r3}
 8009ac0:	469e      	mov	lr, r3
 8009ac2:	4770      	bx	lr
