Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Oct 29 13:45:43 2021
| Host         : DESKTOP-G74GFK5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file circuit_timing_summary_routed.rpt -pb circuit_timing_summary_routed.pb -rpx circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : circuit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               10          
TIMING-18  Warning   Missing input or output delay  79          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.683        0.000                      0                  113        0.238        0.000                      0                  113        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.683        0.000                      0                  113        0.238        0.000                      0                  113        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 inst_control/FSM_sequential_currstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg2_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 3.425ns (42.849%)  route 4.568ns (57.151%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.638     5.159    inst_control/CLK
    SLICE_X2Y44          FDRE                                         r  inst_control/FSM_sequential_currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.478     5.637 r  inst_control/FSM_sequential_currstate_reg[1]/Q
                         net (fo=59, routed)          0.841     6.478    inst_control/currstate[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I2_O)        0.295     6.773 r  inst_control/i__carry_i_9/O
                         net (fo=23, routed)          0.661     7.434    inst_datapath/oper[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.558 r  inst_datapath/reg1[3]_i_10/O
                         net (fo=1, routed)           0.603     8.161    inst_datapath/reg1[3]_i_10_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.817 r  inst_datapath/reg1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.817    inst_datapath/reg1_reg[3]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.165 r  inst_datapath/reg1_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.599     9.764    inst_datapath/reg1_reg[7]_i_1_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.303    10.067 r  inst_datapath/i__carry__0_i_3/O
                         net (fo=4, routed)           0.421    10.489    inst_datapath/p_1_in[5]
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.613 r  inst_datapath/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.613    inst_datapath/i__carry__0_i_3__0_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.163 r  inst_datapath/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.163    inst_datapath/_inferred__3/i__carry__0_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  inst_datapath/_inferred__3/i__carry__1/O[0]
                         net (fo=1, routed)           0.816    12.200    inst_control/p_2_in[8]
    SLICE_X2Y43          LUT5 (Prop_lut5_I0_O)        0.325    12.525 r  inst_control/reg2[8]_i_1/O
                         net (fo=2, routed)           0.627    13.152    inst_datapath/reg2_reg[11]_3[8]
    SLICE_X4Y44          FDRE                                         r  inst_datapath/reg2_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.517    14.858    inst_datapath/CLK
    SLICE_X4Y44          FDRE                                         r  inst_datapath/reg2_reg[8]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)       -0.247    14.836    inst_datapath/reg2_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -13.152    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 inst_control/FSM_sequential_currstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 3.445ns (43.567%)  route 4.462ns (56.433%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.638     5.159    inst_control/CLK
    SLICE_X2Y44          FDRE                                         r  inst_control/FSM_sequential_currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.478     5.637 r  inst_control/FSM_sequential_currstate_reg[1]/Q
                         net (fo=59, routed)          0.841     6.478    inst_control/currstate[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I2_O)        0.295     6.773 r  inst_control/i__carry_i_9/O
                         net (fo=23, routed)          0.661     7.434    inst_datapath/oper[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.558 r  inst_datapath/reg1[3]_i_10/O
                         net (fo=1, routed)           0.603     8.161    inst_datapath/reg1[3]_i_10_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.817 r  inst_datapath/reg1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.817    inst_datapath/reg1_reg[3]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.165 r  inst_datapath/reg1_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.599     9.764    inst_datapath/reg1_reg[7]_i_1_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.303    10.067 r  inst_datapath/i__carry__0_i_3/O
                         net (fo=4, routed)           0.421    10.489    inst_datapath/p_1_in[5]
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.613 r  inst_datapath/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.613    inst_datapath/i__carry__0_i_3__0_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.163 r  inst_datapath/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.163    inst_datapath/_inferred__3/i__carry__0_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.402 r  inst_datapath/_inferred__3/i__carry__1/O[2]
                         net (fo=1, routed)           0.813    12.214    inst_control/p_2_in[10]
    SLICE_X2Y43          LUT5 (Prop_lut5_I0_O)        0.328    12.542 r  inst_control/reg2[10]_i_1/O
                         net (fo=1, routed)           0.524    13.067    inst_datapath/reg2_reg[11]_3[10]
    SLICE_X3Y44          FDRE                                         r  inst_datapath/reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.519    14.860    inst_datapath/CLK
    SLICE_X3Y44          FDRE                                         r  inst_datapath/reg2_reg[10]/C
                         clock pessimism              0.277    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)       -0.291    14.811    inst_datapath/reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -13.067    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 inst_control/FSM_sequential_currstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg2_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.900ns  (logic 3.300ns (41.770%)  route 4.600ns (58.230%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.638     5.159    inst_control/CLK
    SLICE_X2Y44          FDRE                                         r  inst_control/FSM_sequential_currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.478     5.637 r  inst_control/FSM_sequential_currstate_reg[1]/Q
                         net (fo=59, routed)          0.841     6.478    inst_control/currstate[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I2_O)        0.295     6.773 r  inst_control/i__carry_i_9/O
                         net (fo=23, routed)          0.661     7.434    inst_datapath/oper[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.558 r  inst_datapath/reg1[3]_i_10/O
                         net (fo=1, routed)           0.603     8.161    inst_datapath/reg1[3]_i_10_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.817 r  inst_datapath/reg1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.817    inst_datapath/reg1_reg[3]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.165 r  inst_datapath/reg1_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.599     9.764    inst_datapath/reg1_reg[7]_i_1_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.303    10.067 r  inst_datapath/i__carry__0_i_3/O
                         net (fo=4, routed)           0.515    10.583    inst_datapath/p_1_in[5]
    SLICE_X0Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.707 r  inst_datapath/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.707    inst_datapath/i__carry__0_i_7_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.347 r  inst_datapath/_inferred__2/i__carry__0/O[3]
                         net (fo=1, routed)           0.743    12.090    inst_control/p_0_in1_in[7]
    SLICE_X2Y42          LUT5 (Prop_lut5_I4_O)        0.332    12.422 r  inst_control/reg2[7]_i_1/O
                         net (fo=2, routed)           0.638    13.060    inst_datapath/reg2_reg[11]_3[7]
    SLICE_X5Y44          FDRE                                         r  inst_datapath/reg2_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.517    14.858    inst_datapath/CLK
    SLICE_X5Y44          FDRE                                         r  inst_datapath/reg2_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)       -0.262    14.821    inst_datapath/reg2_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -13.060    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 inst_control/FSM_sequential_currstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.863ns  (logic 3.425ns (43.558%)  route 4.438ns (56.442%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.638     5.159    inst_control/CLK
    SLICE_X2Y44          FDRE                                         r  inst_control/FSM_sequential_currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.478     5.637 r  inst_control/FSM_sequential_currstate_reg[1]/Q
                         net (fo=59, routed)          0.841     6.478    inst_control/currstate[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I2_O)        0.295     6.773 r  inst_control/i__carry_i_9/O
                         net (fo=23, routed)          0.661     7.434    inst_datapath/oper[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.558 r  inst_datapath/reg1[3]_i_10/O
                         net (fo=1, routed)           0.603     8.161    inst_datapath/reg1[3]_i_10_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.817 r  inst_datapath/reg1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.817    inst_datapath/reg1_reg[3]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.165 r  inst_datapath/reg1_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.599     9.764    inst_datapath/reg1_reg[7]_i_1_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.303    10.067 r  inst_datapath/i__carry__0_i_3/O
                         net (fo=4, routed)           0.421    10.489    inst_datapath/p_1_in[5]
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.613 r  inst_datapath/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.613    inst_datapath/i__carry__0_i_3__0_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.163 r  inst_datapath/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.163    inst_datapath/_inferred__3/i__carry__0_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.385 r  inst_datapath/_inferred__3/i__carry__1/O[0]
                         net (fo=1, routed)           0.816    12.200    inst_control/p_2_in[8]
    SLICE_X2Y43          LUT5 (Prop_lut5_I0_O)        0.325    12.525 r  inst_control/reg2[8]_i_1/O
                         net (fo=2, routed)           0.497    13.022    inst_datapath/reg2_reg[11]_3[8]
    SLICE_X4Y44          FDRE                                         r  inst_datapath/reg2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.517    14.858    inst_datapath/CLK
    SLICE_X4Y44          FDRE                                         r  inst_datapath/reg2_reg[8]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)       -0.266    14.817    inst_datapath/reg2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -13.022    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 inst_control/FSM_sequential_currstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.777ns  (logic 3.300ns (42.434%)  route 4.477ns (57.566%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.638     5.159    inst_control/CLK
    SLICE_X2Y44          FDRE                                         r  inst_control/FSM_sequential_currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.478     5.637 r  inst_control/FSM_sequential_currstate_reg[1]/Q
                         net (fo=59, routed)          0.841     6.478    inst_control/currstate[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I2_O)        0.295     6.773 r  inst_control/i__carry_i_9/O
                         net (fo=23, routed)          0.661     7.434    inst_datapath/oper[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.558 r  inst_datapath/reg1[3]_i_10/O
                         net (fo=1, routed)           0.603     8.161    inst_datapath/reg1[3]_i_10_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.817 r  inst_datapath/reg1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.817    inst_datapath/reg1_reg[3]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.165 r  inst_datapath/reg1_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.599     9.764    inst_datapath/reg1_reg[7]_i_1_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.303    10.067 r  inst_datapath/i__carry__0_i_3/O
                         net (fo=4, routed)           0.515    10.583    inst_datapath/p_1_in[5]
    SLICE_X0Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.707 r  inst_datapath/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.707    inst_datapath/i__carry__0_i_7_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.347 r  inst_datapath/_inferred__2/i__carry__0/O[3]
                         net (fo=1, routed)           0.743    12.090    inst_control/p_0_in1_in[7]
    SLICE_X2Y42          LUT5 (Prop_lut5_I4_O)        0.332    12.422 r  inst_control/reg2[7]_i_1/O
                         net (fo=2, routed)           0.514    12.936    inst_datapath/reg2_reg[11]_3[7]
    SLICE_X4Y44          FDRE                                         r  inst_datapath/reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.517    14.858    inst_datapath/CLK
    SLICE_X4Y44          FDRE                                         r  inst_datapath/reg2_reg[7]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)       -0.251    14.832    inst_datapath/reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 inst_control/FSM_sequential_currstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 3.543ns (45.382%)  route 4.264ns (54.618%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.638     5.159    inst_control/CLK
    SLICE_X2Y44          FDRE                                         r  inst_control/FSM_sequential_currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.478     5.637 r  inst_control/FSM_sequential_currstate_reg[1]/Q
                         net (fo=59, routed)          0.841     6.478    inst_control/currstate[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I2_O)        0.295     6.773 r  inst_control/i__carry_i_9/O
                         net (fo=23, routed)          0.661     7.434    inst_datapath/oper[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.558 r  inst_datapath/reg1[3]_i_10/O
                         net (fo=1, routed)           0.603     8.161    inst_datapath/reg1[3]_i_10_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.817 r  inst_datapath/reg1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.817    inst_datapath/reg1_reg[3]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.165 r  inst_datapath/reg1_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.599     9.764    inst_datapath/reg1_reg[7]_i_1_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.303    10.067 r  inst_datapath/i__carry__0_i_3/O
                         net (fo=4, routed)           0.421    10.489    inst_datapath/p_1_in[5]
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.613 r  inst_datapath/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.613    inst_datapath/i__carry__0_i_3__0_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.163 r  inst_datapath/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.163    inst_datapath/_inferred__3/i__carry__0_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.497 r  inst_datapath/_inferred__3/i__carry__1/O[1]
                         net (fo=1, routed)           1.139    12.635    inst_control/p_2_in[9]
    SLICE_X3Y41          LUT5 (Prop_lut5_I0_O)        0.331    12.966 r  inst_control/reg2[9]_i_1/O
                         net (fo=1, routed)           0.000    12.966    inst_datapath/reg2_reg[11]_3[9]
    SLICE_X3Y41          FDRE                                         r  inst_datapath/reg2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.518    14.859    inst_datapath/CLK
    SLICE_X3Y41          FDRE                                         r  inst_datapath/reg2_reg[9]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)        0.047    15.145    inst_datapath/reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 inst_control/FSM_sequential_currstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg2_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 3.095ns (40.516%)  route 4.544ns (59.484%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.638     5.159    inst_control/CLK
    SLICE_X2Y44          FDRE                                         r  inst_control/FSM_sequential_currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.478     5.637 r  inst_control/FSM_sequential_currstate_reg[1]/Q
                         net (fo=59, routed)          0.841     6.478    inst_control/currstate[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I2_O)        0.295     6.773 r  inst_control/i__carry_i_9/O
                         net (fo=23, routed)          0.661     7.434    inst_datapath/oper[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.558 r  inst_datapath/reg1[3]_i_10/O
                         net (fo=1, routed)           0.603     8.161    inst_datapath/reg1[3]_i_10_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     8.891 r  inst_datapath/reg1_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.326     9.217    inst_datapath/reg1_reg[3]_i_1_n_4
    SLICE_X2Y40          LUT6 (Prop_lut6_I5_O)        0.306     9.523 r  inst_datapath/i__carry_i_1/O
                         net (fo=4, routed)           0.611    10.135    inst_datapath/p_1_in[3]
    SLICE_X0Y41          LUT6 (Prop_lut6_I0_O)        0.124    10.259 r  inst_datapath/i__carry_i_5/O
                         net (fo=1, routed)           0.000    10.259    inst_datapath/i__carry_i_5_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.660 r  inst_datapath/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.660    inst_datapath/_inferred__2/i__carry_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.994 r  inst_datapath/_inferred__2/i__carry__0/O[1]
                         net (fo=1, routed)           0.567    11.561    inst_control/p_0_in1_in[5]
    SLICE_X1Y44          LUT5 (Prop_lut5_I4_O)        0.303    11.864 r  inst_control/reg2[5]_i_1/O
                         net (fo=2, routed)           0.935    12.798    inst_datapath/reg2_reg[11]_3[5]
    SLICE_X4Y47          FDRE                                         r  inst_datapath/reg2_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.518    14.859    inst_datapath/CLK
    SLICE_X4Y47          FDRE                                         r  inst_datapath/reg2_reg[5]_lopt_replica/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y47          FDRE (Setup_fdre_C_D)       -0.105    14.979    inst_datapath/reg2_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -12.798    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 inst_control/FSM_sequential_currstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg2_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.636ns  (logic 3.210ns (42.035%)  route 4.426ns (57.965%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.638     5.159    inst_control/CLK
    SLICE_X2Y44          FDRE                                         r  inst_control/FSM_sequential_currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.478     5.637 r  inst_control/FSM_sequential_currstate_reg[1]/Q
                         net (fo=59, routed)          0.841     6.478    inst_control/currstate[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I2_O)        0.295     6.773 r  inst_control/i__carry_i_9/O
                         net (fo=23, routed)          0.661     7.434    inst_datapath/oper[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.558 r  inst_datapath/reg1[3]_i_10/O
                         net (fo=1, routed)           0.603     8.161    inst_datapath/reg1[3]_i_10_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.817 r  inst_datapath/reg1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.817    inst_datapath/reg1_reg[3]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.165 r  inst_datapath/reg1_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.599     9.764    inst_datapath/reg1_reg[7]_i_1_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.303    10.067 r  inst_datapath/i__carry__0_i_3/O
                         net (fo=4, routed)           0.421    10.489    inst_datapath/p_1_in[5]
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.613 r  inst_datapath/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.613    inst_datapath/i__carry__0_i_3__0_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.193 r  inst_datapath/_inferred__3/i__carry__0/O[2]
                         net (fo=1, routed)           0.780    11.973    inst_control/p_2_in[6]
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.302    12.275 r  inst_control/reg2[6]_i_1/O
                         net (fo=2, routed)           0.521    12.796    inst_datapath/reg2_reg[11]_3[6]
    SLICE_X1Y46          FDRE                                         r  inst_datapath/reg2_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.519    14.860    inst_datapath/CLK
    SLICE_X1Y46          FDRE                                         r  inst_datapath/reg2_reg[6]_lopt_replica/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)       -0.081    15.018    inst_datapath/reg2_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -12.796    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 inst_control/FSM_sequential_currstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 3.525ns (45.739%)  route 4.182ns (54.261%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.638     5.159    inst_control/CLK
    SLICE_X2Y44          FDRE                                         r  inst_control/FSM_sequential_currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.478     5.637 r  inst_control/FSM_sequential_currstate_reg[1]/Q
                         net (fo=59, routed)          0.841     6.478    inst_control/currstate[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I2_O)        0.295     6.773 r  inst_control/i__carry_i_9/O
                         net (fo=23, routed)          0.661     7.434    inst_datapath/oper[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.558 r  inst_datapath/reg1[3]_i_10/O
                         net (fo=1, routed)           0.603     8.161    inst_datapath/reg1[3]_i_10_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.817 r  inst_datapath/reg1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.817    inst_datapath/reg1_reg[3]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.165 r  inst_datapath/reg1_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.599     9.764    inst_datapath/reg1_reg[7]_i_1_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.303    10.067 r  inst_datapath/i__carry__0_i_3/O
                         net (fo=4, routed)           0.515    10.583    inst_datapath/p_1_in[5]
    SLICE_X0Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.707 r  inst_datapath/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.707    inst_datapath/i__carry__0_i_7_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.257 r  inst_datapath/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.257    inst_datapath/_inferred__2/i__carry__0_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.570 r  inst_datapath/_inferred__2/i__carry__1/O[3]
                         net (fo=1, routed)           0.962    12.532    inst_control/p_0_in1_in[11]
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.334    12.866 r  inst_control/reg2[11]_i_1/O
                         net (fo=1, routed)           0.000    12.866    inst_datapath/reg2_reg[11]_3[11]
    SLICE_X1Y40          FDRE                                         r  inst_datapath/reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.517    14.858    inst_datapath/CLK
    SLICE_X1Y40          FDRE                                         r  inst_datapath/reg2_reg[11]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y40          FDRE (Setup_fdre_C_D)        0.047    15.144    inst_datapath/reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -12.866    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 inst_control/FSM_sequential_currstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 3.210ns (43.103%)  route 4.237ns (56.897%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.638     5.159    inst_control/CLK
    SLICE_X2Y44          FDRE                                         r  inst_control/FSM_sequential_currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.478     5.637 r  inst_control/FSM_sequential_currstate_reg[1]/Q
                         net (fo=59, routed)          0.841     6.478    inst_control/currstate[1]
    SLICE_X3Y41          LUT3 (Prop_lut3_I2_O)        0.295     6.773 r  inst_control/i__carry_i_9/O
                         net (fo=23, routed)          0.661     7.434    inst_datapath/oper[1]
    SLICE_X3Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.558 r  inst_datapath/reg1[3]_i_10/O
                         net (fo=1, routed)           0.603     8.161    inst_datapath/reg1[3]_i_10_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.817 r  inst_datapath/reg1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.817    inst_datapath/reg1_reg[3]_i_1_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.165 r  inst_datapath/reg1_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.599     9.764    inst_datapath/reg1_reg[7]_i_1_n_6
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.303    10.067 r  inst_datapath/i__carry__0_i_3/O
                         net (fo=4, routed)           0.421    10.489    inst_datapath/p_1_in[5]
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124    10.613 r  inst_datapath/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.613    inst_datapath/i__carry__0_i_3__0_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.193 r  inst_datapath/_inferred__3/i__carry__0/O[2]
                         net (fo=1, routed)           0.780    11.973    inst_control/p_2_in[6]
    SLICE_X1Y44          LUT5 (Prop_lut5_I0_O)        0.302    12.275 r  inst_control/reg2[6]_i_1/O
                         net (fo=2, routed)           0.331    12.606    inst_datapath/reg2_reg[11]_3[6]
    SLICE_X1Y46          FDRE                                         r  inst_datapath/reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.519    14.860    inst_datapath/CLK
    SLICE_X1Y46          FDRE                                         r  inst_datapath/reg2_reg[6]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)       -0.067    15.032    inst_datapath/reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                  2.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 inst_datapath/reg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.549%)  route 0.097ns (27.451%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.593     1.476    inst_datapath/CLK
    SLICE_X5Y43          FDRE                                         r  inst_datapath/reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  inst_datapath/reg3_reg[8]/Q
                         net (fo=2, routed)           0.097     1.714    inst_control/Q[0]
    SLICE_X4Y43          LUT5 (Prop_lut5_I0_O)        0.045     1.759 r  inst_control/reg1[11]_i_8/O
                         net (fo=1, routed)           0.000     1.759    inst_control/reg1[11]_i_8_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.829 r  inst_control/reg1_reg[11]_i_1/O[0]
                         net (fo=5, routed)           0.000     1.829    inst_datapath/reg1_reg[11]_0[0]
    SLICE_X4Y43          FDRE                                         r  inst_datapath/reg1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     1.991    inst_datapath/CLK
    SLICE_X4Y43          FDRE                                         r  inst_datapath/reg1_reg[8]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.102     1.591    inst_datapath/reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_datapath/reg3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.524%)  route 0.120ns (32.476%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.593     1.476    inst_datapath/CLK
    SLICE_X5Y43          FDRE                                         r  inst_datapath/reg3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  inst_datapath/reg3_reg[11]/Q
                         net (fo=1, routed)           0.120     1.737    inst_control/Q[3]
    SLICE_X4Y43          LUT5 (Prop_lut5_I0_O)        0.045     1.782 r  inst_control/reg1[11]_i_5/O
                         net (fo=1, routed)           0.000     1.782    inst_control/reg1[11]_i_5_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.845 r  inst_control/reg1_reg[11]_i_1/O[3]
                         net (fo=3, routed)           0.000     1.845    inst_datapath/reg1_reg[11]_0[3]
    SLICE_X4Y43          FDRE                                         r  inst_datapath/reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     1.991    inst_datapath/CLK
    SLICE_X4Y43          FDRE                                         r  inst_datapath/reg1_reg[11]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.102     1.591    inst_datapath/reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 inst_datapath/reg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.286ns (74.700%)  route 0.097ns (25.300%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.593     1.476    inst_datapath/CLK
    SLICE_X5Y43          FDRE                                         r  inst_datapath/reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  inst_datapath/reg3_reg[8]/Q
                         net (fo=2, routed)           0.097     1.714    inst_control/Q[0]
    SLICE_X4Y43          LUT4 (Prop_lut4_I0_O)        0.048     1.762 r  inst_control/reg1[11]_i_4/O
                         net (fo=1, routed)           0.000     1.762    inst_control/A[8]
    SLICE_X4Y43          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.859 r  inst_control/reg1_reg[11]_i_1/O[1]
                         net (fo=5, routed)           0.000     1.859    inst_datapath/reg1_reg[11]_0[1]
    SLICE_X4Y43          FDRE                                         r  inst_datapath/reg1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     1.991    inst_datapath/CLK
    SLICE_X4Y43          FDRE                                         r  inst_datapath/reg1_reg[9]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.102     1.591    inst_datapath/reg1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 inst_datapath/reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.293ns (69.057%)  route 0.131ns (30.943%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.593     1.476    inst_datapath/CLK
    SLICE_X5Y44          FDRE                                         r  inst_datapath/reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  inst_datapath/reg2_reg[1]/Q
                         net (fo=30, routed)          0.131     1.735    inst_datapath/reg2_reg[11]_0[1]
    SLICE_X6Y45          LUT2 (Prop_lut2_I1_O)        0.099     1.834 r  inst_datapath/reg4[2]_i_6/O
                         net (fo=1, routed)           0.000     1.834    inst_datapath/reg4[2]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.900 r  inst_datapath/reg4_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.900    inst_datapath/mul2[2]
    SLICE_X6Y45          FDRE                                         r  inst_datapath/reg4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     1.991    inst_datapath/CLK
    SLICE_X6Y45          FDRE                                         r  inst_datapath/reg4_reg[2]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.134     1.626    inst_datapath/reg4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 inst_datapath/reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.220%)  route 0.179ns (54.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.592     1.475    inst_datapath/CLK
    SLICE_X6Y41          FDRE                                         r  inst_datapath/reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.148     1.623 r  inst_datapath/reg2_reg[0]/Q
                         net (fo=23, routed)          0.179     1.802    inst_datapath/reg2_reg[11]_0[0]
    SLICE_X3Y41          FDRE                                         r  inst_datapath/reg4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.865     1.992    inst_datapath/CLK
    SLICE_X3Y41          FDRE                                         r  inst_datapath/reg4_reg[0]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.013     1.527    inst_datapath/reg4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 inst_datapath/reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.438%)  route 0.236ns (62.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.592     1.475    inst_datapath/CLK
    SLICE_X4Y41          FDRE                                         r  inst_datapath/reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_datapath/reg1_reg[0]/Q
                         net (fo=25, routed)          0.236     1.852    inst_datapath/reg1[0]
    SLICE_X5Y40          FDRE                                         r  inst_datapath/reg3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.863     1.990    inst_datapath/CLK
    SLICE_X5Y40          FDRE                                         r  inst_datapath/reg3_reg[0]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.070     1.561    inst_datapath/reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 inst_datapath/reg3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.314ns (76.424%)  route 0.097ns (23.576%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.593     1.476    inst_datapath/CLK
    SLICE_X5Y43          FDRE                                         r  inst_datapath/reg3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  inst_datapath/reg3_reg[8]/Q
                         net (fo=2, routed)           0.097     1.714    inst_control/Q[0]
    SLICE_X4Y43          LUT4 (Prop_lut4_I0_O)        0.048     1.762 r  inst_control/reg1[11]_i_4/O
                         net (fo=1, routed)           0.000     1.762    inst_control/A[8]
    SLICE_X4Y43          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     1.887 r  inst_control/reg1_reg[11]_i_1/O[2]
                         net (fo=5, routed)           0.000     1.887    inst_datapath/reg1_reg[11]_0[2]
    SLICE_X4Y43          FDRE                                         r  inst_datapath/reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     1.991    inst_datapath/CLK
    SLICE_X4Y43          FDRE                                         r  inst_datapath/reg1_reg[10]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.102     1.591    inst_datapath/reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 inst_control/FSM_sequential_currstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_control/FSM_sequential_currstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.343%)  route 0.207ns (52.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.477    inst_control/CLK
    SLICE_X3Y40          FDRE                                         r  inst_control/FSM_sequential_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  inst_control/FSM_sequential_currstate_reg[2]/Q
                         net (fo=59, routed)          0.207     1.825    inst_control/currstate[2]
    SLICE_X3Y40          LUT4 (Prop_lut4_I2_O)        0.045     1.870 r  inst_control/FSM_sequential_currstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.870    inst_control/FSM_sequential_currstate[2]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  inst_control/FSM_sequential_currstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.865     1.992    inst_control/CLK
    SLICE_X3Y40          FDRE                                         r  inst_control/FSM_sequential_currstate_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.091     1.568    inst_control/FSM_sequential_currstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 inst_control/FSM_sequential_currstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_control/FSM_sequential_currstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.207ns (46.854%)  route 0.235ns (53.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.595     1.478    inst_control/CLK
    SLICE_X2Y44          FDRE                                         r  inst_control/FSM_sequential_currstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  inst_control/FSM_sequential_currstate_reg[0]/Q
                         net (fo=59, routed)          0.235     1.877    inst_control/currstate[0]
    SLICE_X2Y44          LUT4 (Prop_lut4_I1_O)        0.043     1.920 r  inst_control/FSM_sequential_currstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.920    inst_control/FSM_sequential_currstate[1]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  inst_control/FSM_sequential_currstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.866     1.993    inst_control/CLK
    SLICE_X2Y44          FDRE                                         r  inst_control/FSM_sequential_currstate_reg[1]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.131     1.609    inst_control/FSM_sequential_currstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 inst_control/FSM_sequential_currstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_datapath/reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.183ns (42.272%)  route 0.250ns (57.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.477    inst_control/CLK
    SLICE_X3Y40          FDRE                                         r  inst_control/FSM_sequential_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  inst_control/FSM_sequential_currstate_reg[2]/Q
                         net (fo=59, routed)          0.250     1.868    inst_control/currstate[2]
    SLICE_X1Y40          LUT5 (Prop_lut5_I2_O)        0.042     1.910 r  inst_control/reg2[11]_i_1/O
                         net (fo=1, routed)           0.000     1.910    inst_datapath/reg2_reg[11]_3[11]
    SLICE_X1Y40          FDRE                                         r  inst_datapath/reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.865     1.992    inst_datapath/CLK
    SLICE_X1Y40          FDRE                                         r  inst_datapath/reg2_reg[11]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.105     1.598    inst_datapath/reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y44    inst_control/FSM_sequential_currstate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y44    inst_control/FSM_sequential_currstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40    inst_control/FSM_sequential_currstate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y41    inst_datapath/reg1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y43    inst_datapath/reg1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y43    inst_datapath/reg1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y41    inst_datapath/reg1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y41    inst_datapath/reg1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y41    inst_datapath/reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    inst_control/FSM_sequential_currstate_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    inst_control/FSM_sequential_currstate_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    inst_control/FSM_sequential_currstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    inst_control/FSM_sequential_currstate_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40    inst_control/FSM_sequential_currstate_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40    inst_control/FSM_sequential_currstate_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    inst_datapath/reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    inst_datapath/reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43    inst_datapath/reg1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43    inst_datapath/reg1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    inst_control/FSM_sequential_currstate_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    inst_control/FSM_sequential_currstate_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    inst_control/FSM_sequential_currstate_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    inst_control/FSM_sequential_currstate_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40    inst_control/FSM_sequential_currstate_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40    inst_control/FSM_sequential_currstate_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    inst_datapath/reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    inst_datapath/reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43    inst_datapath/reg1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43    inst_datapath/reg1_reg[10]/C



