Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec 13 11:25:18 2019
| Host         : genlisea running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command      : report_control_sets -verbose -file top_Mandelbrot_control_sets_placed.rpt
| Design       : top_Mandelbrot
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      8 |            2 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |            8 |
| No           | No                    | Yes                    |             108 |           18 |
| No           | Yes                   | No                     |              96 |           16 |
| Yes          | No                    | No                     |              26 |            8 |
| Yes          | No                    | Yes                    |             136 |           18 |
| Yes          | Yes                   | No                     |             316 |           45 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+
|       Clock Signal      |                           Enable Signal                          |                                         Set/Reset Signal                                         | Slice Load Count | Bel Load Count |
+-------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+
|  clock_IBUF_BUFG        | inst_Affichage_VGA/inst_VGA_bitmap/VGA_vs_i_1_n_0                | inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[99]_0 |                1 |              2 |
|  clock_IBUF_BUFG        | inst_Affichage_VGA/inst_VGA_bitmap/VGA_hs                        | inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[99]_0 |                1 |              2 |
|  clock_IBUF_BUFG        | inst_Gestionnaire_Horloge/aff_reg[0]                             | inst_Gestionnaire_Horloge/Num_aff_reg[3]                                                         |                2 |              8 |
|  clock_IBUF_BUFG        | inst_Gestionnaire_Horloge/aff_reg[0]                             | inst_Gestionnaire_Horloge/Num_aff_reg[4]                                                         |                2 |              8 |
|  s_CE_SPI_66_67kHz_BUFG | joystick/SPI_Int/rSR                                             | inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[99]_0 |                1 |             16 |
|  clock_IBUF_BUFG        | inst_Affichage_VGA/inst_VGA_bitmap/v_counter_1                   | inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[99]_0 |                4 |             20 |
|  clock_IBUF_BUFG        |                                                                  | inst_Affichage_VGA/inst_VGA_bitmap/VGA_red0                                                      |                5 |             24 |
|  clock_IBUF_BUFG        | inst_Gestionnaire_Horloge/aff_reg[0]                             |                                                                                                  |                8 |             26 |
|  clock_IBUF_BUFG        |                                                                  |                                                                                                  |                8 |             30 |
|  clock_IBUF_BUFG        |                                                                  | inst_Gestionnaire_Horloge/cmpt_3kHz[15]_i_1_n_0                                                  |                4 |             30 |
| ~s_CE_SPI_66_67kHz_BUFG |                                                                  | inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[99]_0 |                7 |             36 |
| ~s_CE_SPI_66_67kHz_BUFG | joystick/SPI_Ctrl/FSM_onehot_STATE_reg_n_0_[4]                   | inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[99]_0 |                6 |             40 |
|  clock_IBUF_BUFG        | inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr_rep[18]_i_2_n_0 | inst_Affichage_VGA/inst_VGA_bitmap/pix_read_addr0                                                |               11 |             76 |
| ~s_CE_SPI_66_67kHz_BUFG | joystick/SPI_Ctrl/tmpSR_0                                        | inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[99]_0 |               11 |             80 |
|  clock_IBUF_BUFG        |                                                                  | inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[99]_0 |               18 |            114 |
|  clock_IBUF_BUFG        | inst_Convergence/sc_fifo_chn_1_fifo_U/sc_fifo_chn_1_full_n       | inst_Convergence/grp_convergence_fu_102/grp_convergence_do_convergence_fu_76/ap_CS_fsm_reg[99]_0 |               24 |            200 |
+-------------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+


