Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7z020-3-clg484

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/mona/Documents/projet num/64-128-UART/constants.vhd" into library work
Parsing package <constants>.
Parsing package body <constants>.
Parsing VHDL file "/home/mona/Documents/projet num/64-128-UART/romZ.vhd" into library work
Parsing entity <romZ>.
Parsing architecture <Behavioral> of entity <romz>.
Parsing VHDL file "/home/mona/Documents/projet num/64-128-UART/msgRegister.vhd" into library work
Parsing entity <msgRegister>.
Parsing architecture <bihave> of entity <msgregister>.
Parsing VHDL file "/home/mona/Documents/projet num/64-128-UART/keyMemory.vhd" into library work
Parsing entity <keyMemory>.
Parsing architecture <Behavioral> of entity <keymemory>.
Parsing VHDL file "/home/mona/Documents/projet num/64-128-UART/keyGenerator.vhd" into library work
Parsing entity <keyGenerator>.
Parsing architecture <Behavioral> of entity <keygenerator>.
Parsing VHDL file "/home/mona/Documents/projet num/64-128-UART/FSM.vhd" into library work
Parsing entity <FSM>.
Parsing architecture <Behavioral> of entity <fsm>.
Parsing VHDL file "/home/mona/Documents/projet num/64-128-UART/cipher.vhd" into library work
Parsing entity <Cipher>.
Parsing architecture <Behave> of entity <cipher>.
Parsing VHDL file "/home/mona/Documents/projet num/64-128-UART/cryptoProc.vhd" into library work
Parsing entity <cryptoProc>.
Parsing architecture <Behavioral> of entity <cryptoproc>.
Parsing VHDL file "/home/mona/Documents/cryptoProc-FPGA/UART_TX.vhd" into library work
Parsing entity <UART_TX>.
Parsing architecture <RTL> of entity <uart_tx>.
Parsing VHDL file "/home/mona/Documents/cryptoProc-FPGA/UART_RX.vhd" into library work
Parsing entity <UART_RX>.
Parsing architecture <rtl> of entity <uart_rx>.
Parsing VHDL file "/home/mona/Documents/projet num/64-128-UART/top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <UART_RX> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/mona/Documents/cryptoProc-FPGA/UART_RX.vhd" Line 142. Case statement is complete. others clause is never selected

Elaborating entity <cryptoProc> (architecture <Behavioral>) from library <work>.

Elaborating entity <FSM> (architecture <Behavioral>) from library <work>.

Elaborating entity <keyGenerator> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/mona/Documents/projet num/64-128-UART/keyGenerator.vhd" Line 54: Using initial value "0000000000000000000000000000000" for zero since it is never assigned
WARNING:HDLCompiler:871 - "/home/mona/Documents/projet num/64-128-UART/keyGenerator.vhd" Line 55: Using initial value "111111111111111111111111111111" for un since it is never assigned

Elaborating entity <keyMemory> (architecture <Behavioral>) from library <work>.

Elaborating entity <romZ> (architecture <Behavioral>) from library <work>.

Elaborating entity <Cipher> (architecture <Behave>) from library <work>.

Elaborating entity <msgRegister> (architecture <bihave>) from library <work>.

Elaborating entity <UART_TX> (architecture <RTL>) from library <work>.
INFO:HDLCompiler:679 - "/home/mona/Documents/cryptoProc-FPGA/UART_TX.vhd" Line 140. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/mona/Documents/projet num/64-128-UART/top.vhd".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <UART_RX>.
    Related source file is "/home/mona/Documents/cryptoProc-FPGA/UART_RX.vhd".
    Found 1-bit register for signal <r_RX_Data>.
    Found 5-bit register for signal <compteurTrames>.
    Found 3-bit register for signal <r_SM_Main>.
    Found 1-bit register for signal <r_RX_DV>.
    Found 10-bit register for signal <r_Clk_Count>.
    Found 3-bit register for signal <r_Bit_Index>.
    Found 8-bit register for signal <r_RX_Byte>.
    Found 200-bit register for signal <o_RX_Byte_intern>.
    Found 195-bit register for signal <o_RX_Byte>.
    Found 1-bit register for signal <r_RX_Data_R>.
    Found finite state machine <FSM_0> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | i_Clk (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | s_idle                                         |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <r_Bit_Index[2]_GND_6_o_add_13_OUT> created at line 113.
    Found 10-bit adder for signal <r_Clk_Count[9]_GND_6_o_add_21_OUT> created at line 126.
    Found 5-bit adder for signal <compteurTrames[4]_GND_6_o_add_24_OUT> created at line 139.
    Found 3-bit comparator greater for signal <r_Bit_Index[2]_PWR_6_o_LessThan_13_o> created at line 112
    Found 10-bit comparator greater for signal <r_Clk_Count[9]_PWR_6_o_LessThan_21_o> created at line 125
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 424 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_RX> synthesized.

Synthesizing Unit <cryptoProc>.
    Related source file is "/home/mona/Documents/projet num/64-128-UART/cryptoProc.vhd".
    Summary:
	no macro.
Unit <cryptoProc> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "/home/mona/Documents/projet num/64-128-UART/FSM.vhd".
    Found 6-bit register for signal <current_i>.
    Found 3-bit register for signal <current_state>.
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 17                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <current_i[5]_GND_8_o_add_22_OUT> created at line 1241.
    Found 6-bit subtractor for signal <GND_8_o_GND_8_o_sub_8_OUT<5:0>> created at line 1308.
    Found 6-bit subtractor for signal <GND_8_o_GND_8_o_sub_32_OUT<5:0>> created at line 1308.
    Found 6-bit comparator greater for signal <PWR_9_o_current_i[5]_LessThan_5_o> created at line 88
    Found 6-bit comparator greater for signal <current_i[5]_GND_8_o_LessThan_6_o> created at line 88
    Found 6-bit comparator greater for signal <PWR_9_o_current_i[5]_LessThan_7_o> created at line 93
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

Synthesizing Unit <keyGenerator>.
    Related source file is "/home/mona/Documents/projet num/64-128-UART/keyGenerator.vhd".
    Found 32-bit register for signal <k_ip1>.
    Found 32-bit register for signal <k_ip2>.
    Found 32-bit register for signal <k_ip3>.
    Found 32-bit register for signal <k_i>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <keyGenerator> synthesized.

Synthesizing Unit <keyMemory>.
    Related source file is "/home/mona/Documents/projet num/64-128-UART/keyMemory.vhd".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <tab_key>, simulation mismatch.
    Found 44x32-bit dual-port RAM <Mram_tab_key> for signal <tab_key>.
    Found 6-bit register for signal <read_address>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <keyMemory> synthesized.

Synthesizing Unit <romZ>.
    Related source file is "/home/mona/Documents/projet num/64-128-UART/romZ.vhd".
    Found 64x1-bit Read Only RAM for signal <z_j_i>
    Summary:
	inferred   1 RAM(s).
Unit <romZ> synthesized.

Synthesizing Unit <Cipher>.
    Related source file is "/home/mona/Documents/projet num/64-128-UART/cipher.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Cipher> synthesized.

Synthesizing Unit <msgRegister>.
    Related source file is "/home/mona/Documents/projet num/64-128-UART/msgRegister.vhd".
    Found 64-bit register for signal <reg_out>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <msgRegister> synthesized.

Synthesizing Unit <UART_TX>.
    Related source file is "/home/mona/Documents/cryptoProc-FPGA/UART_TX.vhd".
    Found 1-bit register for signal <o_TX_Serial>.
    Found 1-bit register for signal <r_TX_Done>.
    Found 10-bit register for signal <r_Clk_Count>.
    Found 3-bit register for signal <r_Bit_Index>.
    Found 4-bit register for signal <compteurTrames>.
    Found 64-bit register for signal <o_TX_Byte_intern>.
    Found 3-bit register for signal <r_SM_Main>.
    Found 1-bit register for signal <o_TX_Active>.
    Found finite state machine <FSM_2> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | i_Clk (rising_edge)                            |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <r_Bit_Index[2]_GND_14_o_add_14_OUT> created at line 104.
    Found 10-bit adder for signal <r_Clk_Count[9]_GND_14_o_add_21_OUT> created at line 119.
    Found 4-bit adder for signal <compteurTrames[3]_GND_14_o_add_24_OUT> created at line 135.
    Found 1-bit 8-to-1 multiplexer for signal <r_Bit_Index[2]_r_TX_Data[7]_Mux_10_o> created at line 94.
    Found 4-bit comparator greater for signal <compteurTrames[3]_PWR_16_o_LessThan_2_o> created at line 66
    Found 3-bit comparator greater for signal <r_Bit_Index[2]_PWR_16_o_LessThan_14_o> created at line 103
    Found 10-bit comparator greater for signal <r_Clk_Count[9]_PWR_16_o_LessThan_21_o> created at line 118
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  84 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_TX> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 44x32-bit dual-port RAM                               : 1
 64x1-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 2
 3-bit adder                                           : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 2
# Registers                                            : 23
 1-bit register                                        : 6
 10-bit register                                       : 2
 195-bit register                                      : 1
 200-bit register                                      : 1
 3-bit register                                        : 2
 32-bit register                                       : 4
 4-bit register                                        : 1
 5-bit register                                        : 1
 6-bit register                                        : 2
 64-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 8
 10-bit comparator greater                             : 2
 3-bit comparator greater                              : 2
 4-bit comparator greater                              : 1
 6-bit comparator greater                              : 3
# Multiplexers                                         : 51
 1-bit 2-to-1 multiplexer                              : 13
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 16
 64-bit 2-to-1 multiplexer                             : 3
# FSMs                                                 : 3
# Xors                                                 : 3
 32-bit xor2                                           : 1
 32-bit xor4                                           : 1
 32-bit xor5                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <UART_RX>.
The following registers are absorbed into counter <compteurTrames>: 1 register on signal <compteurTrames>.
Unit <UART_RX> synthesized (advanced).

Synthesizing (advanced) Unit <UART_TX>.
The following registers are absorbed into counter <compteurTrames>: 1 register on signal <compteurTrames>.
Unit <UART_TX> synthesized (advanced).

Synthesizing (advanced) Unit <cryptoProc>.
INFO:Xst:3226 - The RAM <U3/Mram_tab_key> will be implemented as a BLOCK RAM, absorbing the following register(s): <U3/read_address>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 44-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <mem_key>       | high     |
    |     addrA          | connected to signal <key_address>   |          |
    |     diA            | connected to signal <ki>            |          |
    |     doA            | connected to signal <ki_reg>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <cryptoProc> synthesized (advanced).

Synthesizing (advanced) Unit <romZ>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_z_j_i> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rom_address>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <z_j_i>         |          |
    -----------------------------------------------------------------------
Unit <romZ> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 44x32-bit single-port block RAM                       : 1
 64x1-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 7
 10-bit adder                                          : 2
 3-bit adder                                           : 2
 6-bit adder                                           : 1
 6-bit subtractor                                      : 2
# Counters                                             : 2
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 697
 Flip-Flops                                            : 697
# Comparators                                          : 8
 10-bit comparator greater                             : 2
 3-bit comparator greater                              : 2
 4-bit comparator greater                              : 1
 6-bit comparator greater                              : 3
# Multiplexers                                         : 111
 1-bit 2-to-1 multiplexer                              : 77
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 16
 64-bit 2-to-1 multiplexer                             : 3
# FSMs                                                 : 3
# Xors                                                 : 3
 32-bit xor2                                           : 1
 32-bit xor4                                           : 1
 32-bit xor5                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U1/FSM_0> on signal <r_SM_Main[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_rx_start_bit | 001
 s_rx_data_bits | 010
 s_rx_stop_bit  | 011
 s_cleanup      | 100
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U2/U1/FSM_1> on signal <current_state[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 init          | 000
 load_cipher   | 001
 load_decipher | 010
 cipher        | 011
 recipher      | 100
 mem_key_state | 101
 decipher      | 110
 wait_state    | 111
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U3/FSM_2> on signal <r_SM_Main[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_tx_start_bit | 001
 s_tx_data_bits | 010
 s_tx_stop_bit  | 011
 s_cleanup      | 100
----------------------------

Optimizing unit <top> ...

Optimizing unit <UART_RX> ...

Optimizing unit <cryptoProc> ...

Optimizing unit <keyGenerator> ...

Optimizing unit <msgRegister> ...

Optimizing unit <FSM> ...

Optimizing unit <UART_TX> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 2.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <U1/r_RX_Data>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 713
 Flip-Flops                                            : 713
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 507
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 80
#      LUT3                        : 82
#      LUT4                        : 16
#      LUT5                        : 135
#      LUT6                        : 189
#      MUXF7                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 714
#      FD                          : 6
#      FDCE                        : 64
#      FDE                         : 104
#      FDR                         : 6
#      FDRE                        : 534
# RAMS                             : 1
#      RAMB18E1                    : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 2
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             714  out of  106400     0%  
 Number of Slice LUTs:                  504  out of  53200     0%  
    Number used as Logic:               503  out of  53200     0%  
    Number used as Memory:                1  out of  17400     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    895
   Number with an unused Flip Flop:     181  out of    895    20%  
   Number with an unused LUT:           391  out of    895    43%  
   Number of fully used LUT-FF pairs:   323  out of    895    36%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    200     3%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    140     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 716   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+--------------------------+-------+
Control Signal                              | Buffer(FF name)          | Load  |
--------------------------------------------+--------------------------+-------+
U2/mem_key(U2/U1/current_state__n0113<2>1:O)| NONE(U2/U3/Mram_tab_key1)| 2     |
--------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.515ns (Maximum Frequency: 397.646MHz)
   Minimum input arrival time before clock: 1.425ns
   Maximum output required time after clock: 0.515ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 2.515ns (frequency: 397.646MHz)
  Total number of paths / destination ports: 8112 / 1660
-------------------------------------------------------------------------
Delay:               2.515ns (Levels of Logic = 2)
  Source:            U2/U3/Mram_tab_key1 (RAM)
  Destination:       U2/U6/reg_out_63 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: U2/U3/Mram_tab_key1 to U2/U6/reg_out_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO15    1   1.846   0.289  U2/U3/Mram_tab_key1 (U2/ki_reg<31>)
     LUT6:I5->O            2   0.043   0.293  U2/U5/Mxor_x_o_31_xo<0> (U2/round_in<63>)
     LUT6:I5->O            1   0.043   0.000  U2/U6/Mmux_reg_in_intern[63]_reg_in_intern[31]_mux_1_OUT601 (U2/U6/reg_in_intern[63]_reg_in_intern[31]_mux_1_OUT<63>)
     FDCE:D                   -0.001          U2/U6/reg_out_63
    ----------------------------------------
    Total                      2.515ns (1.932ns logic, 0.583ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 627 / 627
-------------------------------------------------------------------------
Offset:              1.425ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       U1/o_RX_Byte_194 (FF)
  Destination Clock: clock rising

  Data Path: reset to U1/o_RX_Byte_194
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           414   0.000   0.716  reset_IBUF (reset_IBUF)
     LUT6:I0->O          195   0.043   0.411  U1/_n01081 (U1/_n0108)
     FDRE:R                    0.255          U1/o_RX_Byte_0
    ----------------------------------------
    Total                      1.425ns (0.298ns logic, 1.127ns route)
                                       (20.9% logic, 79.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.515ns (Levels of Logic = 1)
  Source:            U3/o_TX_Active (FF)
  Destination:       o_TX_Active (PAD)
  Source Clock:      clock rising

  Data Path: U3/o_TX_Active to o_TX_Active
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.232   0.283  U3/o_TX_Active (U3/o_TX_Active)
     OBUF:I->O                 0.000          o_TX_Active_OBUF (o_TX_Active)
    ----------------------------------------
    Total                      0.515ns (0.232ns logic, 0.283ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    2.515|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 10.27 secs
 
--> 


Total memory usage is 516280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

