
---------- Begin Simulation Statistics ----------
final_tick                               1275066769500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59440                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701936                       # Number of bytes of host memory used
host_op_rate                                    59614                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24169.23                       # Real time elapsed on the host
host_tick_rate                               52755779                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436623558                       # Number of instructions simulated
sim_ops                                    1440827305                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.275067                       # Number of seconds simulated
sim_ticks                                1275066769500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.693826                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              199581280                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           227588746                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         32321335                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        290987888                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          25363567                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       26875920                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1512353                       # Number of indirect misses.
system.cpu0.branchPred.lookups              377803289                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188422                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100280                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16115916                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547497                       # Number of branches committed
system.cpu0.commit.bw_lim_events             42042167                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309718                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      168687078                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316564079                       # Number of instructions committed
system.cpu0.commit.committedOps            1318667641                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2316820603                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.569171                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.370915                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1706500229     73.66%     73.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    353362476     15.25%     88.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84708220      3.66%     92.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     84689183      3.66%     96.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     30993188      1.34%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7110189      0.31%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5944514      0.26%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1470437      0.06%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     42042167      1.81%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2316820603                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143452                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273935754                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171576                       # Number of loads committed
system.cpu0.commit.membars                    4203714                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203720      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742073423     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833032      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271848     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185733     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318667641                       # Class of committed instruction
system.cpu0.commit.refs                     558457609                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316564079                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318667641                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.931196                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.931196                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            451045393                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             16256600                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           189473985                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1519404390                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               846290927                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1030143889                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16125877                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             24092131                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8925225                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  377803289                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                273222632                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1497281501                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12413794                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1580895833                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          112                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               64662626                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148593                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         822918308                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         224944847                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.621777                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2352531311                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.674408                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.924342                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1248072966     53.05%     53.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               809997560     34.43%     87.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               152276691      6.47%     93.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               113530965      4.83%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20225657      0.86%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4255778      0.18%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2066281      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     426      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104987      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2352531311                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      190011910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16254978                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               348648225                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.568734                       # Inst execution rate
system.cpu0.iew.exec_refs                   638916846                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 167672175                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              356979912                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            477525573                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4167205                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8673459                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           172618509                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1487279317                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            471244671                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10618409                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1446030509                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2199491                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9386086                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16125877                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14131786                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       473572                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27446254                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        66946                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8825                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8503862                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     72353997                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     19332476                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8825                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       760542                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      15494436                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                669638436                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1429179253                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.832889                       # average fanout of values written-back
system.cpu0.iew.wb_producers                557734156                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.562106                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1429298563                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1769212193                       # number of integer regfile reads
system.cpu0.int_regfile_writes              924552284                       # number of integer regfile writes
system.cpu0.ipc                              0.517814                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.517814                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205598      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            798549862     54.82%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848275      0.81%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100473      0.14%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           474130350     32.55%     88.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          165814309     11.38%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1456648918                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3413648                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002343                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 694326     20.34%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2146342     62.88%     83.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               572976     16.78%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1455856913                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5269512325                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1429179202                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1655899280                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1474786196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1456648918                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           12493121                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      168611673                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           269636                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       6183403                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     53621947                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2352531311                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.619184                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.867713                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1340608114     56.99%     56.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          691612944     29.40%     86.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          223458409      9.50%     95.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           76290165      3.24%     99.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16814410      0.71%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1501377      0.06%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1549866      0.07%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             383268      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             312758      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2352531311                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.572910                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         28913916                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5463279                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           477525573                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          172618509                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1892                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2542543221                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7590320                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              382774634                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845207708                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12727490                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               862373896                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14481355                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                15220                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1846083166                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1512130921                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          989686714                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1020816602                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              41693295                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16125877                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             70279060                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               144479002                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1846083122                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        161242                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5829                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31471848                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5816                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3762109014                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3010453374                       # The number of ROB writes
system.cpu0.timesIdled                       23267359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1859                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.623621                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20892742                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23054411                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2805149                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30721192                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1094394                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1118775                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           24381                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35407406                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48117                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100002                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1995517                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28118076                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3906570                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300690                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17101289                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120059479                       # Number of instructions committed
system.cpu1.commit.committedOps             122159664                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    489915743                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.249348                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.003503                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    440090328     89.83%     89.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25001397      5.10%     94.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8816281      1.80%     96.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6825492      1.39%     98.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1750621      0.36%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       908183      0.19%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2064827      0.42%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       552044      0.11%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3906570      0.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    489915743                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797823                       # Number of function calls committed.
system.cpu1.commit.int_insts                116596889                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30174987                       # Number of loads committed
system.cpu1.commit.membars                    4200135                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200135      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76663764     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32274989     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9020632      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122159664                       # Class of committed instruction
system.cpu1.commit.refs                      41295633                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120059479                       # Number of Instructions Simulated
system.cpu1.committedOps                    122159664                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.125885                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.125885                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            393479098                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               856177                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19826954                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146000047                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26706872                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65925152                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1997340                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2154622                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5321280                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35407406                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 25522903                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    462339984                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               488025                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     152029436                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5613944                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.071479                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          28282785                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21987136                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.306912                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         493429742                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.312365                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.731599                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               393537938     79.76%     79.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                64573597     13.09%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20413119      4.14%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12271273      2.49%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1756621      0.36%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  373818      0.08%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  503146      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     221      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           493429742                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1921825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2095900                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30554614                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.270763                       # Inst execution rate
system.cpu1.iew.exec_refs                    46015759                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11560019                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              319877613                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34795999                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100665                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2062226                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12060919                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139219145                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34455740                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1983930                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134122659                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1760995                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6786528                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1997340                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11304043                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       197467                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1172671                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        50170                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2403                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14689                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4621012                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       940273                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2403                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       544072                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1551828                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 79584892                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132244513                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.821309                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65363781                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.266971                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132331481                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169878627                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89148024                       # number of integer regfile writes
system.cpu1.ipc                              0.242372                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.242372                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200234      3.09%      3.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85300488     62.67%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37056033     27.23%     92.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9549687      7.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136106589                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3132553                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023015                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 678311     21.65%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1910733     61.00%     82.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               543505     17.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135038892                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         769033775                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132244501                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        156280480                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132918240                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136106589                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300905                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17059480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           258330                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           215                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7639463                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    493429742                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.275838                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.766078                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          410471677     83.19%     83.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           53296931     10.80%     93.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17285516      3.50%     97.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5915480      1.20%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3994345      0.81%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             989969      0.20%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             979741      0.20%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             282149      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             213934      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      493429742                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.274768                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13872406                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1476647                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34795999                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12060919                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       495351567                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2054766076                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              345300735                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81685340                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13915666                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30234870                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4294087                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                27441                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182914260                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143703843                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96787803                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66152704                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30498506                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1997340                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             49709673                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15102463                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182914248                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         34420                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               623                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30621861                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           623                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   625269957                       # The number of ROB reads
system.cpu1.rob.rob_writes                  282044344                       # The number of ROB writes
system.cpu1.timesIdled                          76805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5979327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11866674                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       319706                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        88189                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     65641064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5161565                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    131281435                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5249754                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2397535                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3717418                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2169794                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              337                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            245                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3581304                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3581300                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2397535                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            41                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17845509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17845509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    620560192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               620560192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              522                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5979462                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5979462    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5979462                       # Request fanout histogram
system.membus.respLayer1.occupancy        32441383250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         28523791000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       948790500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   833459984.189703                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       158000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2012013500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1271271607500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3795162000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    235256703                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       235256703                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    235256703                       # number of overall hits
system.cpu0.icache.overall_hits::total      235256703                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     37965929                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      37965929                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     37965929                       # number of overall misses
system.cpu0.icache.overall_misses::total     37965929                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 569882704998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 569882704998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 569882704998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 569882704998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    273222632                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    273222632                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    273222632                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    273222632                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138956                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138956                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138956                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138956                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15010.371668                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15010.371668                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15010.371668                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15010.371668                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1980                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.137931                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     30643661                       # number of writebacks
system.cpu0.icache.writebacks::total         30643661                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      7322235                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      7322235                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      7322235                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      7322235                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     30643694                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     30643694                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     30643694                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     30643694                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 413842418498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 413842418498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 413842418498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 413842418498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.112156                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.112156                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.112156                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.112156                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13504.978169                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13504.978169                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13504.978169                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13504.978169                       # average overall mshr miss latency
system.cpu0.icache.replacements              30643661                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    235256703                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      235256703                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     37965929                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     37965929                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 569882704998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 569882704998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    273222632                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    273222632                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138956                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138956                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15010.371668                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15010.371668                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      7322235                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      7322235                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     30643694                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     30643694                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 413842418498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 413842418498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.112156                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.112156                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13504.978169                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13504.978169                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999958                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          265898971                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         30643661                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.677128                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999958                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        577088957                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       577088957                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    532680023                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       532680023                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    532680023                       # number of overall hits
system.cpu0.dcache.overall_hits::total      532680023                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     52247128                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      52247128                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     52247128                       # number of overall misses
system.cpu0.dcache.overall_misses::total     52247128                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2008831905186                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2008831905186                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2008831905186                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2008831905186                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    584927151                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    584927151                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    584927151                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    584927151                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.089322                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.089322                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.089322                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.089322                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 38448.657028                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38448.657028                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 38448.657028                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38448.657028                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     29447144                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       592900                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           490105                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6874                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.083337                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.252546                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32289811                       # number of writebacks
system.cpu0.dcache.writebacks::total         32289811                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     20866124                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     20866124                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     20866124                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     20866124                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31381004                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31381004                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31381004                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31381004                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 725677277411                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 725677277411                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 725677277411                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 725677277411                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.053649                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.053649                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.053649                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.053649                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23124.731045                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23124.731045                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23124.731045                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23124.731045                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32289811                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    392828173                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      392828173                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40917085                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40917085                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1218740334500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1218740334500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    433745258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    433745258                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.094334                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.094334                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29785.609960                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29785.609960                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13323931                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13323931                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27593154                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27593154                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 556982155000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 556982155000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063616                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063616                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20185.519749                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20185.519749                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139851850                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139851850                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11330043                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11330043                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 790091570686                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 790091570686                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181893                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181893                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.074943                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.074943                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69734.207601                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69734.207601                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7542193                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7542193                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3787850                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3787850                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 168695122411                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 168695122411                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44535.850789                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44535.850789                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2240                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2240                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1692                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1692                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11147500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11147500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.430315                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.430315                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6588.356974                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6588.356974                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1678                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1678                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       896500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       896500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003561                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003561                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 64035.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64035.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       641000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       641000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3857                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3857                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038113                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038113                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4360.544218                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4360.544218                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       495000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       495000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038113                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038113                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3367.346939                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3367.346939                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1190625                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1190625                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       909655                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       909655                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92314508500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92314508500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100280                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100280                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.433111                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.433111                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101482.989155                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101482.989155                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       909655                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       909655                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91404853500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91404853500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.433111                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.433111                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100482.989155                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100482.989155                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999376                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          566167464                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32290422                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.533604                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999376                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1206360894                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1206360894                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            30550678                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28772239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               77342                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              259506                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59659765                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           30550678                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28772239                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              77342                       # number of overall hits
system.l2.overall_hits::.cpu1.data             259506                       # number of overall hits
system.l2.overall_hits::total                59659765                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             93016                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3517260                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10798                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2358561                       # number of demand (read+write) misses
system.l2.demand_misses::total                5979635                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            93016                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3517260                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10798                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2358561                       # number of overall misses
system.l2.overall_misses::total               5979635                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8115067500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 363469086000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    988690500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 259658399000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     632231243000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8115067500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 363469086000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    988690500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 259658399000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    632231243000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        30643694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32289499                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           88140                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2618067                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             65639400                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       30643694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32289499                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          88140                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2618067                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            65639400                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003035                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.108929                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.122510                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.900879                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.091098                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003035                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.108929                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.122510                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.900879                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.091098                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87243.780640                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103338.702854                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91562.372662                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110091.873392                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105730.741592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87243.780640                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103338.702854                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91562.372662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110091.873392                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105730.741592                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3717419                       # number of writebacks
system.l2.writebacks::total                   3717419                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            151                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            202                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            198                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            244                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 795                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           151                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           202                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           198                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           244                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                795                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        92865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3517058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2358317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5978840                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        92865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3517058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2358317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5978840                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7178393000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 328288744500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    872569000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 236063072500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 572402779000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7178393000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 328288744500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    872569000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 236063072500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 572402779000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.108923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.120263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.900786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.091086                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.108923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.120263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.900786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.091086                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77299.230065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93341.862574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82317.830189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100098.109160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95738.099531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77299.230065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93341.862574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82317.830189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100098.109160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95738.099531                       # average overall mshr miss latency
system.l2.replacements                       11135255                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8566093                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8566093                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8566093                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8566093                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     56756260                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         56756260                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     56756260                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     56756260                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 56                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       658000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       121000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       779000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.878049                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.769231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.835821                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 18277.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         6050                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13910.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       720500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       386000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1106500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.878049                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.769231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.835821                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20013.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19758.928571                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        23500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        84000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        23500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        21000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2596400                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            94770                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2691170                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2100387                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1480917                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3581304                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 223059316000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 163927481500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  386986797500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4696787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1575687                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6272474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.447197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.939855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.570956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106199.150918                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110693.226899                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108057.511314                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      2100387                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1480917                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3581304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 202055446000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 149118311500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 351173757500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.447197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.939855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.570956                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96199.150918                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100693.226899                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98057.511314                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      30550678                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         77342                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           30628020                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        93016                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           103814                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8115067500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    988690500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9103758000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     30643694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        88140                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30731834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.122510                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003378                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87243.780640                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91562.372662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87692.970120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          151                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          198                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           349                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        92865                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10600                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       103465                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7178393000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    872569000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8050962000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003030                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.120263                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003367                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77299.230065                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82317.830189                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77813.386169                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26175839                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       164736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26340575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1416873                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       877644                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2294517                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 140409770000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  95730917500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 236140687500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27592712                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1042380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28635092                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.051350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.841962                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080130                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99098.345441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109077.162836                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102915.205030                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          202                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          244                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          446                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1416671                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       877400                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2294071                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 126233298500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  86944761000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 213178059500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.051342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.841728                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080114                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89105.585206                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99093.641441                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92925.659014                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           38                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              41                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           46                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            49                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.826087                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.836735                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           38                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           41                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       740500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        57500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       798000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.826087                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.836735                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19486.842105                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19463.414634                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999923                       # Cycle average of tags in use
system.l2.tags.total_refs                   130960944                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11135263                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.760921                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.803712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.372257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.098212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.061841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.663900                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.450058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.099567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.392160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.057248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1058830367                       # Number of tag accesses
system.l2.tags.data_accesses               1058830367                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5943296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     225091456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        678400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     150932288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          382645440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5943296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       678400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6621696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    237914752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       237914752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          92864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3517054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2358317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5978835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3717418                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3717418                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4661165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        176533074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           532051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        118372066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             300098355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4661165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       532051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5193215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186590034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186590034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186590034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4661165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       176533074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          532051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       118372066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            486688389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3706516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     92864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3499423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2351378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006325026500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       227933                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       227933                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13620292                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3488133                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5978835                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3717418                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5978835                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3717418                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  24570                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10902                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            346983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            350165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            386276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            533529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            363866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            369829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            366814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            350432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            346763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            345304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           419198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           352622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           369874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           352513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           346701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           353396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            229114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            228841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            229620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            229605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           238349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           231778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           231544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232546                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 212122333250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29771325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            323764802000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35625.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54375.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2275863                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1704176                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5978835                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3717418                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3168510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1601236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  516266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  386694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  183148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   59508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   21640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   17258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 164056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 207096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 225345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 236373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 236756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 241449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 242452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 243747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 249158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 238938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 231436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 227041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 225554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 228234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5680708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.839583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    81.989043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   156.064143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4362016     76.79%     76.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1039059     18.29%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        65013      1.14%     96.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27016      0.48%     96.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22843      0.40%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23308      0.41%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11585      0.20%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10290      0.18%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       119578      2.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5680708                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       227933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.122830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.238471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    297.178555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       227928    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        227933                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       227933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.261309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.246414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.722898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           198930     87.28%     87.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4545      1.99%     89.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19167      8.41%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4564      2.00%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              654      0.29%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               64      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        227933                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              381072960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1572480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               237215296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               382645440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            237914752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       298.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    300.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1275066743500                       # Total gap between requests
system.mem_ctrls.avgGap                     131500.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5943296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    223963072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       678400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    150488192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    237215296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4661164.530490103178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 175648112.990838944912                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 532050.568823172478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 118023773.813046589494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186041469.885550171137                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        92864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3517054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2358317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3717418                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3326654000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 182141233500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    426841000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 137870073500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30725761308500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35822.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51788.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40268.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58461.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8265350.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19983717600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10621582620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20608688940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9718783920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     100652217120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     274916741610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     258116804640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       694618536450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.770323                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 666878372500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42577080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 565611317000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20576587500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10936704240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21904763160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9629088660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     100652217120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     472238883900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      91950790080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       727889034660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        570.863465                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 233121529000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42577080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 999368160500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11942450465.116280                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   59806603776.732239                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 489302009000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   248016029500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1027050740000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     25426589                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        25426589                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     25426589                       # number of overall hits
system.cpu1.icache.overall_hits::total       25426589                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        96314                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         96314                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        96314                       # number of overall misses
system.cpu1.icache.overall_misses::total        96314                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2222227500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2222227500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2222227500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2222227500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     25522903                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     25522903                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     25522903                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     25522903                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003774                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003774                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003774                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003774                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23072.736051                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23072.736051                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23072.736051                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23072.736051                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        88108                       # number of writebacks
system.cpu1.icache.writebacks::total            88108                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8174                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8174                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8174                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8174                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        88140                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        88140                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        88140                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        88140                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1989476000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1989476000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1989476000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1989476000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003453                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003453                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003453                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003453                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22571.772181                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22571.772181                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22571.772181                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22571.772181                       # average overall mshr miss latency
system.cpu1.icache.replacements                 88108                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     25426589                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       25426589                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        96314                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        96314                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2222227500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2222227500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     25522903                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     25522903                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003774                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003774                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23072.736051                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23072.736051                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8174                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8174                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        88140                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        88140                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1989476000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1989476000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003453                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003453                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22571.772181                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22571.772181                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.221066                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           25269435                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            88108                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           286.800688                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        340303000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.221066                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975658                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975658                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         51133946                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        51133946                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31609407                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31609407                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31609407                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31609407                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9969556                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9969556                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9969556                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9969556                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 997273312245                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 997273312245                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 997273312245                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 997273312245                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41578963                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41578963                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41578963                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41578963                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.239774                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.239774                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.239774                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.239774                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 100031.868244                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100031.868244                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 100031.868244                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100031.868244                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     15631399                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       447582                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           204141                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5786                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.571580                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.356032                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2618022                       # number of writebacks
system.cpu1.dcache.writebacks::total          2618022                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8122337                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8122337                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8122337                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8122337                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1847219                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1847219                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1847219                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1847219                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 191705678094                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 191705678094                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 191705678094                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 191705678094                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044427                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044427                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044427                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044427                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103780.698495                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103780.698495                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103780.698495                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103780.698495                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2618022                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26810473                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26810473                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5748300                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5748300                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 461806738000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 461806738000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32558773                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32558773                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.176551                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.176551                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80337.967399                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80337.967399                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4705468                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4705468                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1042832                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1042832                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  99632075500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  99632075500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032029                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032029                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95539.910072                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95539.910072                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4798934                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4798934                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4221256                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4221256                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 535466574245                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 535466574245                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9020190                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9020190                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.467979                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.467979                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 126850.059377                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 126850.059377                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3416869                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3416869                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       804387                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       804387                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  92073602594                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  92073602594                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 114464.309585                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 114464.309585                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          178                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7299500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7299500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.361789                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.361789                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41008.426966                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41008.426966                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          131                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2872500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2872500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095528                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095528                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 61117.021277                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61117.021277                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          347                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          347                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       546000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       546000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.235683                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.235683                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5102.803738                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5102.803738                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       441000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       441000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.231278                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.231278                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         4200                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         4200                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1328194                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1328194                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       771808                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       771808                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76602976500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76602976500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367527                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367527                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99251.337768                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99251.337768                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       771808                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       771808                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75831168500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75831168500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367527                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367527                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98251.337768                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98251.337768                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.792163                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35555157                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2618921                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.576262                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        340314500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.792163                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.899755                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899755                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89978772                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89978772                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1275066769500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59367864                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12283512                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57073508                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7417836                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             344                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           251                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            595                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6273324                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6273323                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30731834                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28636031                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           49                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           49                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     91931048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96870218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       264388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7855305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             196920959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3922390656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4133075712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     11279872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    335109696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8401855936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11137563                       # Total snoops (count)
system.tol2bus.snoopTraffic                 238029376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         76777089                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.073707                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.265653                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               71206258     92.74%     92.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5482642      7.14%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  88189      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           76777089                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       131280318500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48437042039                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       45998501942                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3929664737                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         132380658                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1353152209000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 675827                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705768                       # Number of bytes of host memory used
host_op_rate                                   677730                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2276.82                       # Real time elapsed on the host
host_tick_rate                               34295864                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1538733860                       # Number of instructions simulated
sim_ops                                    1543068105                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078085                       # Number of seconds simulated
sim_ticks                                 78085439500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.546276                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               30180869                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            30318431                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3168955                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         37252412                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             22678                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36283                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13605                       # Number of indirect misses.
system.cpu0.branchPred.lookups               37383808                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6253                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2118                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3114408                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  14228656                       # Number of branches committed
system.cpu0.commit.bw_lim_events               670823                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         132022                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       50594991                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            51850586                       # Number of instructions committed
system.cpu0.commit.committedOps              51914216                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    140822210                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.368651                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.964337                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    110947844     78.79%     78.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19425822     13.79%     92.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5877072      4.17%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1617252      1.15%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1210078      0.86%     98.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       804256      0.57%     99.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       229123      0.16%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        39940      0.03%     99.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       670823      0.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    140822210                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               42060                       # Number of function calls committed.
system.cpu0.commit.int_insts                 51794183                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10961063                       # Number of loads committed
system.cpu0.commit.membars                      95478                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        95901      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35712951     68.79%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4539      0.01%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10962781     21.12%     90.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5134613      9.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         51914216                       # Class of committed instruction
system.cpu0.commit.refs                      16098016                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   51850586                       # Number of Instructions Simulated
system.cpu0.committedOps                     51914216                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.000403                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.000403                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             49232482                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                55385                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            26474373                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             112858406                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12795541                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 82321248                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3115640                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               119639                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1169339                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   37383808                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  9184576                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    134466556                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                67079                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          606                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     128846258                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6340374                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.240298                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10996834                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          30203547                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.828206                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         148634250                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.870475                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.774237                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                47682971     32.08%     32.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                77986901     52.47%     84.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                18519145     12.46%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4093231      2.75%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   74892      0.05%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   15328      0.01%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  188615      0.13%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15657      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   57510      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           148634250                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1846                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        6938423                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3589441                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                23426298                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.562847                       # Inst execution rate
system.cpu0.iew.exec_refs                    29606468                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8352395                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               36001985                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             21179261                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             80668                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1973341                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10664964                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          102483582                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21254073                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2187522                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             87563626                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 63588                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3214882                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3115640                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3523114                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       110664                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5638                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          261                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     10218198                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5528011                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           261                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1601425                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1988016                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 43555308                       # num instructions consuming a value
system.cpu0.iew.wb_count                     81083537                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.740774                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32264625                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.521194                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      82889842                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               127084994                       # number of integer regfile reads
system.cpu0.int_regfile_writes               51075410                       # number of integer regfile writes
system.cpu0.ipc                              0.333289                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.333289                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            96930      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             59441918     66.23%     66.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5904      0.01%     66.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1387      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                853      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            21438981     23.89%     90.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8763868      9.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            411      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           234      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              89751148                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2195                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4363                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2149                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2263                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     671749                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007485                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 587676     87.48%     87.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    98      0.01%     87.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     99      0.01%     87.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     87.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     87.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     87.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     87.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     87.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     87.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     87.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 69632     10.37%     97.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                14209      2.12%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               13      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              90323772                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         329249535                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     81081388                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        153050899                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 102244850                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 89751148                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             238732                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       50569368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           445603                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        106710                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30723636                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    148634250                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.603839                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.905818                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           85219074     57.33%     57.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           46801459     31.49%     88.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11311904      7.61%     96.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2577893      1.73%     98.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1859799      1.25%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             200154      0.13%     99.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             519237      0.35%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             121026      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              23704      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      148634250                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.576908                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            88378                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            1299                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            21179261                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10664964                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3262                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                       155572673                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      598207                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               40383819                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32509833                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                391707                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15952507                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1111990                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 1501                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            162671432                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             108517548                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           65917593                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 79519050                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                532218                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3115640                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              3024619                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33407764                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1882                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       162669550                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6638615                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             79866                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2574217                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         79897                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   242648686                       # The number of ROB reads
system.cpu0.rob.rob_writes                  212830704                       # The number of ROB writes
system.cpu0.timesIdled                          75305                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1027                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.404637                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               29429205                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            29605465                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2286892                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33111700                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12625                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15170                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2545                       # Number of indirect misses.
system.cpu1.branchPred.lookups               33193456                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          797                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1566                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2261354                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  14049854                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1078005                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         137012                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       44079768                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            50259716                       # Number of instructions committed
system.cpu1.commit.committedOps              50326584                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    129644527                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.388189                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.076831                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    102877940     79.35%     79.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17410906     13.43%     92.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4290439      3.31%     96.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1951159      1.51%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       651145      0.50%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1102855      0.85%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       236118      0.18%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        45960      0.04%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1078005      0.83%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    129644527                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               10714                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50210146                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10804174                       # Number of loads committed
system.cpu1.commit.membars                     100558                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       100558      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35198699     69.94%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10805740     21.47%     91.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4221167      8.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         50326584                       # Class of committed instruction
system.cpu1.commit.refs                      15026907                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   50259716                       # Number of Instructions Simulated
system.cpu1.committedOps                     50326584                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.740324                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.740324                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             47057954                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                26493                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            26126403                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             102330187                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12167935                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 73653730                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2261874                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                51721                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1153321                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   33193456                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11053399                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    122499598                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                62108                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     115794280                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4574824                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.241007                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11507793                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          29441830                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.840747                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         136294814                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.853829                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.765021                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                45152087     33.13%     33.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                69773503     51.19%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                18522436     13.59%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2513935      1.84%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   54179      0.04%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   10045      0.01%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  192855      0.14%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   17945      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   57829      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           136294814                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1433110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2637773                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22080682                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.594885                       # Inst execution rate
system.cpu1.iew.exec_refs                    27148422                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6917468                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               35251147                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19888223                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             77989                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1160781                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8316214                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           94380309                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20230954                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1657083                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             81932232                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 91603                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2377320                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2261874                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2714550                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       119484                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              83                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      9084049                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4093481                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       947790                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1689983                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 41734097                       # num instructions consuming a value
system.cpu1.iew.wb_count                     76183170                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.730029                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30467105                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.553143                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      77655416                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               118724472                       # number of integer regfile reads
system.cpu1.int_regfile_writes               48602452                       # number of integer regfile writes
system.cpu1.ipc                              0.364920                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.364920                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           101072      0.12%      0.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             56035267     67.04%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 443      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20388695     24.39%     91.55% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            7063558      8.45%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              83589315                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     838441                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010030                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 730311     87.10%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     87.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                106325     12.68%     99.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1805      0.22%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              84326684                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         304731257                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     76183170                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        138434042                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  94141636                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 83589315                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             238673                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       44053725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           419372                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        101661                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     25851622                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    136294814                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.613298                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.948995                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           78787766     57.81%     57.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           41989473     30.81%     88.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10198867      7.48%     96.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2142091      1.57%     97.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2142624      1.57%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             189275      0.14%     99.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             676636      0.50%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             145508      0.11%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              22574      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      136294814                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.606916                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           100099                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            7255                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19888223                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8316214                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    514                       # number of misc regfile reads
system.cpu1.numCycles                       137727924                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18348844                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               38745754                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             31995239                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                359477                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14471425                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1054831                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1744                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            147387821                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              98763955                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           61695614                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 71762713                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 43308                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2261874                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2400092                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                29700375                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       147387821                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       6652956                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             79838                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2444519                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         80023                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   222969572                       # The number of ROB reads
system.cpu1.rob.rob_writes                  195463231                       # The number of ROB writes
system.cpu1.timesIdled                          15355                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2064361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4105791                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        39111                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        24350                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2125257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1955023                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4250987                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1979373                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1590773                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       924159                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1117364                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2113                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1232                       # Transaction distribution
system.membus.trans_dist::ReadExReq            470069                       # Transaction distribution
system.membus.trans_dist::ReadExResp           470054                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1590774                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            80                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6166618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6166618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    191039104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               191039104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2691                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2064268                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2064268    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2064268                       # Request fanout histogram
system.membus.respLayer1.occupancy        10994854000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8323549502                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    78085439500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    78085439500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                220                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          110                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2719622.727273                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   8950089.649027                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          110    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     59699000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            110                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    77786281000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    299158500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9107806                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9107806                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9107806                       # number of overall hits
system.cpu0.icache.overall_hits::total        9107806                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76769                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76769                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76769                       # number of overall misses
system.cpu0.icache.overall_misses::total        76769                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5273045495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5273045495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5273045495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5273045495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      9184575                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9184575                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      9184575                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9184575                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008358                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008358                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008358                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008358                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 68687.171840                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68687.171840                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 68687.171840                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68687.171840                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        20339                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              304                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.904605                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71685                       # number of writebacks
system.cpu0.icache.writebacks::total            71685                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5058                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5058                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5058                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5058                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71711                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71711                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71711                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71711                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4909901495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4909901495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4909901495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4909901495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.007808                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007808                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.007808                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007808                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68467.898858                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68467.898858                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68467.898858                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68467.898858                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71685                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9107806                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9107806                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76769                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76769                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5273045495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5273045495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      9184575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9184575                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008358                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008358                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 68687.171840                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68687.171840                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5058                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5058                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71711                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71711                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4909901495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4909901495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.007808                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007808                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68467.898858                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68467.898858                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.992510                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9180941                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71742                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           127.971634                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.992510                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999766                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999766                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18440860                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18440860                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14466779                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14466779                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14466779                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14466779                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11370837                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11370837                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11370837                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11370837                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 834654401013                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 834654401013                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 834654401013                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 834654401013                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     25837616                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25837616                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     25837616                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25837616                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.440088                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.440088                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.440088                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.440088                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73403.074990                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73403.074990                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73403.074990                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73403.074990                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4092702                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      3874543                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            68144                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          49434                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.059609                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.378100                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1044995                       # number of writebacks
system.cpu0.dcache.writebacks::total          1044995                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10323833                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10323833                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10323833                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10323833                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1047004                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1047004                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1047004                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1047004                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  99337851913                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  99337851913                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  99337851913                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  99337851913                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040522                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040522                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040522                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040522                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 94878.197135                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94878.197135                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 94878.197135                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94878.197135                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1044995                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11725411                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11725411                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9010345                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9010345                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 675953855000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 675953855000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20735756                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20735756                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.434532                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.434532                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 75019.752851                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 75019.752851                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8219862                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8219862                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       790483                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       790483                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  75926443500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  75926443500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038122                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038122                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 96050.697485                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96050.697485                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2741368                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2741368                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2360492                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2360492                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 158700546013                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 158700546013                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5101860                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5101860                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.462673                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.462673                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67231.977915                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67231.977915                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2103971                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2103971                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       256521                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       256521                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  23411408413                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  23411408413                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050280                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050280                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91265.075425                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91265.075425                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32790                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32790                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          666                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          666                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     20980500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     20980500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        33456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        33456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.019907                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019907                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31502.252252                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31502.252252                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          577                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          577                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           89                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           89                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1668000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1668000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002660                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002660                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18741.573034                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18741.573034                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        32033                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        32033                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          926                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          926                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8618000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8618000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        32959                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        32959                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.028096                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.028096                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9306.695464                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9306.695464                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          922                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          922                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7697000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7697000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027974                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027974                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8348.156182                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8348.156182                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1412                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1412                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          706                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          706                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      8354500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      8354500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2118                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2118                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.333333                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 11833.569405                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 11833.569405                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          706                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          706                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      7648500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      7648500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 10833.569405                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 10833.569405                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.980257                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           15582283                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1046672                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.887456                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.980257                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999383                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999383                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         52858938                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        52858938                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14594                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               22519                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3613                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               17525                       # number of demand (read+write) hits
system.l2.demand_hits::total                    58251                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14594                       # number of overall hits
system.l2.overall_hits::.cpu0.data              22519                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3613                       # number of overall hits
system.l2.overall_hits::.cpu1.data              17525                       # number of overall hits
system.l2.overall_hits::total                   58251                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             57100                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1021669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11214                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            973240                       # number of demand (read+write) misses
system.l2.demand_misses::total                2063223                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            57100                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1021669                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11214                       # number of overall misses
system.l2.overall_misses::.cpu1.data           973240                       # number of overall misses
system.l2.overall_misses::total               2063223                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4633244500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  97410768500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    958009000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  92884173500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     195886195500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4633244500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  97410768500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    958009000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  92884173500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    195886195500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1044188                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14827                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          990765                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2121474                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1044188                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14827                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         990765                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2121474                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.796440                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.978434                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.756323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.982312                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.972542                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.796440                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.978434                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.756323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.982312                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.972542                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81142.635727                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95344.743258                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85429.730694                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 95438.096975                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94941.843659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81142.635727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95344.743258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85429.730694                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 95438.096975                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94941.843659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              924158                       # number of writebacks
system.l2.writebacks::total                    924158                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1464                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            260                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            431                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2281                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1464                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           260                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           431                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2281                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        55636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1021409                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10783                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       973114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2060942                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        55636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1021409                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10783                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       973114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2060942                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3974172003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  87177347502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    826171504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  83143468007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 175121159016                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3974172003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  87177347502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    826171504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  83143468007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 175121159016                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.776020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.978185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.727254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.982184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.971467                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.776020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.978185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.727254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.982184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.971467                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71431.663006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85350.087479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76617.963832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 85440.624641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84971.415506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71431.663006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85350.087479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76617.963832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 85440.624641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84971.415506                       # average overall mshr miss latency
system.l2.replacements                        4018113                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       934228                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           934228                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       934228                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       934228                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1154528                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1154528                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1154528                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1154528                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   50                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           259                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                390                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1042500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       862000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1904500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          142                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          298                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              440                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.922535                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.869128                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.886364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7958.015267                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3328.185328                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4883.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          131                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          259                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           390                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2620000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      5094500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7714500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.922535                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.869128                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.886364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19669.884170                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19780.769231                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           201                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                220                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          102                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           62                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              164                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       301000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       121500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       422500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          303                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           81                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            384                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.336634                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.765432                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.427083                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2950.980392                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1959.677419                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2576.219512                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          102                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           62                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          164                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2047000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1254500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3301500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.336634                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.765432                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.427083                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20068.627451                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20233.870968                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20131.097561                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             3629                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2483                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6112                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         252127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         218043                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              470170                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  22962575000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  19861282000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   42823857000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       255756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       220526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            476282                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.985811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.988741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91075.430240                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91088.831102                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91081.644937                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       252126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       218043                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         470169                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  20441230000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  17680852000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  38122082000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.985807                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.988741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 81075.454336                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 81088.831102                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81081.657872                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14594                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3613                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18207                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        57100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11214                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            68314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4633244500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    958009000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5591253500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          86521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.796440                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.756323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.789566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81142.635727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85429.730694                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81846.378488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1464                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          431                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1895                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        55636                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10783                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        66419                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3974172003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    826171504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4800343507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.776020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.727254                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.767663                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71431.663006                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76617.963832                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72273.649212                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        18890                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        15042                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       769542                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       755197                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1524739                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  74448193500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  73022891500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 147471085000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       788432                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       770239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558671                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.976041                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.980471                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.978230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96743.509126                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96693.831543                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96718.904022                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          259                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          126                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          385                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       769283                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       755071                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1524354                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  66736117502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  65462616007                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 132198733509                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.975713                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.980307                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.977983                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86751.062355                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86697.298674                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86724.431142                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu1.data           50                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                50                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           47                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              80                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           33                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           97                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           130                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.484536                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.615385                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           47                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           80                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       670500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       919000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1589500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.484536                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.615385                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20318.181818                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19553.191489                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19868.750000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999639                       # Cycle average of tags in use
system.l2.tags.total_refs                     4208411                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4018227                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.047330                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.001625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.455521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       16.749424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.198057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       14.595012                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.484400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.022743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.261710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.228047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37707635                       # Number of tag accesses
system.l2.tags.data_accesses                 37707635                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3560704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      65362816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        690112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      62279296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          131892928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3560704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       690112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4250816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59146176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59146176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          55636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1021294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         973114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2060827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       924159                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             924159                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         45600102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        837067915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8837909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        797578862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1689084788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     45600102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8837909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         54438011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      757454608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            757454608                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      757454608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        45600102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       837067915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8837909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       797578862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2446539396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    922657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     55637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1017224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    971754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000111844500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        55401                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        55401                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4607165                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             870040                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2060828                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     924159                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2060828                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   924159                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5430                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1502                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            130542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            126548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            124305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            142645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            130037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            131118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            123439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            128386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            123871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           144964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           131619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           125971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           122210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           123664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56369                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  51436887250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10276990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             89975599750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25025.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43775.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1291169                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  841369                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2060828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               924159                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  889324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  717330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  299289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  100444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   33922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   10803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  50044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  58634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  62009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  61789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  60813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  59727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  59401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  60325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  57882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  55996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       845520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    225.418715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.014469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.146657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       437494     51.74%     51.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       262524     31.05%     82.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11576      1.37%     84.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8713      1.03%     85.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7218      0.85%     86.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5696      0.67%     86.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4598      0.54%     87.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4295      0.51%     87.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       103406     12.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       845520                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        55401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.100106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.611451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.865216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1530      2.76%      2.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         26992     48.72%     51.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          9772     17.64%     69.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63         10005     18.06%     87.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          5839     10.54%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           478      0.86%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          288      0.52%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          174      0.31%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           85      0.15%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           48      0.09%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           47      0.08%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           27      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           28      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           30      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           37      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           16      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         55401                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        55401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.654302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.603868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.361959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43053     77.71%     77.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1656      2.99%     80.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3264      5.89%     86.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3410      6.16%     92.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2588      4.67%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1200      2.17%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              150      0.27%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               60      0.11%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         55401                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              131545472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  347520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59050560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               131892992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59146176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1684.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       756.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1689.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    757.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   78085419000                       # Total gap between requests
system.mem_ctrls.avgGap                      26159.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3560768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     65102336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       690112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     62192256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59050560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 45600921.539283901453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 833732081.382470726967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8837908.890811838210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 796464185.874243497849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 756230103.564954638481                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        55637                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1021294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10783                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       973114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       924159                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1676345750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  44991463000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    379545500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  42928245500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1942548224250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30130.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44053.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35198.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     44114.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2101963.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2973974220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1580700990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7313209260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2422883880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6164224560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33349862100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1900714560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55705569570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        713.392534                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4427467250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2607540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71050432250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3063074280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1628047410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7362332460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2393427420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6164224560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31469236020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3484399680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55564741830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        711.589026                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7908601500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2607540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67569298000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                520                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          261                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    35331829.501916                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   53963596.280312                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          261    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    301295000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            261                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    68863832000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9221607500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11037729                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11037729                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11037729                       # number of overall hits
system.cpu1.icache.overall_hits::total       11037729                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15670                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15670                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15670                       # number of overall misses
system.cpu1.icache.overall_misses::total        15670                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1092952499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1092952499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1092952499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1092952499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11053399                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11053399                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11053399                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11053399                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001418                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001418                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001418                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001418                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69748.085450                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69748.085450                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69748.085450                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69748.085450                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    27.125000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14827                       # number of writebacks
system.cpu1.icache.writebacks::total            14827                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          843                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          843                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          843                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          843                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14827                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14827                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14827                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14827                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1022385499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1022385499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1022385499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1022385499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001341                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001341                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001341                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001341                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68954.306266                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68954.306266                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68954.306266                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68954.306266                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14827                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11037729                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11037729                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15670                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15670                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1092952499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1092952499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11053399                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11053399                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001418                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001418                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69748.085450                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69748.085450                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          843                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          843                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14827                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14827                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1022385499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1022385499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001341                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001341                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68954.306266                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68954.306266                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11297850                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14859                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           760.337169                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         22121625                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        22121625                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     12191526                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12191526                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     12191526                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12191526                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     11489825                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11489825                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     11489825                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11489825                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 839550244864                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 839550244864                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 839550244864                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 839550244864                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23681351                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23681351                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23681351                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23681351                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.485185                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.485185                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.485185                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.485185                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 73069.019316                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73069.019316                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 73069.019316                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73069.019316                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2687052                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      6147128                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39362                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          86240                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.265129                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.279314                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       990075                       # number of writebacks
system.cpu1.dcache.writebacks::total           990075                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10497214                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10497214                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10497214                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10497214                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       992611                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       992611                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       992611                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       992611                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  94658602443                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  94658602443                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  94658602443                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  94658602443                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.041915                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.041915                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.041915                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.041915                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95363.241434                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95363.241434                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95363.241434                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95363.241434                       # average overall mshr miss latency
system.cpu1.dcache.replacements                990075                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10162298                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10162298                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9332260                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9332260                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 694975023000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 694975023000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19494558                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19494558                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.478711                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.478711                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74470.173677                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74470.173677                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8560735                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8560735                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       771525                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       771525                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  74426163000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  74426163000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039576                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039576                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96466.301157                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96466.301157                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2029228                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2029228                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2157565                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2157565                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 144575221864                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 144575221864                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4186793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4186793                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.515326                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.515326                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67008.512774                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67008.512774                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1936479                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1936479                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221086                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221086                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  20232439443                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  20232439443                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052806                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052806                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91513.888003                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91513.888003                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        34115                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        34115                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          439                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          439                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28359000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28359000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        34554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        34554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.012705                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.012705                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 64599.088838                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 64599.088838                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          186                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          186                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          253                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          253                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15449500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15449500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.007322                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007322                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 61065.217391                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61065.217391                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        33822                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        33822                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          536                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          536                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      4107000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4107000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        34358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        34358                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.015600                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.015600                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7662.313433                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7662.313433                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          533                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          533                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3576000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3576000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.015513                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.015513                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6709.193246                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6709.193246                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          838                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            838                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          728                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          728                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      8526000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      8526000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1566                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1566                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.464879                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.464879                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11711.538462                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11711.538462                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          728                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          728                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      7798000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      7798000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.464879                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.464879                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10711.538462                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10711.538462                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.733966                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           13256968                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           992758                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.353675                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.733966                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.991686                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991686                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48496387                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48496387                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  78085439500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1648889                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1858386                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1187354                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3093955                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2048                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1452                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3500                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           476883                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          476884                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         86537                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1562352                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          130                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          130                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       215089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3138387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2975459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6373416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9176256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133707776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1897856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126773760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271555648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4025090                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59421376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6147518                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.332835                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.479560                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4125756     67.11%     67.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1997412     32.49%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  24350      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6147518                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4247081488                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1571180582                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108313001                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1489846718                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22469042                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
