// Seed: 1648841667
`define pp_3 0
`default_nettype id_2
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  initial begin
    #1;
    id_2 <= 1 & 1;
    id_1[1 : 1] <= id_2;
    #1;
  end
  logic id_3;
endmodule
module module_1 (
    input logic id_0
    , id_3,
    output id_1
);
  assign id_2 = 1'h0;
  logic id_4;
  logic id_5;
endmodule
