# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name layer15_out_2_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_2_V \
    op interface \
    ports { layer15_out_2_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name layer15_out_6_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_6_V \
    op interface \
    ports { layer15_out_6_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name layer15_out_7_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_7_V \
    op interface \
    ports { layer15_out_7_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name layer15_out_12_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_12_V \
    op interface \
    ports { layer15_out_12_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name layer15_out_16_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_16_V \
    op interface \
    ports { layer15_out_16_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name layer15_out_17_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_17_V \
    op interface \
    ports { layer15_out_17_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name layer15_out_22_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_22_V \
    op interface \
    ports { layer15_out_22_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name layer15_out_26_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_26_V \
    op interface \
    ports { layer15_out_26_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name layer15_out_27_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_27_V \
    op interface \
    ports { layer15_out_27_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name layer15_out_32_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_32_V \
    op interface \
    ports { layer15_out_32_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name layer15_out_36_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_36_V \
    op interface \
    ports { layer15_out_36_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name layer15_out_37_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_37_V \
    op interface \
    ports { layer15_out_37_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name layer15_out_42_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_42_V \
    op interface \
    ports { layer15_out_42_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name layer15_out_46_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_46_V \
    op interface \
    ports { layer15_out_46_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name layer15_out_47_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_47_V \
    op interface \
    ports { layer15_out_47_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name layer15_out_52_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_52_V \
    op interface \
    ports { layer15_out_52_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name layer15_out_56_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_56_V \
    op interface \
    ports { layer15_out_56_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name layer15_out_57_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_57_V \
    op interface \
    ports { layer15_out_57_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name layer15_out_62_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_62_V \
    op interface \
    ports { layer15_out_62_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name layer15_out_66_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_66_V \
    op interface \
    ports { layer15_out_66_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name layer15_out_67_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_67_V \
    op interface \
    ports { layer15_out_67_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name layer15_out_72_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_72_V \
    op interface \
    ports { layer15_out_72_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name layer15_out_76_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_76_V \
    op interface \
    ports { layer15_out_76_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name layer15_out_77_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_77_V \
    op interface \
    ports { layer15_out_77_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name layer15_out_82_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_82_V \
    op interface \
    ports { layer15_out_82_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name layer15_out_86_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_86_V \
    op interface \
    ports { layer15_out_86_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name layer15_out_87_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_87_V \
    op interface \
    ports { layer15_out_87_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name layer15_out_92_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_92_V \
    op interface \
    ports { layer15_out_92_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name layer15_out_96_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_96_V \
    op interface \
    ports { layer15_out_96_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name layer15_out_97_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer15_out_97_V \
    op interface \
    ports { layer15_out_97_V { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


