2013-07-23_16-39-24 ==> Run tests:  test3  test7
2013-07-23_16-39-24 ==> Start  =========================================
2013-07-23_16-39-24 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :      0       0
F2: Level-shifting Translator Bits, FPGA logic/IO :      0       0
F3: Block RAM, FPGA logic/IO                      :      0       0
F4a: Finisar - Rx SEU / Cannot-Write Reset        :      0       0
F4b: Finisar - Tx SEU / Cannot-Retrieve Reset     :      0       0
F5: Triple Voting, SEU Mitigation                 :      0       0
F7: Resend BRAMs                                  :      0       0
2013-07-23_16-39-24 ==> (Re)Initializing RAM Page Tests
