-- Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

-- DATE "12/13/2016 17:13:32"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	elevator_top IS
    PORT (
	CLOCK_50 : IN std_logic;
	Hex_Link : OUT std_logic_vector(41 DOWNTO 0);
	KEY : IN std_logic;
	SW : IN std_logic_vector(8 DOWNTO 0)
	);
END elevator_top;

-- Design Ports Information
-- Hex_Link[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[7]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[8]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[9]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[10]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[11]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[12]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[13]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[14]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[15]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[16]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[17]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[18]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[19]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[20]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[21]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[22]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[23]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[24]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[25]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[26]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[27]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[28]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[29]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[30]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[31]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[32]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[33]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[34]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[35]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[36]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[37]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[38]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[39]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[40]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Hex_Link[41]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF elevator_top IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_Hex_Link : std_logic_vector(41 DOWNTO 0);
SIGNAL ww_KEY : std_logic;
SIGNAL ww_SW : std_logic_vector(8 DOWNTO 0);
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \count1|Add0~97_sumout\ : std_logic;
SIGNAL \count1|Add0~98\ : std_logic;
SIGNAL \count1|Add0~33_sumout\ : std_logic;
SIGNAL \count1|Add0~34\ : std_logic;
SIGNAL \count1|Add0~29_sumout\ : std_logic;
SIGNAL \count1|Add0~30\ : std_logic;
SIGNAL \count1|Add0~25_sumout\ : std_logic;
SIGNAL \count1|Add0~26\ : std_logic;
SIGNAL \count1|Add0~21_sumout\ : std_logic;
SIGNAL \count1|Add0~22\ : std_logic;
SIGNAL \count1|Add0~17_sumout\ : std_logic;
SIGNAL \count1|Add0~18\ : std_logic;
SIGNAL \count1|Add0~9_sumout\ : std_logic;
SIGNAL \count1|Add0~10\ : std_logic;
SIGNAL \count1|Add0~13_sumout\ : std_logic;
SIGNAL \count1|Add0~14\ : std_logic;
SIGNAL \count1|Add0~5_sumout\ : std_logic;
SIGNAL \count1|Add0~6\ : std_logic;
SIGNAL \count1|Add0~57_sumout\ : std_logic;
SIGNAL \count1|Add0~58\ : std_logic;
SIGNAL \count1|Add0~65_sumout\ : std_logic;
SIGNAL \count1|Add0~66\ : std_logic;
SIGNAL \count1|Add0~105_sumout\ : std_logic;
SIGNAL \count1|Add0~106\ : std_logic;
SIGNAL \count1|Add0~69_sumout\ : std_logic;
SIGNAL \count1|Add0~70\ : std_logic;
SIGNAL \count1|Add0~89_sumout\ : std_logic;
SIGNAL \count1|Add0~90\ : std_logic;
SIGNAL \count1|Add0~93_sumout\ : std_logic;
SIGNAL \count1|Add0~94\ : std_logic;
SIGNAL \count1|Add0~109_sumout\ : std_logic;
SIGNAL \count1|Add0~110\ : std_logic;
SIGNAL \count1|Add0~1_sumout\ : std_logic;
SIGNAL \count1|Add0~2\ : std_logic;
SIGNAL \count1|Add0~37_sumout\ : std_logic;
SIGNAL \count1|Equal0~1_combout\ : std_logic;
SIGNAL \count1|Add0~38\ : std_logic;
SIGNAL \count1|Add0~41_sumout\ : std_logic;
SIGNAL \count1|Add0~42\ : std_logic;
SIGNAL \count1|Add0~45_sumout\ : std_logic;
SIGNAL \count1|Add0~46\ : std_logic;
SIGNAL \count1|Add0~49_sumout\ : std_logic;
SIGNAL \count1|Add0~50\ : std_logic;
SIGNAL \count1|Add0~53_sumout\ : std_logic;
SIGNAL \count1|Add0~54\ : std_logic;
SIGNAL \count1|Add0~101_sumout\ : std_logic;
SIGNAL \count1|Equal0~4_combout\ : std_logic;
SIGNAL \count1|Add0~102\ : std_logic;
SIGNAL \count1|Add0~73_sumout\ : std_logic;
SIGNAL \count1|Add0~74\ : std_logic;
SIGNAL \count1|Add0~77_sumout\ : std_logic;
SIGNAL \count1|Add0~78\ : std_logic;
SIGNAL \count1|Add0~85_sumout\ : std_logic;
SIGNAL \count1|Add0~86\ : std_logic;
SIGNAL \count1|Add0~81_sumout\ : std_logic;
SIGNAL \count1|Add0~82\ : std_logic;
SIGNAL \count1|Add0~61_sumout\ : std_logic;
SIGNAL \count1|Equal0~2_combout\ : std_logic;
SIGNAL \count1|Equal0~0_combout\ : std_logic;
SIGNAL \count1|Equal0~3_combout\ : std_logic;
SIGNAL \rtl~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Selector1~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|current_state.up~q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Selector3~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|current_state.loading~q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Selector1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Selector2~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_current_floor~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_current_floor[0]~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_current_floor[2]~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_current_floor[3]~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|Decoder1~13_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder0~12_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|Equal1~0_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ : std_logic;
SIGNAL \M_control|LessThan0~0_combout\ : std_logic;
SIGNAL \M_control|input~6_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~8_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|current_state.idle~q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|floor_call~q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Selector1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Selector2~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Selector2~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|current_state.down~q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Selector3~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|current_state.loading~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Selector1~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Selector1~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|current_state.up~q\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_current_floor[0]~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_current_floor[2]~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_current_floor[3]~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|Decoder1~13_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|Decoder1~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder0~2_combout\ : std_logic;
SIGNAL \KEY~input_o\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|Equal1~0_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~10_combout\ : std_logic;
SIGNAL \M_control|LessThan1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|current_state.down~q\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~9_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder0~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~16_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|Decoder1~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~17_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|Decoder1~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder0~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~9_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder0~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|Decoder1~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~15_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|Decoder1~5_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder0~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~11_combout\ : std_logic;
SIGNAL \M_control|Mux0~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|Decoder1~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder0~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~5_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|Decoder1~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder0~5_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~13_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|Decoder1~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|Decoder1~9_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder0~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~18_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~19_combout\ : std_logic;
SIGNAL \M_control|Mux0~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder0~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~30_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|Decoder1~15_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~31_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder0~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~22_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|Decoder1~11_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~23_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|Decoder1~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder0~9_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~20_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~21_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|Decoder1~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder0~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~3_combout\ : std_logic;
SIGNAL \M_control|Mux0~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|LessThan31~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder0~15_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~32_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~33_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|Decoder1~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder0~11_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~24_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~25_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~26_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~27_combout\ : std_logic;
SIGNAL \M_control|Mux0~3_combout\ : std_logic;
SIGNAL \M_control|Mux0~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~22_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder0~13_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Selector3~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|current_state.loading~q\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Selector2~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_current_floor~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_current_floor[0]~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_current_floor[2]~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_current_floor[3]~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder1~9_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder1~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array~13_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder1~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder1~11_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array~9_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Mux0~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|destination~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder1~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array~8_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|LessThan31~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array~6_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Mux0~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder1~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder1~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array~16_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder1~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder1~5_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array~14_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Mux0~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder1~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder1~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array~15_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder1~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder1~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array~11_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Mux0~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Mux0~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array~5_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~30_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~27_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~28_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~32_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~33_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~62_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|LessThan30~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|destination~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~70_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~29_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~68_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|LessThan27~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~69_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~31_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~65_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~34_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~63_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~64_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~66_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~67_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~71_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~26_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~24_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~22_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~23_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~25_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~35_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~36_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Add1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~59_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~56_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~57_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~74_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~60_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~61_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~75_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~58_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~81_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~77_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|destination~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|destination~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|destination~q\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Selector2~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Selector1~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|current_state.up~q\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Selector1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_current_floor~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder1~13_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~9_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~11_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~13_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~7_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Mux1~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~24_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~25_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~26_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~27_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~20_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~21_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Mux1~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~32_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~33_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~30_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~31_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Mux1~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~18_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~19_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~15_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~5_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~16_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~17_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Mux1~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Mux1~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~28_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~29_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~30_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~31_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~28_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~29_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Mux2~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~16_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~17_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~15_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~5_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~18_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~19_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Mux2~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~20_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~21_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~22_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~23_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~24_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~25_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~26_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~27_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Mux2~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~9_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~11_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~13_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Mux2~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Mux2~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~32_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~33_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~13_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~14_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~20_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|floor_call~q\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Selector0~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|current_state.idle~q\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up~23_combout\ : std_logic;
SIGNAL \M_control|Mux2~2_combout\ : std_logic;
SIGNAL \M_control|Mux2~1_combout\ : std_logic;
SIGNAL \M_control|Mux2~3_combout\ : std_logic;
SIGNAL \M_control|Mux2~0_combout\ : std_logic;
SIGNAL \M_control|Mux2~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|LessThan31~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~32_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~33_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|Decoder1~11_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~24_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~25_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|Decoder1~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~26_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~27_combout\ : std_logic;
SIGNAL \M_control|Mux1~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~20_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|Decoder1~9_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~21_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~22_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|Decoder1~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~23_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|destination~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|Decoder1~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~30_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~31_combout\ : std_logic;
SIGNAL \M_control|Mux1~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|Decoder1~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~16_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~17_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|Decoder1~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~11_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|Decoder1~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~15_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|Decoder1~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~9_combout\ : std_logic;
SIGNAL \M_control|Mux1~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|Decoder1~5_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~13_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~5_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|Decoder1~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~18_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~19_combout\ : std_logic;
SIGNAL \M_control|Mux1~2_combout\ : std_logic;
SIGNAL \M_control|Mux1~4_combout\ : std_logic;
SIGNAL \M_control|check2~0_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \M_control|input~1_combout\ : std_logic;
SIGNAL \M_control|input~2_combout\ : std_logic;
SIGNAL \M_control|input~5_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~0_combout\ : std_logic;
SIGNAL \M_control|LessThan2~0_combout\ : std_logic;
SIGNAL \M_control|input~0_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~18_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~19_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~20_combout\ : std_logic;
SIGNAL \M_control|input~3_combout\ : std_logic;
SIGNAL \M_control|input~4_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~6_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~16_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~17_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~6_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~9_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~7_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~10_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~8_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~5_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~11_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~12_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~7_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~29_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~30_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~31_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|LessThan19~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~24_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~25_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~23_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~33_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~32_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~26_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~27_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~28_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~8_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~9_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~11_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~13_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~12_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~14_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~20_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~10_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~21_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~22_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~15_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~16_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~17_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~51_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~16_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~73_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|LessThan26~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~38_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~76_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~37_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~39_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~15_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~18_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~19_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~42_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~41_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~37_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~5_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~6_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~21_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|Decoder1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|LessThan21~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~40_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~41_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~72_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~47_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~46_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~48_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~42_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~43_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~44_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~45_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~49_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~50_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~52_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~53_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~18_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~19_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~54_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|check_destination_bits~55_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|i_direction~q\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|floor_stop~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|floor_stop~q\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|Selector2~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|current_state.down~q\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|Equal1~0_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~13_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~15_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~11_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~12_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~14_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~5_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~7_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Mux1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Mux1~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Mux1~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Mux1~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Mux1~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~28_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up~29_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~9_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~13_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~11_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~7_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Mux2~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~18_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~19_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~16_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~17_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~5_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~15_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Mux2~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~24_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~25_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~20_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~21_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~22_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~23_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Mux2~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~32_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~33_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~30_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~31_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Mux2~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Mux2~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~28_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~29_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~13_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~9_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~7_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~8_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~10_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~6_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~5_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~11_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~12_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~14_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~20_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~15_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~16_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|LessThan27~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~19_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~18_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~42_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~41_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~37_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~17_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|LessThan30~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~5_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~6_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~21_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_destination_array~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_destination_array~16_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_destination_array~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_destination_array~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_destination_array~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_destination_array~9_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_destination_array~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_destination_array~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_destination_array~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_destination_array~6_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~22_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~23_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_destination_array~11_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_destination_array~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_destination_array~13_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~24_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~25_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_destination_array~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_destination_array~15_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~26_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~7_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Add1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~35_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~36_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~11_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~20_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~10_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~12_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~13_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~14_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~22_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~21_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~15_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~16_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~17_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|LessThan19~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~27_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~34_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~28_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~27_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~26_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~28_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~8_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~30_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~29_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~29_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~30_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~32_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~31_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~31_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~32_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~33_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~24_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~25_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~23_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~33_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~9_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|LessThan26~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~76_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~37_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~73_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~38_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~39_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~51_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~52_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~53_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~18_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~19_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~54_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~72_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~46_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~47_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~48_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|Decoder1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|LessThan21~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~40_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~41_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~42_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~43_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~44_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~45_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~49_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~50_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~55_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_direction~q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|floor_stop~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|floor_stop~q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_current_floor~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_current_floor~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|Decoder1~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_destination_array~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Mux0~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Mux0~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Mux0~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Mux0~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Mux0~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_destination_array~5_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~62_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~70_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|destination~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~65_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~66_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~63_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~64_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~67_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~68_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~69_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~71_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~59_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~57_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~56_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~74_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~61_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~60_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~75_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~58_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~81_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|check_destination_bits~77_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|destination~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|destination~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|destination~q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|current_state.loading~q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|Selector0~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~26_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down~27_combout\ : std_logic;
SIGNAL \M_control|Mux4~3_combout\ : std_logic;
SIGNAL \M_control|Mux4~1_combout\ : std_logic;
SIGNAL \M_control|Mux4~0_combout\ : std_logic;
SIGNAL \M_control|Mux4~2_combout\ : std_logic;
SIGNAL \M_control|Mux4~4_combout\ : std_logic;
SIGNAL \M_control|Mux5~2_combout\ : std_logic;
SIGNAL \M_control|Mux5~0_combout\ : std_logic;
SIGNAL \M_control|Mux5~3_combout\ : std_logic;
SIGNAL \M_control|Mux5~1_combout\ : std_logic;
SIGNAL \M_control|Mux5~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~28_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|Decoder1~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~29_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~30_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~31_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~32_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~33_combout\ : std_logic;
SIGNAL \M_control|Mux3~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~26_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~27_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~22_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~23_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~24_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~25_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~20_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~21_combout\ : std_logic;
SIGNAL \M_control|Mux3~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~11_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~13_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~9_combout\ : std_logic;
SIGNAL \M_control|Mux3~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~5_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~18_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~19_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~15_combout\ : std_logic;
SIGNAL \M_control|Mux3~2_combout\ : std_logic;
SIGNAL \M_control|Mux3~4_combout\ : std_logic;
SIGNAL \M_control|check2~1_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~2_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~1_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~3_combout\ : std_logic;
SIGNAL \M_control|check4~1_combout\ : std_logic;
SIGNAL \M_control|check4~0_combout\ : std_logic;
SIGNAL \M_control|i_enable_floor_control~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_destination_array~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_destination_array~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_destination_array~13_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_destination_array~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_destination_array~9_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Mux0~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_destination_array~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_destination_array~5_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_destination_array~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_destination_array~6_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Mux0~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_destination_array~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_destination_array~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_destination_array~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Mux0~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_destination_array~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_destination_array~15_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_destination_array~11_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_destination_array~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Mux0~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Mux0~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_destination_array~16_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Add1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|destination~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~24_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~22_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~23_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~25_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~35_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~19_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~65_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~60_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~61_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~68_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~77_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~76_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~63_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|LessThan19~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~64_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~62_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~69_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~72_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~27_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~33_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~28_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~32_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~55_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|destination~7_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~58_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~57_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~56_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~59_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|destination~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~29_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~30_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~31_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~71_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|destination~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|destination~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|destination~q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|floor_stop~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|floor_stop~q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Selector2~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Selector2~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~16_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~17_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Mux2~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Mux2~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Mux2~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Mux2~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Mux2~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~7_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~6_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~10_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~9_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~8_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~5_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~11_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~12_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~13_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~14_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~15_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|LessThan30~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~5_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~16_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~18_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~44_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~19_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~45_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~40_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|LessThan27~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~17_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~6_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~21_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~31_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~8_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~9_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~34_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~35_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~10_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~33_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~30_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~28_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~29_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~27_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~36_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~32_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~11_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~7_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~34_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~16_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~14_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~13_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~15_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~24_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~25_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~23_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~26_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~12_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~18_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~17_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~20_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~50_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~21_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~22_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~51_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~52_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~53_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|LessThan26~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~70_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~36_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~67_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~37_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~38_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|LessThan21~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~41_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|Decoder1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~42_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~43_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~44_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~66_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~45_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~46_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~47_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~39_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~40_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~48_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~49_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~54_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_direction~q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|i_current_floor~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Mux1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Mux1~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Mux1~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Mux1~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Mux1~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~28_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up~29_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|check_destination_bits~20_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|floor_call~q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|Selector0~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|current_state.idle~q\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|Mux6~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|segs[0]~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|Mux5~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|Mux5~1_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|Mux4~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|Mux4~1_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|Mux3~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|segs[3]~1_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|Mux2~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|segs[4]~2_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|Mux1~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|segs[5]~3_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|Mux0~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|segs[6]~4_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|Mux6~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|segs[0]~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|Mux5~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|Mux5~1_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|Mux4~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|Mux4~1_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|Mux3~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|segs[3]~1_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|Mux2~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|segs[4]~2_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|Mux1~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|segs[5]~3_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|Mux0~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|segs[6]~4_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|Mux6~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|segs[0]~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|Mux5~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|Mux5~1_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|Mux4~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|Mux4~1_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|Mux3~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|segs[3]~1_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|Mux2~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|segs[4]~2_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|Mux1~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|segs[5]~3_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|Mux0~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|segs[6]~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|i_destination_array\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_down\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \count1|i_count\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \Gen_state_mach:1:state_mach|i_current_floor\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_up\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Gen_state_mach:2:state_mach|i_current_floor\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Gen_state_mach:3:state_mach|i_current_floor\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Gen_floor_control:1:f_control|i_floor_call_array_up\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_up\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Gen_floor_control:1:f_control|i_destination_array\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Gen_floor_control:2:f_control|i_floor_call_array_down\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Gen_floor_control:2:f_control|i_destination_array\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Gen_floor_control:3:f_control|i_floor_call_array_down\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \M_control|i_enable_floor_control\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_current_state.loading~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_current_state.down~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_SW[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[4]~input_o\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~77_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~76_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~71_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_destination~7_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~45_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~44_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~42_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~41_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~42_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~41_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~20_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~19_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~18_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_destination~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~76_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~76_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~70_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~35_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~34_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~17_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~16_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~15_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~14_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~13_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~12_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_destination~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_destination~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~32_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~31_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~30_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~29_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_destination~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_destination~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~32_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~31_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~30_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~29_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~33_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~32_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~31_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~30_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~11_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~75_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~74_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~28_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~27_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~26_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~75_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~74_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~28_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~27_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~26_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_check4~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_destination~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~69_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~68_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~10_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~9_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~8_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~73_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~25_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~24_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~23_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~22_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~21_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~73_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~25_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~24_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~23_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~22_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~21_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~67_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~29_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~28_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~27_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~26_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~25_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~24_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~23_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~72_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~20_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~72_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~20_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~66_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~6_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~3_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~2_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_input~6_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~1_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control~0_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_input~5_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_input~4_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_input~3_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_input~2_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_input~1_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_check4~0_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_input~0_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_check2~1_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_check2~0_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~32_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~32_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~30_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~30_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder1~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~28_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~28_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder1~13_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~26_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~26_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder1~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~24_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~24_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder1~11_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~22_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~22_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder1~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~20_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~20_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder1~9_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~18_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~18_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder1~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~16_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~16_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder1~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder1~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder1~5_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder1~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder1~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder1~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder1~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\ : std_logic;
SIGNAL \M_control|ALT_INV_i_enable_floor_control\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~32_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~32_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~30_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~30_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_Decoder1~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~28_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~28_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_Decoder1~13_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~26_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~26_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_Decoder1~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~24_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~24_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_Decoder1~11_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~22_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~22_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_Decoder1~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~20_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~20_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_Decoder1~9_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~18_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~18_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_Decoder1~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~16_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~16_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_Decoder1~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_Decoder1~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_Decoder1~5_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_Decoder1~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_Decoder1~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_Decoder1~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_Decoder1~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~32_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~32_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder0~15_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~30_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~30_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder0~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_Decoder1~15_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~28_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~28_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder0~13_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_Decoder1~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~26_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~26_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder0~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_Decoder1~13_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~24_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~24_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder0~11_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_Decoder1~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~22_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~22_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder0~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_Decoder1~11_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~20_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~20_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder0~9_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_Decoder1~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~18_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~18_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder0~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_Decoder1~9_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~16_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~16_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder0~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_Decoder1~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~14_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder0~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_Decoder1~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~12_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder0~5_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_Decoder1~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~10_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder0~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_Decoder1~5_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~8_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder0~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_Decoder1~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~6_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder0~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_Decoder1~3_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~4_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder0~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_Decoder1~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~2_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_Decoder1~1_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~71_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~70_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~69_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~68_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~67_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~66_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~65_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~64_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~63_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_destination~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~62_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~61_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~60_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~59_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~58_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~57_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~56_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~54_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~53_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~52_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~19_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~18_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~51_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~50_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~49_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~48_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~47_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~46_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~45_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~44_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~43_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~42_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~41_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~40_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_LessThan21~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_Decoder1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~39_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~38_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~37_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_LessThan26~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~17_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~16_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~15_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~14_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~13_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~12_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~11_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~10_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~36_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~35_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~9_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~8_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~34_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~33_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~32_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~31_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~30_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~29_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~28_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~27_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_LessThan19~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~26_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~25_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~24_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~23_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~22_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~21_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~20_combout\ : std_logic;
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~6_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~5_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_LessThan30~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_LessThan31~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~19_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~18_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_LessThan27~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~17_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~16_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~15_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~14_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~13_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~12_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~11_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~10_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~9_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~8_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~7_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~6_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~5_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~71_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~70_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~69_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~68_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~67_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~66_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~65_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~64_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~63_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_destination~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~62_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~61_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~60_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~59_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~58_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~57_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~56_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~54_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~53_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~52_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~19_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~18_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~51_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~50_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~49_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~48_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~47_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~46_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~45_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~44_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~43_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~42_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~41_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~40_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_LessThan21~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_Decoder1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~39_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~38_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~37_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_LessThan26~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~17_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~16_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~15_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~14_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~13_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~12_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~11_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~10_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~36_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~35_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~9_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~8_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~34_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~33_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~32_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~31_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~30_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~29_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~28_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~27_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_LessThan19~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~26_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~25_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~24_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~23_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~22_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~21_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~20_combout\ : std_logic;
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~6_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~5_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_LessThan30~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_LessThan31~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~19_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~18_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_LessThan27~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~17_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~16_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~15_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~14_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~13_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~12_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~11_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~10_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~9_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~8_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~7_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~6_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~5_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~65_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~64_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~63_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~62_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~61_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~60_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~59_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~58_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~57_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~56_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~55_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~53_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~52_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~51_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~22_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~21_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~50_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~49_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~48_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~47_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~46_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~45_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~44_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~43_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~42_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~41_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~40_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~39_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_LessThan21~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_LessThan19~0_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_Decoder1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~38_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~37_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~36_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_LessThan26~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~20_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~19_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~35_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~18_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~17_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~16_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~15_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~14_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~13_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~12_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~34_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~11_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~10_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~33_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~32_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~31_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~30_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~9_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~8_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~29_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~28_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~27_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~7_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~26_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~25_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~24_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~23_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~22_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~21_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~20_combout\ : std_logic;
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~6_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~5_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_LessThan30~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_LessThan31~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~19_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~18_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_LessThan27~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~17_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~16_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~15_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~14_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~13_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~12_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~11_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~10_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~9_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~8_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~7_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~6_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~5_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~4_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~0_combout\ : std_logic;
SIGNAL \count1|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \count1|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \count1|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \count1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \count1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Selector2~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Selector1~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Selector2~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_current_state.loading~q\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_destination~q\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_floor_call~q\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_floor_stop~q\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Selector1~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Selector2~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Selector1~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_current_state.loading~q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_destination~q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_floor_call~q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_floor_stop~q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Selector2~2_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Selector1~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Selector2~1_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_current_state.loading~q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_destination~q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_floor_call~q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_floor_stop~q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_current_state.down~q\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_current_state.up~q\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_current_state.idle~q\ : std_logic;
SIGNAL \Gen_seven_seg:3:hexF|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Gen_seven_seg:2:hexF|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_current_state.up~q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_current_state.down~q\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~q\ : std_logic;
SIGNAL \Gen_seven_seg:2:hexF|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Gen_seven_seg:1:hexF|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_current_state.down~q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_current_state.up~q\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_current_state.idle~q\ : std_logic;
SIGNAL \Gen_seven_seg:1:hexF|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~72_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_destination~3_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~40_combout\ : std_logic;
SIGNAL \Gen_state_mach:1:state_mach|ALT_INV_i_direction~36_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~81_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~77_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~37_combout\ : std_logic;
SIGNAL \Gen_state_mach:2:state_mach|ALT_INV_i_direction~33_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~81_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~77_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~37_combout\ : std_logic;
SIGNAL \Gen_state_mach:3:state_mach|ALT_INV_i_direction~33_combout\ : std_logic;
SIGNAL \count1|ALT_INV_i_count\ : std_logic_vector(27 DOWNTO 0);

BEGIN

ww_CLOCK_50 <= CLOCK_50;
Hex_Link <= ww_Hex_Link;
ww_KEY <= KEY;
ww_SW <= SW;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\Gen_state_mach:2:state_mach|ALT_INV_current_state.loading~DUPLICATE_q\ <= NOT \Gen_state_mach:2:state_mach|current_state.loading~DUPLICATE_q\;
\Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\ <= NOT \Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\;
\Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\ <= NOT \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\;
\Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~DUPLICATE_q\ <= NOT \Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\;
\Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\ <= NOT \Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\;
\Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\ <= NOT \Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\;
\Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\ <= NOT \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\;
\Gen_state_mach:1:state_mach|ALT_INV_current_state.down~DUPLICATE_q\ <= NOT \Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\;
\Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\ <= NOT \Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\;
\Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\ <= NOT \Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\;
\Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\ <= NOT \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\;
\Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\ <= NOT \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\;
\ALT_INV_SW[6]~input_o\ <= NOT \SW[6]~input_o\;
\ALT_INV_SW[7]~input_o\ <= NOT \SW[7]~input_o\;
\ALT_INV_KEY~input_o\ <= NOT \KEY~input_o\;
\ALT_INV_SW[3]~input_o\ <= NOT \SW[3]~input_o\;
\ALT_INV_SW[2]~input_o\ <= NOT \SW[2]~input_o\;
\ALT_INV_SW[1]~input_o\ <= NOT \SW[1]~input_o\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\ALT_INV_SW[5]~input_o\ <= NOT \SW[5]~input_o\;
\ALT_INV_SW[4]~input_o\ <= NOT \SW[4]~input_o\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~77_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~77_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~76_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~76_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~71_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~71_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_destination~7_combout\ <= NOT \Gen_state_mach:1:state_mach|destination~7_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~45_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~45_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~44_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~44_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~42_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~42_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~41_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~41_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~42_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~42_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~41_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~41_combout\;
\M_control|ALT_INV_i_enable_floor_control~20_combout\ <= NOT \M_control|i_enable_floor_control~20_combout\;
\M_control|ALT_INV_i_enable_floor_control~19_combout\ <= NOT \M_control|i_enable_floor_control~19_combout\;
\M_control|ALT_INV_i_enable_floor_control~18_combout\ <= NOT \M_control|i_enable_floor_control~18_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_destination~2_combout\ <= NOT \Gen_state_mach:1:state_mach|destination~2_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~76_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~76_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~76_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~76_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~70_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~70_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~35_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~35_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~34_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~34_combout\;
\M_control|ALT_INV_i_enable_floor_control~17_combout\ <= NOT \M_control|i_enable_floor_control~17_combout\;
\M_control|ALT_INV_i_enable_floor_control~16_combout\ <= NOT \M_control|i_enable_floor_control~16_combout\;
\M_control|ALT_INV_i_enable_floor_control~15_combout\ <= NOT \M_control|i_enable_floor_control~15_combout\;
\M_control|ALT_INV_i_enable_floor_control~14_combout\ <= NOT \M_control|i_enable_floor_control~14_combout\;
\M_control|ALT_INV_i_enable_floor_control~13_combout\ <= NOT \M_control|i_enable_floor_control~13_combout\;
\M_control|ALT_INV_i_enable_floor_control~12_combout\ <= NOT \M_control|i_enable_floor_control~12_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_destination~3_combout\ <= NOT \Gen_state_mach:3:state_mach|destination~3_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_destination~2_combout\ <= NOT \Gen_state_mach:3:state_mach|destination~2_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~32_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~32_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~31_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~31_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~30_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~30_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~29_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~29_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_destination~3_combout\ <= NOT \Gen_state_mach:2:state_mach|destination~3_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_destination~2_combout\ <= NOT \Gen_state_mach:2:state_mach|destination~2_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~32_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~32_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~31_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~31_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~30_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~30_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~29_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~29_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~33_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~33_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~32_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~32_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~31_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~31_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~30_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~30_combout\;
\M_control|ALT_INV_i_enable_floor_control~11_combout\ <= NOT \M_control|i_enable_floor_control~11_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~75_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~75_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~74_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~74_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~28_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~28_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~27_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~27_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~26_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~26_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~75_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~75_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~74_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~74_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~28_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~28_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~27_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~27_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~26_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~26_combout\;
\M_control|ALT_INV_check4~1_combout\ <= NOT \M_control|check4~1_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_destination~1_combout\ <= NOT \Gen_state_mach:1:state_mach|destination~1_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~69_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~69_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~68_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~68_combout\;
\M_control|ALT_INV_i_enable_floor_control~10_combout\ <= NOT \M_control|i_enable_floor_control~10_combout\;
\M_control|ALT_INV_i_enable_floor_control~9_combout\ <= NOT \M_control|i_enable_floor_control~9_combout\;
\M_control|ALT_INV_i_enable_floor_control~8_combout\ <= NOT \M_control|i_enable_floor_control~8_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~73_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~73_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~25_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~25_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~24_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~24_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~23_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~23_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~22_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~22_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~21_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~21_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~73_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~73_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~25_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~25_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~24_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~24_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~23_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~23_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~22_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~22_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~21_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~21_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~67_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~67_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~29_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~29_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~28_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~28_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~27_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~27_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~26_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~26_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~25_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~25_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~24_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~24_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~23_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~23_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~72_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~72_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~20_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~20_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~72_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~72_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~20_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~20_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~66_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~66_combout\;
\M_control|ALT_INV_i_enable_floor_control~6_combout\ <= NOT \M_control|i_enable_floor_control~6_combout\;
\M_control|ALT_INV_i_enable_floor_control~3_combout\ <= NOT \M_control|i_enable_floor_control~3_combout\;
\M_control|ALT_INV_i_enable_floor_control~2_combout\ <= NOT \M_control|i_enable_floor_control~2_combout\;
\M_control|ALT_INV_input~6_combout\ <= NOT \M_control|input~6_combout\;
\M_control|ALT_INV_i_enable_floor_control~1_combout\ <= NOT \M_control|i_enable_floor_control~1_combout\;
\M_control|ALT_INV_i_enable_floor_control~0_combout\ <= NOT \M_control|i_enable_floor_control~0_combout\;
\M_control|ALT_INV_input~5_combout\ <= NOT \M_control|input~5_combout\;
\M_control|ALT_INV_input~4_combout\ <= NOT \M_control|input~4_combout\;
\M_control|ALT_INV_input~3_combout\ <= NOT \M_control|input~3_combout\;
\M_control|ALT_INV_input~2_combout\ <= NOT \M_control|input~2_combout\;
\M_control|ALT_INV_input~1_combout\ <= NOT \M_control|input~1_combout\;
\M_control|ALT_INV_check4~0_combout\ <= NOT \M_control|check4~0_combout\;
\M_control|ALT_INV_input~0_combout\ <= NOT \M_control|input~0_combout\;
\M_control|ALT_INV_LessThan2~0_combout\ <= NOT \M_control|LessThan2~0_combout\;
\M_control|ALT_INV_LessThan1~0_combout\ <= NOT \M_control|LessThan1~0_combout\;
\M_control|ALT_INV_LessThan0~0_combout\ <= NOT \M_control|LessThan0~0_combout\;
\M_control|ALT_INV_check2~1_combout\ <= NOT \M_control|check2~1_combout\;
\M_control|ALT_INV_Mux5~4_combout\ <= NOT \M_control|Mux5~4_combout\;
\M_control|ALT_INV_Mux5~3_combout\ <= NOT \M_control|Mux5~3_combout\;
\M_control|ALT_INV_Mux5~2_combout\ <= NOT \M_control|Mux5~2_combout\;
\M_control|ALT_INV_Mux5~1_combout\ <= NOT \M_control|Mux5~1_combout\;
\M_control|ALT_INV_Mux5~0_combout\ <= NOT \M_control|Mux5~0_combout\;
\M_control|ALT_INV_Mux4~4_combout\ <= NOT \M_control|Mux4~4_combout\;
\M_control|ALT_INV_Mux4~3_combout\ <= NOT \M_control|Mux4~3_combout\;
\M_control|ALT_INV_Mux4~2_combout\ <= NOT \M_control|Mux4~2_combout\;
\M_control|ALT_INV_Mux4~1_combout\ <= NOT \M_control|Mux4~1_combout\;
\M_control|ALT_INV_Mux4~0_combout\ <= NOT \M_control|Mux4~0_combout\;
\M_control|ALT_INV_Mux3~4_combout\ <= NOT \M_control|Mux3~4_combout\;
\M_control|ALT_INV_Mux3~3_combout\ <= NOT \M_control|Mux3~3_combout\;
\M_control|ALT_INV_Mux3~2_combout\ <= NOT \M_control|Mux3~2_combout\;
\M_control|ALT_INV_Mux3~1_combout\ <= NOT \M_control|Mux3~1_combout\;
\M_control|ALT_INV_Mux3~0_combout\ <= NOT \M_control|Mux3~0_combout\;
\M_control|ALT_INV_check2~0_combout\ <= NOT \M_control|check2~0_combout\;
\M_control|ALT_INV_Mux0~4_combout\ <= NOT \M_control|Mux0~4_combout\;
\M_control|ALT_INV_Mux0~3_combout\ <= NOT \M_control|Mux0~3_combout\;
\M_control|ALT_INV_Mux0~2_combout\ <= NOT \M_control|Mux0~2_combout\;
\M_control|ALT_INV_Mux0~1_combout\ <= NOT \M_control|Mux0~1_combout\;
\M_control|ALT_INV_Mux0~0_combout\ <= NOT \M_control|Mux0~0_combout\;
\M_control|ALT_INV_Mux2~4_combout\ <= NOT \M_control|Mux2~4_combout\;
\M_control|ALT_INV_Mux2~3_combout\ <= NOT \M_control|Mux2~3_combout\;
\M_control|ALT_INV_Mux2~2_combout\ <= NOT \M_control|Mux2~2_combout\;
\M_control|ALT_INV_Mux2~1_combout\ <= NOT \M_control|Mux2~1_combout\;
\M_control|ALT_INV_Mux2~0_combout\ <= NOT \M_control|Mux2~0_combout\;
\M_control|ALT_INV_Mux1~4_combout\ <= NOT \M_control|Mux1~4_combout\;
\M_control|ALT_INV_Mux1~3_combout\ <= NOT \M_control|Mux1~3_combout\;
\M_control|ALT_INV_Mux1~2_combout\ <= NOT \M_control|Mux1~2_combout\;
\M_control|ALT_INV_Mux1~1_combout\ <= NOT \M_control|Mux1~1_combout\;
\M_control|ALT_INV_Mux1~0_combout\ <= NOT \M_control|Mux1~0_combout\;
\Gen_seven_seg:3:hexF|ALT_INV_Equal1~0_combout\ <= NOT \Gen_seven_seg:3:hexF|Equal1~0_combout\;
\Gen_seven_seg:2:hexF|ALT_INV_Equal1~0_combout\ <= NOT \Gen_seven_seg:2:hexF|Equal1~0_combout\;
\Gen_seven_seg:1:hexF|ALT_INV_Equal1~0_combout\ <= NOT \Gen_seven_seg:1:hexF|Equal1~0_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\ <= NOT \Gen_floor_control:3:f_control|i_destination_array~0_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~32_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~32_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~32_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~32_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~30_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~30_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~30_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~30_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder1~14_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder1~14_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~28_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~28_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~28_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~28_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder1~13_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder1~13_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~26_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~26_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~26_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~26_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder1~12_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder1~12_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~24_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~24_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~24_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~24_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder1~11_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder1~11_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~22_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~22_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~22_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~22_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder1~10_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder1~10_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~20_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~20_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~20_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~20_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder1~9_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder1~9_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~18_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~18_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~18_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~18_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder1~8_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder1~8_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~16_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~16_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~16_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~16_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder1~7_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder1~7_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~14_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~14_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~14_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~14_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder1~6_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder1~6_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~12_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~12_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~12_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~12_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder1~5_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder1~5_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~10_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~10_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~10_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~10_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder1~4_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder1~4_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~8_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~8_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~8_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~8_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder1~3_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder1~3_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~6_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~6_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~6_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~6_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder1~2_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder1~2_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~4_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~4_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~4_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~4_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder1~1_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder1~1_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~2_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~2_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~2_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~2_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\;
\M_control|ALT_INV_i_enable_floor_control\(2) <= NOT \M_control|i_enable_floor_control\(2);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\ <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\ <= NOT \Gen_floor_control:2:f_control|i_destination_array~0_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~32_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~32_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~32_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~32_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~30_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~30_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~30_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~30_combout\;
\Gen_floor_control:2:f_control|ALT_INV_Decoder1~14_combout\ <= NOT \Gen_floor_control:2:f_control|Decoder1~14_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~28_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~28_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~28_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~28_combout\;
\Gen_floor_control:2:f_control|ALT_INV_Decoder1~13_combout\ <= NOT \Gen_floor_control:2:f_control|Decoder1~13_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~26_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~26_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~26_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~26_combout\;
\Gen_floor_control:2:f_control|ALT_INV_Decoder1~12_combout\ <= NOT \Gen_floor_control:2:f_control|Decoder1~12_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~24_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~24_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~24_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~24_combout\;
\Gen_floor_control:2:f_control|ALT_INV_Decoder1~11_combout\ <= NOT \Gen_floor_control:2:f_control|Decoder1~11_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~22_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~22_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~22_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~22_combout\;
\Gen_floor_control:2:f_control|ALT_INV_Decoder1~10_combout\ <= NOT \Gen_floor_control:2:f_control|Decoder1~10_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~20_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~20_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~20_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~20_combout\;
\Gen_floor_control:2:f_control|ALT_INV_Decoder1~9_combout\ <= NOT \Gen_floor_control:2:f_control|Decoder1~9_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~18_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~18_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~18_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~18_combout\;
\Gen_floor_control:2:f_control|ALT_INV_Decoder1~8_combout\ <= NOT \Gen_floor_control:2:f_control|Decoder1~8_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~16_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~16_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~16_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~16_combout\;
\Gen_floor_control:2:f_control|ALT_INV_Decoder1~7_combout\ <= NOT \Gen_floor_control:2:f_control|Decoder1~7_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~14_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~14_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~14_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~14_combout\;
\Gen_floor_control:2:f_control|ALT_INV_Decoder1~6_combout\ <= NOT \Gen_floor_control:2:f_control|Decoder1~6_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~12_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~12_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~12_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~12_combout\;
\Gen_floor_control:2:f_control|ALT_INV_Decoder1~5_combout\ <= NOT \Gen_floor_control:2:f_control|Decoder1~5_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~10_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~10_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~10_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~10_combout\;
\Gen_floor_control:2:f_control|ALT_INV_Decoder1~4_combout\ <= NOT \Gen_floor_control:2:f_control|Decoder1~4_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~8_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~8_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~8_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~8_combout\;
\Gen_floor_control:2:f_control|ALT_INV_Decoder1~3_combout\ <= NOT \Gen_floor_control:2:f_control|Decoder1~3_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~6_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~6_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~6_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~6_combout\;
\Gen_floor_control:2:f_control|ALT_INV_Decoder1~2_combout\ <= NOT \Gen_floor_control:2:f_control|Decoder1~2_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~4_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~4_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~4_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~4_combout\;
\Gen_floor_control:2:f_control|ALT_INV_Decoder1~1_combout\ <= NOT \Gen_floor_control:2:f_control|Decoder1~1_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~2_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~2_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~2_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~2_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\;
\M_control|ALT_INV_i_enable_floor_control\(1) <= NOT \M_control|i_enable_floor_control\(1);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\ <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\ <= NOT \Gen_floor_control:1:f_control|i_destination_array~0_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~32_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~32_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~32_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~32_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder0~15_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder0~15_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~30_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~30_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~30_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~30_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder0~14_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder0~14_combout\;
\Gen_floor_control:1:f_control|ALT_INV_Decoder1~15_combout\ <= NOT \Gen_floor_control:1:f_control|Decoder1~15_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~28_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~28_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~28_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~28_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder0~13_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder0~13_combout\;
\Gen_floor_control:1:f_control|ALT_INV_Decoder1~14_combout\ <= NOT \Gen_floor_control:1:f_control|Decoder1~14_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~26_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~26_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~26_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~26_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder0~12_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder0~12_combout\;
\Gen_floor_control:1:f_control|ALT_INV_Decoder1~13_combout\ <= NOT \Gen_floor_control:1:f_control|Decoder1~13_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~24_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~24_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~24_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~24_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder0~11_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder0~11_combout\;
\Gen_floor_control:1:f_control|ALT_INV_Decoder1~12_combout\ <= NOT \Gen_floor_control:1:f_control|Decoder1~12_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~22_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~22_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~22_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~22_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder0~10_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder0~10_combout\;
\Gen_floor_control:1:f_control|ALT_INV_Decoder1~11_combout\ <= NOT \Gen_floor_control:1:f_control|Decoder1~11_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~20_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~20_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~20_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~20_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder0~9_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder0~9_combout\;
\Gen_floor_control:1:f_control|ALT_INV_Decoder1~10_combout\ <= NOT \Gen_floor_control:1:f_control|Decoder1~10_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~18_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~18_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~18_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~18_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder0~8_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder0~8_combout\;
\Gen_floor_control:1:f_control|ALT_INV_Decoder1~9_combout\ <= NOT \Gen_floor_control:1:f_control|Decoder1~9_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~16_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~16_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~16_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~16_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder0~7_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder0~7_combout\;
\Gen_floor_control:1:f_control|ALT_INV_Decoder1~8_combout\ <= NOT \Gen_floor_control:1:f_control|Decoder1~8_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~14_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~14_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~14_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~14_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder0~6_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder0~6_combout\;
\Gen_floor_control:1:f_control|ALT_INV_Decoder1~7_combout\ <= NOT \Gen_floor_control:1:f_control|Decoder1~7_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~12_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~12_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~12_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~12_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder0~5_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder0~5_combout\;
\Gen_floor_control:1:f_control|ALT_INV_Decoder1~6_combout\ <= NOT \Gen_floor_control:1:f_control|Decoder1~6_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~10_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~10_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~10_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~10_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder0~4_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder0~4_combout\;
\Gen_floor_control:1:f_control|ALT_INV_Decoder1~5_combout\ <= NOT \Gen_floor_control:1:f_control|Decoder1~5_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~8_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~8_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~8_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~8_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder0~3_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder0~3_combout\;
\Gen_floor_control:1:f_control|ALT_INV_Decoder1~4_combout\ <= NOT \Gen_floor_control:1:f_control|Decoder1~4_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~6_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~6_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~6_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~6_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder0~2_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder0~2_combout\;
\Gen_floor_control:1:f_control|ALT_INV_Decoder1~3_combout\ <= NOT \Gen_floor_control:1:f_control|Decoder1~3_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~4_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~4_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~4_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~4_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder0~1_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder0~1_combout\;
\Gen_floor_control:1:f_control|ALT_INV_Decoder1~2_combout\ <= NOT \Gen_floor_control:1:f_control|Decoder1~2_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~2_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~2_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~2_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~2_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder0~0_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder0~0_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\;
\M_control|ALT_INV_i_enable_floor_control\(0) <= NOT \M_control|i_enable_floor_control\(0);
\Gen_floor_control:1:f_control|ALT_INV_Decoder1~1_combout\ <= NOT \Gen_floor_control:1:f_control|Decoder1~1_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\ <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~71_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~71_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~70_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~70_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~69_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~69_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~68_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~68_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~67_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~67_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~66_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~66_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~65_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~65_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~64_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~64_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~63_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~63_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_destination~0_combout\ <= NOT \Gen_state_mach:3:state_mach|destination~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~62_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~62_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~61_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~61_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~60_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~60_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~59_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~59_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~58_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~58_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~57_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~57_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~56_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~56_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\ <= NOT \Gen_state_mach:3:state_mach|Mux2~4_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Mux2~3_combout\ <= NOT \Gen_state_mach:3:state_mach|Mux2~3_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Mux2~2_combout\ <= NOT \Gen_state_mach:3:state_mach|Mux2~2_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Mux2~1_combout\ <= NOT \Gen_state_mach:3:state_mach|Mux2~1_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Mux2~0_combout\ <= NOT \Gen_state_mach:3:state_mach|Mux2~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\ <= NOT \Gen_state_mach:3:state_mach|Mux1~4_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Mux1~3_combout\ <= NOT \Gen_state_mach:3:state_mach|Mux1~3_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Mux1~2_combout\ <= NOT \Gen_state_mach:3:state_mach|Mux1~2_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Mux1~1_combout\ <= NOT \Gen_state_mach:3:state_mach|Mux1~1_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Mux1~0_combout\ <= NOT \Gen_state_mach:3:state_mach|Mux1~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\ <= NOT \Gen_state_mach:3:state_mach|Mux0~4_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Mux0~3_combout\ <= NOT \Gen_state_mach:3:state_mach|Mux0~3_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Mux0~2_combout\ <= NOT \Gen_state_mach:3:state_mach|Mux0~2_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Mux0~1_combout\ <= NOT \Gen_state_mach:3:state_mach|Mux0~1_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Mux0~0_combout\ <= NOT \Gen_state_mach:3:state_mach|Mux0~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~54_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~54_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~53_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~53_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~52_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~52_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~19_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~19_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~18_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~18_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~51_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~51_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~50_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~50_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~49_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~49_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~48_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~48_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~47_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~47_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~46_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~46_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~45_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~45_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~44_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~44_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~43_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~43_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~42_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~42_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~41_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~41_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~40_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~40_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_LessThan21~0_combout\ <= NOT \Gen_state_mach:3:state_mach|LessThan21~0_combout\;
\Gen_floor_control:3:f_control|ALT_INV_Decoder1~0_combout\ <= NOT \Gen_floor_control:3:f_control|Decoder1~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~39_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~39_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~38_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~38_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~37_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~37_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_LessThan26~0_combout\ <= NOT \Gen_state_mach:3:state_mach|LessThan26~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~17_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~17_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~16_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~16_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~15_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~15_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~14_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~14_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~13_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~13_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~12_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~12_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~11_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~11_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~10_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~10_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~36_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~36_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~35_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~35_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Add1~0_combout\ <= NOT \Gen_state_mach:3:state_mach|Add1~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~9_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~9_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~8_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~8_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~34_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~34_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~33_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~33_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~32_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~32_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~31_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~31_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~30_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~30_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~29_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~29_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~28_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~28_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~27_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~27_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_LessThan19~0_combout\ <= NOT \Gen_state_mach:3:state_mach|LessThan19~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~7_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~7_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(0) <= NOT \Gen_floor_control:3:f_control|i_destination_array\(0);
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~26_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~26_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(4) <= NOT \Gen_floor_control:3:f_control|i_destination_array\(4);
\Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(3) <= NOT \Gen_floor_control:3:f_control|i_destination_array\(3);
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~25_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~25_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~24_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~24_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(9) <= NOT \Gen_floor_control:3:f_control|i_destination_array\(9);
\Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(8) <= NOT \Gen_floor_control:3:f_control|i_destination_array\(8);
\Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(7) <= NOT \Gen_floor_control:3:f_control|i_destination_array\(7);
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~23_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~23_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(11) <= NOT \Gen_floor_control:3:f_control|i_destination_array\(11);
\Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(10) <= NOT \Gen_floor_control:3:f_control|i_destination_array\(10);
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~22_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~22_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(13) <= NOT \Gen_floor_control:3:f_control|i_destination_array\(13);
\Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(12) <= NOT \Gen_floor_control:3:f_control|i_destination_array\(12);
\Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(15) <= NOT \Gen_floor_control:3:f_control|i_destination_array\(15);
\Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(14) <= NOT \Gen_floor_control:3:f_control|i_destination_array\(14);
\Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(6) <= NOT \Gen_floor_control:3:f_control|i_destination_array\(6);
\Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(5) <= NOT \Gen_floor_control:3:f_control|i_destination_array\(5);
\Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(2) <= NOT \Gen_floor_control:3:f_control|i_destination_array\(2);
\Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(1) <= NOT \Gen_floor_control:3:f_control|i_destination_array\(1);
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~21_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~21_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~20_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~20_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(15) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down\(15);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(15) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up\(15);
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~6_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~6_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~5_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~5_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_LessThan30~0_combout\ <= NOT \Gen_state_mach:3:state_mach|LessThan30~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_LessThan31~0_combout\ <= NOT \Gen_state_mach:3:state_mach|LessThan31~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~4_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~4_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~3_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~3_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~2_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~2_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~1_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~1_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~0_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~19_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~19_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~18_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~18_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_LessThan27~0_combout\ <= NOT \Gen_state_mach:3:state_mach|LessThan27~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~17_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~17_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~16_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~16_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~15_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~15_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~14_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~14_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~13_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~13_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(13) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down\(13);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(13) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up\(13);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(14) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down\(14);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(14) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up\(14);
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~12_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~12_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~11_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~11_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~10_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~10_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(11) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down\(11);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(11) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up\(11);
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~9_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~9_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(10) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down\(10);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(10) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up\(10);
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~8_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~8_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(9) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down\(9);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(9) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up\(9);
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~7_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~7_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(8) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down\(8);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(8) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up\(8);
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~6_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~6_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(7) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down\(7);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(7) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up\(7);
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~5_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~5_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~4_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~4_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(5) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down\(5);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(5) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up\(5);
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~3_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~3_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(4) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down\(4);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(4) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up\(4);
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~2_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~2_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(3) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down\(3);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(3) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up\(3);
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~1_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~1_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~0_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~0_combout\;
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(0) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down\(0);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(0) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up\(0);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(1) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down\(1);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(1) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up\(1);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(2) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down\(2);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(2) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up\(2);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(6) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down\(6);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(6) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up\(6);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(12) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_down\(12);
\Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(12) <= NOT \Gen_floor_control:3:f_control|i_floor_call_array_up\(12);
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~71_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~71_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~70_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~70_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~69_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~69_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~68_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~68_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~67_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~67_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~66_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~66_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~65_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~65_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~64_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~64_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~63_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~63_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_destination~0_combout\ <= NOT \Gen_state_mach:2:state_mach|destination~0_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~62_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~62_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~61_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~61_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~60_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~60_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~59_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~59_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~58_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~58_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~57_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~57_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~56_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~56_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\ <= NOT \Gen_state_mach:2:state_mach|Mux2~4_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Mux2~3_combout\ <= NOT \Gen_state_mach:2:state_mach|Mux2~3_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Mux2~2_combout\ <= NOT \Gen_state_mach:2:state_mach|Mux2~2_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Mux2~1_combout\ <= NOT \Gen_state_mach:2:state_mach|Mux2~1_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Mux2~0_combout\ <= NOT \Gen_state_mach:2:state_mach|Mux2~0_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\ <= NOT \Gen_state_mach:2:state_mach|Mux1~4_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Mux1~3_combout\ <= NOT \Gen_state_mach:2:state_mach|Mux1~3_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Mux1~2_combout\ <= NOT \Gen_state_mach:2:state_mach|Mux1~2_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Mux1~1_combout\ <= NOT \Gen_state_mach:2:state_mach|Mux1~1_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Mux1~0_combout\ <= NOT \Gen_state_mach:2:state_mach|Mux1~0_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\ <= NOT \Gen_state_mach:2:state_mach|Mux0~4_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Mux0~3_combout\ <= NOT \Gen_state_mach:2:state_mach|Mux0~3_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Mux0~2_combout\ <= NOT \Gen_state_mach:2:state_mach|Mux0~2_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Mux0~1_combout\ <= NOT \Gen_state_mach:2:state_mach|Mux0~1_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Mux0~0_combout\ <= NOT \Gen_state_mach:2:state_mach|Mux0~0_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~54_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~54_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~53_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~53_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~52_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~52_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~19_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~19_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~18_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~18_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~51_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~51_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~50_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~50_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~49_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~49_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~48_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~48_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~47_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~47_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~46_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~46_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~45_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~45_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~44_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~44_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~43_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~43_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~42_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~42_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~41_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~41_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~40_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~40_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_LessThan21~0_combout\ <= NOT \Gen_state_mach:2:state_mach|LessThan21~0_combout\;
\Gen_floor_control:2:f_control|ALT_INV_Decoder1~0_combout\ <= NOT \Gen_floor_control:2:f_control|Decoder1~0_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~39_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~39_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~38_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~38_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~37_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~37_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_LessThan26~0_combout\ <= NOT \Gen_state_mach:2:state_mach|LessThan26~0_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~17_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~17_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~16_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~16_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~15_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~15_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~14_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~14_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~13_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~13_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~12_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~12_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~11_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~11_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~10_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~10_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~36_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~36_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~35_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~35_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Add1~0_combout\ <= NOT \Gen_state_mach:2:state_mach|Add1~0_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~9_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~9_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~8_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~8_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~34_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~34_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~33_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~33_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~32_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~32_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~31_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~31_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~30_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~30_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~29_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~29_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~28_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~28_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~27_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~27_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_LessThan19~0_combout\ <= NOT \Gen_state_mach:2:state_mach|LessThan19~0_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~7_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~7_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(0) <= NOT \Gen_floor_control:2:f_control|i_destination_array\(0);
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~26_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~26_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(4) <= NOT \Gen_floor_control:2:f_control|i_destination_array\(4);
\Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(3) <= NOT \Gen_floor_control:2:f_control|i_destination_array\(3);
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~25_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~25_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~24_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~24_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(9) <= NOT \Gen_floor_control:2:f_control|i_destination_array\(9);
\Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(8) <= NOT \Gen_floor_control:2:f_control|i_destination_array\(8);
\Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(7) <= NOT \Gen_floor_control:2:f_control|i_destination_array\(7);
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~23_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~23_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(11) <= NOT \Gen_floor_control:2:f_control|i_destination_array\(11);
\Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(10) <= NOT \Gen_floor_control:2:f_control|i_destination_array\(10);
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~22_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~22_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(13) <= NOT \Gen_floor_control:2:f_control|i_destination_array\(13);
\Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(12) <= NOT \Gen_floor_control:2:f_control|i_destination_array\(12);
\Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(15) <= NOT \Gen_floor_control:2:f_control|i_destination_array\(15);
\Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(14) <= NOT \Gen_floor_control:2:f_control|i_destination_array\(14);
\Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(6) <= NOT \Gen_floor_control:2:f_control|i_destination_array\(6);
\Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(5) <= NOT \Gen_floor_control:2:f_control|i_destination_array\(5);
\Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(2) <= NOT \Gen_floor_control:2:f_control|i_destination_array\(2);
\Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(1) <= NOT \Gen_floor_control:2:f_control|i_destination_array\(1);
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~21_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~21_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~20_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~20_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(15) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down\(15);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(15) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up\(15);
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~6_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~6_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~5_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~5_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_LessThan30~0_combout\ <= NOT \Gen_state_mach:2:state_mach|LessThan30~0_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_LessThan31~0_combout\ <= NOT \Gen_state_mach:2:state_mach|LessThan31~0_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~4_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~4_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~3_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~3_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~2_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~2_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~1_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~1_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~0_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~0_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~19_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~19_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~18_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~18_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_LessThan27~0_combout\ <= NOT \Gen_state_mach:2:state_mach|LessThan27~0_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~17_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~17_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~16_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~16_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~15_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~15_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~14_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~14_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~13_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~13_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(13) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down\(13);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(13) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up\(13);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(14) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down\(14);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(14) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up\(14);
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~12_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~12_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~11_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~11_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~10_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~10_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(11) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down\(11);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(11) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up\(11);
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~9_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~9_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(10) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down\(10);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(10) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up\(10);
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~8_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~8_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(9) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down\(9);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(9) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up\(9);
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~7_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~7_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(8) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down\(8);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(8) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up\(8);
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~6_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~6_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(7) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down\(7);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(7) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up\(7);
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~5_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~5_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~4_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~4_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(5) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down\(5);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(5) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up\(5);
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~3_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~3_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(4) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down\(4);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(4) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up\(4);
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~2_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~2_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(3) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down\(3);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(3) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up\(3);
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~1_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~1_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~0_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~0_combout\;
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(0) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down\(0);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(0) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up\(0);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(1) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down\(1);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(1) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up\(1);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(2) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down\(2);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(2) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up\(2);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(6) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down\(6);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(6) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up\(6);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(12) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_down\(12);
\Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(12) <= NOT \Gen_floor_control:2:f_control|i_floor_call_array_up\(12);
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~65_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~65_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~64_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~64_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~63_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~63_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~62_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~62_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~61_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~61_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~60_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~60_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~59_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~59_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~58_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~58_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~57_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~57_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~56_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~56_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~55_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~55_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\ <= NOT \Gen_state_mach:1:state_mach|Mux2~4_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Mux2~3_combout\ <= NOT \Gen_state_mach:1:state_mach|Mux2~3_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Mux2~2_combout\ <= NOT \Gen_state_mach:1:state_mach|Mux2~2_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Mux2~1_combout\ <= NOT \Gen_state_mach:1:state_mach|Mux2~1_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Mux2~0_combout\ <= NOT \Gen_state_mach:1:state_mach|Mux2~0_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\ <= NOT \Gen_state_mach:1:state_mach|Mux1~4_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Mux1~3_combout\ <= NOT \Gen_state_mach:1:state_mach|Mux1~3_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Mux1~2_combout\ <= NOT \Gen_state_mach:1:state_mach|Mux1~2_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Mux1~1_combout\ <= NOT \Gen_state_mach:1:state_mach|Mux1~1_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Mux1~0_combout\ <= NOT \Gen_state_mach:1:state_mach|Mux1~0_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\ <= NOT \Gen_state_mach:1:state_mach|Mux0~4_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Mux0~3_combout\ <= NOT \Gen_state_mach:1:state_mach|Mux0~3_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Mux0~2_combout\ <= NOT \Gen_state_mach:1:state_mach|Mux0~2_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Mux0~1_combout\ <= NOT \Gen_state_mach:1:state_mach|Mux0~1_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Mux0~0_combout\ <= NOT \Gen_state_mach:1:state_mach|Mux0~0_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~53_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~53_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~52_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~52_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~51_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~51_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~22_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~22_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~21_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~21_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~50_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~50_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~49_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~49_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~48_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~48_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~47_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~47_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~46_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~46_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~45_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~45_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~44_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~44_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~43_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~43_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~42_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~42_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~41_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~41_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~40_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~40_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~39_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~39_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_LessThan21~0_combout\ <= NOT \Gen_state_mach:1:state_mach|LessThan21~0_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_LessThan19~0_combout\ <= NOT \Gen_state_mach:1:state_mach|LessThan19~0_combout\;
\Gen_floor_control:1:f_control|ALT_INV_Decoder1~0_combout\ <= NOT \Gen_floor_control:1:f_control|Decoder1~0_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~38_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~38_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~37_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~37_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~36_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~36_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_LessThan26~0_combout\ <= NOT \Gen_state_mach:1:state_mach|LessThan26~0_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~20_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~20_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~19_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~19_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~35_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~35_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~18_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~18_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~17_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~17_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~16_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~16_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~15_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~15_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~14_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~14_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~13_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~13_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~12_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~12_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~34_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~34_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Add1~0_combout\ <= NOT \Gen_state_mach:1:state_mach|Add1~0_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~11_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~11_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~10_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~10_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~33_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~33_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~32_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~32_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~31_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~31_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~30_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~30_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~9_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~9_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~8_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~8_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~29_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~29_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~28_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~28_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~27_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~27_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~7_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~7_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(0) <= NOT \Gen_floor_control:1:f_control|i_destination_array\(0);
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~26_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~26_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~25_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~25_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(6) <= NOT \Gen_floor_control:1:f_control|i_destination_array\(6);
\Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(5) <= NOT \Gen_floor_control:1:f_control|i_destination_array\(5);
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~24_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~24_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(9) <= NOT \Gen_floor_control:1:f_control|i_destination_array\(9);
\Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(8) <= NOT \Gen_floor_control:1:f_control|i_destination_array\(8);
\Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(7) <= NOT \Gen_floor_control:1:f_control|i_destination_array\(7);
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~23_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~23_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(11) <= NOT \Gen_floor_control:1:f_control|i_destination_array\(11);
\Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(10) <= NOT \Gen_floor_control:1:f_control|i_destination_array\(10);
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~22_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~22_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(13) <= NOT \Gen_floor_control:1:f_control|i_destination_array\(13);
\Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(12) <= NOT \Gen_floor_control:1:f_control|i_destination_array\(12);
\Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(15) <= NOT \Gen_floor_control:1:f_control|i_destination_array\(15);
\Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(14) <= NOT \Gen_floor_control:1:f_control|i_destination_array\(14);
\Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(4) <= NOT \Gen_floor_control:1:f_control|i_destination_array\(4);
\Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(3) <= NOT \Gen_floor_control:1:f_control|i_destination_array\(3);
\Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(2) <= NOT \Gen_floor_control:1:f_control|i_destination_array\(2);
\Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(1) <= NOT \Gen_floor_control:1:f_control|i_destination_array\(1);
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~21_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~21_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~20_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~20_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(15) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down\(15);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(15) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up\(15);
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~6_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~6_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~5_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~5_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_LessThan30~0_combout\ <= NOT \Gen_state_mach:1:state_mach|LessThan30~0_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_LessThan31~0_combout\ <= NOT \Gen_state_mach:1:state_mach|LessThan31~0_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~4_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~4_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~3_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~3_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~2_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~2_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~1_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~1_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~0_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~0_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~19_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~19_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~18_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~18_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_LessThan27~0_combout\ <= NOT \Gen_state_mach:1:state_mach|LessThan27~0_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~17_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~17_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~16_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~16_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~15_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~15_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~14_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~14_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~13_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~13_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(13) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down\(13);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(13) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up\(13);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(14) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down\(14);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(14) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up\(14);
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~12_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~12_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~11_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~11_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~10_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~10_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(11) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down\(11);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(11) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up\(11);
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~9_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~9_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(10) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down\(10);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(10) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up\(10);
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~8_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~8_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(9) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down\(9);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(9) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up\(9);
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~7_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~7_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(8) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down\(8);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(8) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up\(8);
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~6_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~6_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(7) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down\(7);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(7) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up\(7);
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~5_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~5_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~4_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~4_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(5) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down\(5);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(5) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up\(5);
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~3_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~3_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(4) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down\(4);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(4) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up\(4);
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~2_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~2_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(3) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down\(3);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(3) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up\(3);
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~1_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~1_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~0_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~0_combout\;
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(0) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down\(0);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(0) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up\(0);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(1) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down\(1);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(1) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up\(1);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(2) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down\(2);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(2) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up\(2);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(6) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down\(6);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(6) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up\(6);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(12) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_down\(12);
\Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(12) <= NOT \Gen_floor_control:1:f_control|i_floor_call_array_up\(12);
\ALT_INV_rtl~0_combout\ <= NOT \rtl~0_combout\;
\count1|ALT_INV_Equal0~4_combout\ <= NOT \count1|Equal0~4_combout\;
\count1|ALT_INV_Equal0~3_combout\ <= NOT \count1|Equal0~3_combout\;
\count1|ALT_INV_Equal0~2_combout\ <= NOT \count1|Equal0~2_combout\;
\count1|ALT_INV_Equal0~1_combout\ <= NOT \count1|Equal0~1_combout\;
\count1|ALT_INV_Equal0~0_combout\ <= NOT \count1|Equal0~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Selector2~2_combout\ <= NOT \Gen_state_mach:3:state_mach|Selector2~2_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Selector1~1_combout\ <= NOT \Gen_state_mach:3:state_mach|Selector1~1_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Selector2~1_combout\ <= NOT \Gen_state_mach:3:state_mach|Selector2~1_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_Selector1~0_combout\ <= NOT \Gen_state_mach:3:state_mach|Selector1~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_current_state.loading~q\ <= NOT \Gen_state_mach:3:state_mach|current_state.loading~q\;
\Gen_state_mach:3:state_mach|ALT_INV_Selector2~0_combout\ <= NOT \Gen_state_mach:3:state_mach|Selector2~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_destination~q\ <= NOT \Gen_state_mach:3:state_mach|destination~q\;
\Gen_state_mach:3:state_mach|ALT_INV_floor_call~q\ <= NOT \Gen_state_mach:3:state_mach|floor_call~q\;
\Gen_state_mach:3:state_mach|ALT_INV_floor_stop~q\ <= NOT \Gen_state_mach:3:state_mach|floor_stop~q\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~q\ <= NOT \Gen_state_mach:3:state_mach|i_direction~q\;
\Gen_state_mach:2:state_mach|ALT_INV_Selector1~2_combout\ <= NOT \Gen_state_mach:2:state_mach|Selector1~2_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Selector2~1_combout\ <= NOT \Gen_state_mach:2:state_mach|Selector2~1_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Selector1~1_combout\ <= NOT \Gen_state_mach:2:state_mach|Selector1~1_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_Selector2~0_combout\ <= NOT \Gen_state_mach:2:state_mach|Selector2~0_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_current_state.loading~q\ <= NOT \Gen_state_mach:2:state_mach|current_state.loading~q\;
\Gen_state_mach:2:state_mach|ALT_INV_Selector1~0_combout\ <= NOT \Gen_state_mach:2:state_mach|Selector1~0_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_destination~q\ <= NOT \Gen_state_mach:2:state_mach|destination~q\;
\Gen_state_mach:2:state_mach|ALT_INV_floor_call~q\ <= NOT \Gen_state_mach:2:state_mach|floor_call~q\;
\Gen_state_mach:2:state_mach|ALT_INV_floor_stop~q\ <= NOT \Gen_state_mach:2:state_mach|floor_stop~q\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\ <= NOT \Gen_state_mach:2:state_mach|i_direction~q\;
\Gen_state_mach:1:state_mach|ALT_INV_Selector2~2_combout\ <= NOT \Gen_state_mach:1:state_mach|Selector2~2_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Selector1~1_combout\ <= NOT \Gen_state_mach:1:state_mach|Selector1~1_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Selector2~1_combout\ <= NOT \Gen_state_mach:1:state_mach|Selector2~1_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_Selector1~0_combout\ <= NOT \Gen_state_mach:1:state_mach|Selector1~0_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_current_state.loading~q\ <= NOT \Gen_state_mach:1:state_mach|current_state.loading~q\;
\Gen_state_mach:1:state_mach|ALT_INV_Selector2~0_combout\ <= NOT \Gen_state_mach:1:state_mach|Selector2~0_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_destination~q\ <= NOT \Gen_state_mach:1:state_mach|destination~q\;
\Gen_state_mach:1:state_mach|ALT_INV_floor_call~q\ <= NOT \Gen_state_mach:1:state_mach|floor_call~q\;
\Gen_state_mach:1:state_mach|ALT_INV_floor_stop~q\ <= NOT \Gen_state_mach:1:state_mach|floor_stop~q\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\ <= NOT \Gen_state_mach:1:state_mach|i_direction~q\;
\Gen_seven_seg:3:hexF|ALT_INV_Mux0~0_combout\ <= NOT \Gen_seven_seg:3:hexF|Mux0~0_combout\;
\Gen_seven_seg:3:hexF|ALT_INV_Mux1~0_combout\ <= NOT \Gen_seven_seg:3:hexF|Mux1~0_combout\;
\Gen_seven_seg:3:hexF|ALT_INV_Mux2~0_combout\ <= NOT \Gen_seven_seg:3:hexF|Mux2~0_combout\;
\Gen_seven_seg:3:hexF|ALT_INV_Mux3~0_combout\ <= NOT \Gen_seven_seg:3:hexF|Mux3~0_combout\;
\Gen_seven_seg:3:hexF|ALT_INV_Mux4~0_combout\ <= NOT \Gen_seven_seg:3:hexF|Mux4~0_combout\;
\Gen_seven_seg:3:hexF|ALT_INV_Mux5~0_combout\ <= NOT \Gen_seven_seg:3:hexF|Mux5~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_current_state.down~q\ <= NOT \Gen_state_mach:3:state_mach|current_state.down~q\;
\Gen_state_mach:3:state_mach|ALT_INV_current_state.up~q\ <= NOT \Gen_state_mach:3:state_mach|current_state.up~q\;
\Gen_state_mach:3:state_mach|ALT_INV_current_state.idle~q\ <= NOT \Gen_state_mach:3:state_mach|current_state.idle~q\;
\Gen_seven_seg:3:hexF|ALT_INV_Mux6~0_combout\ <= NOT \Gen_seven_seg:3:hexF|Mux6~0_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3) <= NOT \Gen_state_mach:3:state_mach|i_current_floor\(3);
\Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2) <= NOT \Gen_state_mach:3:state_mach|i_current_floor\(2);
\Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1) <= NOT \Gen_state_mach:3:state_mach|i_current_floor\(1);
\Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0) <= NOT \Gen_state_mach:3:state_mach|i_current_floor\(0);
\Gen_seven_seg:2:hexF|ALT_INV_Mux0~0_combout\ <= NOT \Gen_seven_seg:2:hexF|Mux0~0_combout\;
\Gen_seven_seg:2:hexF|ALT_INV_Mux1~0_combout\ <= NOT \Gen_seven_seg:2:hexF|Mux1~0_combout\;
\Gen_seven_seg:2:hexF|ALT_INV_Mux2~0_combout\ <= NOT \Gen_seven_seg:2:hexF|Mux2~0_combout\;
\Gen_seven_seg:2:hexF|ALT_INV_Mux3~0_combout\ <= NOT \Gen_seven_seg:2:hexF|Mux3~0_combout\;
\Gen_seven_seg:2:hexF|ALT_INV_Mux4~0_combout\ <= NOT \Gen_seven_seg:2:hexF|Mux4~0_combout\;
\Gen_seven_seg:2:hexF|ALT_INV_Mux5~0_combout\ <= NOT \Gen_seven_seg:2:hexF|Mux5~0_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_current_state.up~q\ <= NOT \Gen_state_mach:2:state_mach|current_state.up~q\;
\Gen_state_mach:2:state_mach|ALT_INV_current_state.down~q\ <= NOT \Gen_state_mach:2:state_mach|current_state.down~q\;
\Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~q\ <= NOT \Gen_state_mach:2:state_mach|current_state.idle~q\;
\Gen_seven_seg:2:hexF|ALT_INV_Mux6~0_combout\ <= NOT \Gen_seven_seg:2:hexF|Mux6~0_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3) <= NOT \Gen_state_mach:2:state_mach|i_current_floor\(3);
\Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2) <= NOT \Gen_state_mach:2:state_mach|i_current_floor\(2);
\Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1) <= NOT \Gen_state_mach:2:state_mach|i_current_floor\(1);
\Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0) <= NOT \Gen_state_mach:2:state_mach|i_current_floor\(0);
\Gen_seven_seg:1:hexF|ALT_INV_Mux0~0_combout\ <= NOT \Gen_seven_seg:1:hexF|Mux0~0_combout\;
\Gen_seven_seg:1:hexF|ALT_INV_Mux1~0_combout\ <= NOT \Gen_seven_seg:1:hexF|Mux1~0_combout\;
\Gen_seven_seg:1:hexF|ALT_INV_Mux2~0_combout\ <= NOT \Gen_seven_seg:1:hexF|Mux2~0_combout\;
\Gen_seven_seg:1:hexF|ALT_INV_Mux3~0_combout\ <= NOT \Gen_seven_seg:1:hexF|Mux3~0_combout\;
\Gen_seven_seg:1:hexF|ALT_INV_Mux4~0_combout\ <= NOT \Gen_seven_seg:1:hexF|Mux4~0_combout\;
\Gen_seven_seg:1:hexF|ALT_INV_Mux5~0_combout\ <= NOT \Gen_seven_seg:1:hexF|Mux5~0_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_current_state.down~q\ <= NOT \Gen_state_mach:1:state_mach|current_state.down~q\;
\Gen_state_mach:1:state_mach|ALT_INV_current_state.up~q\ <= NOT \Gen_state_mach:1:state_mach|current_state.up~q\;
\Gen_state_mach:1:state_mach|ALT_INV_current_state.idle~q\ <= NOT \Gen_state_mach:1:state_mach|current_state.idle~q\;
\Gen_seven_seg:1:hexF|ALT_INV_Mux6~0_combout\ <= NOT \Gen_seven_seg:1:hexF|Mux6~0_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3) <= NOT \Gen_state_mach:1:state_mach|i_current_floor\(3);
\Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2) <= NOT \Gen_state_mach:1:state_mach|i_current_floor\(2);
\Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(1) <= NOT \Gen_state_mach:1:state_mach|i_current_floor\(1);
\Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(0) <= NOT \Gen_state_mach:1:state_mach|i_current_floor\(0);
\Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~72_combout\ <= NOT \Gen_state_mach:1:state_mach|check_destination_bits~72_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_destination~3_combout\ <= NOT \Gen_state_mach:1:state_mach|destination~3_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~40_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~40_combout\;
\Gen_state_mach:1:state_mach|ALT_INV_i_direction~36_combout\ <= NOT \Gen_state_mach:1:state_mach|i_direction~36_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~81_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~81_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~77_combout\ <= NOT \Gen_state_mach:2:state_mach|check_destination_bits~77_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~37_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~37_combout\;
\Gen_state_mach:2:state_mach|ALT_INV_i_direction~33_combout\ <= NOT \Gen_state_mach:2:state_mach|i_direction~33_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~81_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~81_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~77_combout\ <= NOT \Gen_state_mach:3:state_mach|check_destination_bits~77_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~37_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~37_combout\;
\Gen_state_mach:3:state_mach|ALT_INV_i_direction~33_combout\ <= NOT \Gen_state_mach:3:state_mach|i_direction~33_combout\;
\count1|ALT_INV_i_count\(15) <= NOT \count1|i_count\(15);
\count1|ALT_INV_i_count\(11) <= NOT \count1|i_count\(11);
\count1|ALT_INV_i_count\(22) <= NOT \count1|i_count\(22);
\count1|ALT_INV_i_count\(0) <= NOT \count1|i_count\(0);
\count1|ALT_INV_i_count\(14) <= NOT \count1|i_count\(14);
\count1|ALT_INV_i_count\(13) <= NOT \count1|i_count\(13);
\count1|ALT_INV_i_count\(25) <= NOT \count1|i_count\(25);
\count1|ALT_INV_i_count\(26) <= NOT \count1|i_count\(26);
\count1|ALT_INV_i_count\(24) <= NOT \count1|i_count\(24);
\count1|ALT_INV_i_count\(23) <= NOT \count1|i_count\(23);
\count1|ALT_INV_i_count\(12) <= NOT \count1|i_count\(12);
\count1|ALT_INV_i_count\(10) <= NOT \count1|i_count\(10);
\count1|ALT_INV_i_count\(27) <= NOT \count1|i_count\(27);
\count1|ALT_INV_i_count\(9) <= NOT \count1|i_count\(9);
\count1|ALT_INV_i_count\(21) <= NOT \count1|i_count\(21);
\count1|ALT_INV_i_count\(20) <= NOT \count1|i_count\(20);
\count1|ALT_INV_i_count\(19) <= NOT \count1|i_count\(19);
\count1|ALT_INV_i_count\(18) <= NOT \count1|i_count\(18);
\count1|ALT_INV_i_count\(17) <= NOT \count1|i_count\(17);
\count1|ALT_INV_i_count\(1) <= NOT \count1|i_count\(1);
\count1|ALT_INV_i_count\(2) <= NOT \count1|i_count\(2);
\count1|ALT_INV_i_count\(3) <= NOT \count1|i_count\(3);
\count1|ALT_INV_i_count\(4) <= NOT \count1|i_count\(4);
\count1|ALT_INV_i_count\(5) <= NOT \count1|i_count\(5);
\count1|ALT_INV_i_count\(7) <= NOT \count1|i_count\(7);
\count1|ALT_INV_i_count\(6) <= NOT \count1|i_count\(6);
\count1|ALT_INV_i_count\(8) <= NOT \count1|i_count\(8);
\count1|ALT_INV_i_count\(16) <= NOT \count1|i_count\(16);

-- Location: IOOBUF_X89_Y8_N39
\Hex_Link[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:1:hexF|segs[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(0));

-- Location: IOOBUF_X89_Y11_N79
\Hex_Link[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:1:hexF|Mux5~1_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(1));

-- Location: IOOBUF_X89_Y11_N96
\Hex_Link[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:1:hexF|Mux4~1_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(2));

-- Location: IOOBUF_X89_Y4_N79
\Hex_Link[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:1:hexF|segs[3]~1_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(3));

-- Location: IOOBUF_X89_Y13_N56
\Hex_Link[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:1:hexF|segs[4]~2_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(4));

-- Location: IOOBUF_X89_Y13_N39
\Hex_Link[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:1:hexF|segs[5]~3_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(5));

-- Location: IOOBUF_X89_Y4_N96
\Hex_Link[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:1:hexF|segs[6]~4_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(6));

-- Location: IOOBUF_X89_Y6_N39
\Hex_Link[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:2:hexF|segs[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(7));

-- Location: IOOBUF_X89_Y6_N56
\Hex_Link[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:2:hexF|Mux5~1_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(8));

-- Location: IOOBUF_X89_Y16_N39
\Hex_Link[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:2:hexF|Mux4~1_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(9));

-- Location: IOOBUF_X89_Y16_N56
\Hex_Link[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:2:hexF|segs[3]~1_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(10));

-- Location: IOOBUF_X89_Y15_N39
\Hex_Link[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:2:hexF|segs[4]~2_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(11));

-- Location: IOOBUF_X89_Y15_N56
\Hex_Link[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:2:hexF|segs[5]~3_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(12));

-- Location: IOOBUF_X89_Y8_N56
\Hex_Link[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:2:hexF|segs[6]~4_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(13));

-- Location: IOOBUF_X89_Y9_N22
\Hex_Link[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:3:hexF|segs[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(14));

-- Location: IOOBUF_X89_Y23_N39
\Hex_Link[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:3:hexF|Mux5~1_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(15));

-- Location: IOOBUF_X89_Y23_N56
\Hex_Link[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:3:hexF|Mux4~1_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(16));

-- Location: IOOBUF_X89_Y20_N79
\Hex_Link[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:3:hexF|segs[3]~1_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(17));

-- Location: IOOBUF_X89_Y25_N39
\Hex_Link[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:3:hexF|segs[4]~2_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(18));

-- Location: IOOBUF_X89_Y20_N96
\Hex_Link[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:3:hexF|segs[5]~3_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(19));

-- Location: IOOBUF_X89_Y25_N56
\Hex_Link[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Gen_seven_seg:3:hexF|segs[6]~4_combout\,
	devoe => ww_devoe,
	o => ww_Hex_Link(20));

-- Location: IOOBUF_X89_Y16_N5
\Hex_Link[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(21));

-- Location: IOOBUF_X89_Y16_N22
\Hex_Link[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(22));

-- Location: IOOBUF_X89_Y4_N45
\Hex_Link[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(23));

-- Location: IOOBUF_X89_Y4_N62
\Hex_Link[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(24));

-- Location: IOOBUF_X89_Y21_N39
\Hex_Link[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(25));

-- Location: IOOBUF_X89_Y11_N62
\Hex_Link[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(26));

-- Location: IOOBUF_X89_Y9_N5
\Hex_Link[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(27));

-- Location: IOOBUF_X89_Y11_N45
\Hex_Link[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(28));

-- Location: IOOBUF_X89_Y13_N5
\Hex_Link[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(29));

-- Location: IOOBUF_X89_Y13_N22
\Hex_Link[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(30));

-- Location: IOOBUF_X89_Y8_N22
\Hex_Link[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(31));

-- Location: IOOBUF_X89_Y15_N22
\Hex_Link[32]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(32));

-- Location: IOOBUF_X89_Y15_N5
\Hex_Link[33]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(33));

-- Location: IOOBUF_X89_Y20_N45
\Hex_Link[34]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(34));

-- Location: IOOBUF_X89_Y20_N62
\Hex_Link[35]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(35));

-- Location: IOOBUF_X89_Y21_N56
\Hex_Link[36]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(36));

-- Location: IOOBUF_X89_Y25_N22
\Hex_Link[37]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(37));

-- Location: IOOBUF_X89_Y23_N22
\Hex_Link[38]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(38));

-- Location: IOOBUF_X89_Y9_N56
\Hex_Link[39]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(39));

-- Location: IOOBUF_X89_Y23_N5
\Hex_Link[40]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(40));

-- Location: IOOBUF_X89_Y9_N39
\Hex_Link[41]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Hex_Link(41));

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X77_Y6_N30
\count1|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~97_sumout\ = SUM(( \count1|i_count\(0) ) + ( VCC ) + ( !VCC ))
-- \count1|Add0~98\ = CARRY(( \count1|i_count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \count1|ALT_INV_i_count\(0),
	cin => GND,
	sumout => \count1|Add0~97_sumout\,
	cout => \count1|Add0~98\);

-- Location: FF_X77_Y6_N20
\count1|i_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \count1|Add0~97_sumout\,
	sclr => \rtl~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(0));

-- Location: LABCELL_X77_Y6_N33
\count1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~33_sumout\ = SUM(( GND ) + ( \count1|i_count\(1) ) + ( \count1|Add0~98\ ))
-- \count1|Add0~34\ = CARRY(( GND ) + ( \count1|i_count\(1) ) + ( \count1|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \count1|ALT_INV_i_count\(1),
	cin => \count1|Add0~98\,
	sumout => \count1|Add0~33_sumout\,
	cout => \count1|Add0~34\);

-- Location: FF_X77_Y6_N35
\count1|i_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~33_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(1));

-- Location: LABCELL_X77_Y6_N36
\count1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~29_sumout\ = SUM(( \count1|i_count\(2) ) + ( GND ) + ( \count1|Add0~34\ ))
-- \count1|Add0~30\ = CARRY(( \count1|i_count\(2) ) + ( GND ) + ( \count1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \count1|ALT_INV_i_count\(2),
	cin => \count1|Add0~34\,
	sumout => \count1|Add0~29_sumout\,
	cout => \count1|Add0~30\);

-- Location: FF_X77_Y6_N38
\count1|i_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~29_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(2));

-- Location: LABCELL_X77_Y6_N39
\count1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~25_sumout\ = SUM(( \count1|i_count\(3) ) + ( GND ) + ( \count1|Add0~30\ ))
-- \count1|Add0~26\ = CARRY(( \count1|i_count\(3) ) + ( GND ) + ( \count1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \count1|ALT_INV_i_count\(3),
	cin => \count1|Add0~30\,
	sumout => \count1|Add0~25_sumout\,
	cout => \count1|Add0~26\);

-- Location: FF_X77_Y6_N41
\count1|i_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~25_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(3));

-- Location: LABCELL_X77_Y6_N42
\count1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~21_sumout\ = SUM(( \count1|i_count\(4) ) + ( GND ) + ( \count1|Add0~26\ ))
-- \count1|Add0~22\ = CARRY(( \count1|i_count\(4) ) + ( GND ) + ( \count1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \count1|ALT_INV_i_count\(4),
	cin => \count1|Add0~26\,
	sumout => \count1|Add0~21_sumout\,
	cout => \count1|Add0~22\);

-- Location: FF_X77_Y6_N44
\count1|i_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~21_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(4));

-- Location: LABCELL_X77_Y6_N45
\count1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~17_sumout\ = SUM(( \count1|i_count\(5) ) + ( GND ) + ( \count1|Add0~22\ ))
-- \count1|Add0~18\ = CARRY(( \count1|i_count\(5) ) + ( GND ) + ( \count1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \count1|ALT_INV_i_count\(5),
	cin => \count1|Add0~22\,
	sumout => \count1|Add0~17_sumout\,
	cout => \count1|Add0~18\);

-- Location: FF_X77_Y6_N47
\count1|i_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~17_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(5));

-- Location: LABCELL_X77_Y6_N48
\count1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~9_sumout\ = SUM(( \count1|i_count\(6) ) + ( GND ) + ( \count1|Add0~18\ ))
-- \count1|Add0~10\ = CARRY(( \count1|i_count\(6) ) + ( GND ) + ( \count1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \count1|ALT_INV_i_count\(6),
	cin => \count1|Add0~18\,
	sumout => \count1|Add0~9_sumout\,
	cout => \count1|Add0~10\);

-- Location: FF_X77_Y6_N50
\count1|i_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~9_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(6));

-- Location: LABCELL_X77_Y6_N51
\count1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~13_sumout\ = SUM(( \count1|i_count\(7) ) + ( GND ) + ( \count1|Add0~10\ ))
-- \count1|Add0~14\ = CARRY(( \count1|i_count\(7) ) + ( GND ) + ( \count1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \count1|ALT_INV_i_count\(7),
	cin => \count1|Add0~10\,
	sumout => \count1|Add0~13_sumout\,
	cout => \count1|Add0~14\);

-- Location: FF_X77_Y6_N53
\count1|i_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~13_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(7));

-- Location: LABCELL_X77_Y6_N54
\count1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~5_sumout\ = SUM(( \count1|i_count\(8) ) + ( GND ) + ( \count1|Add0~14\ ))
-- \count1|Add0~6\ = CARRY(( \count1|i_count\(8) ) + ( GND ) + ( \count1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \count1|ALT_INV_i_count\(8),
	cin => \count1|Add0~14\,
	sumout => \count1|Add0~5_sumout\,
	cout => \count1|Add0~6\);

-- Location: FF_X77_Y6_N56
\count1|i_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~5_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(8));

-- Location: LABCELL_X77_Y6_N57
\count1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~57_sumout\ = SUM(( \count1|i_count\(9) ) + ( GND ) + ( \count1|Add0~6\ ))
-- \count1|Add0~58\ = CARRY(( \count1|i_count\(9) ) + ( GND ) + ( \count1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \count1|ALT_INV_i_count\(9),
	cin => \count1|Add0~6\,
	sumout => \count1|Add0~57_sumout\,
	cout => \count1|Add0~58\);

-- Location: FF_X77_Y6_N59
\count1|i_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~57_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(9));

-- Location: LABCELL_X77_Y5_N0
\count1|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~65_sumout\ = SUM(( \count1|i_count\(10) ) + ( GND ) + ( \count1|Add0~58\ ))
-- \count1|Add0~66\ = CARRY(( \count1|i_count\(10) ) + ( GND ) + ( \count1|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \count1|ALT_INV_i_count\(10),
	cin => \count1|Add0~58\,
	sumout => \count1|Add0~65_sumout\,
	cout => \count1|Add0~66\);

-- Location: FF_X77_Y5_N2
\count1|i_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~65_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(10));

-- Location: LABCELL_X77_Y5_N3
\count1|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~105_sumout\ = SUM(( \count1|i_count\(11) ) + ( GND ) + ( \count1|Add0~66\ ))
-- \count1|Add0~106\ = CARRY(( \count1|i_count\(11) ) + ( GND ) + ( \count1|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \count1|ALT_INV_i_count\(11),
	cin => \count1|Add0~66\,
	sumout => \count1|Add0~105_sumout\,
	cout => \count1|Add0~106\);

-- Location: FF_X77_Y5_N5
\count1|i_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~105_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(11));

-- Location: LABCELL_X77_Y5_N6
\count1|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~69_sumout\ = SUM(( \count1|i_count\(12) ) + ( GND ) + ( \count1|Add0~106\ ))
-- \count1|Add0~70\ = CARRY(( \count1|i_count\(12) ) + ( GND ) + ( \count1|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \count1|ALT_INV_i_count\(12),
	cin => \count1|Add0~106\,
	sumout => \count1|Add0~69_sumout\,
	cout => \count1|Add0~70\);

-- Location: FF_X77_Y5_N8
\count1|i_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~69_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(12));

-- Location: LABCELL_X77_Y5_N9
\count1|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~89_sumout\ = SUM(( \count1|i_count\(13) ) + ( GND ) + ( \count1|Add0~70\ ))
-- \count1|Add0~90\ = CARRY(( \count1|i_count\(13) ) + ( GND ) + ( \count1|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \count1|ALT_INV_i_count\(13),
	cin => \count1|Add0~70\,
	sumout => \count1|Add0~89_sumout\,
	cout => \count1|Add0~90\);

-- Location: FF_X77_Y5_N11
\count1|i_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~89_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(13));

-- Location: LABCELL_X77_Y5_N12
\count1|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~93_sumout\ = SUM(( \count1|i_count\(14) ) + ( GND ) + ( \count1|Add0~90\ ))
-- \count1|Add0~94\ = CARRY(( \count1|i_count\(14) ) + ( GND ) + ( \count1|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \count1|ALT_INV_i_count\(14),
	cin => \count1|Add0~90\,
	sumout => \count1|Add0~93_sumout\,
	cout => \count1|Add0~94\);

-- Location: FF_X77_Y5_N14
\count1|i_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~93_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(14));

-- Location: LABCELL_X77_Y5_N15
\count1|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~109_sumout\ = SUM(( \count1|i_count\(15) ) + ( GND ) + ( \count1|Add0~94\ ))
-- \count1|Add0~110\ = CARRY(( \count1|i_count\(15) ) + ( GND ) + ( \count1|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \count1|ALT_INV_i_count\(15),
	cin => \count1|Add0~94\,
	sumout => \count1|Add0~109_sumout\,
	cout => \count1|Add0~110\);

-- Location: FF_X77_Y5_N17
\count1|i_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~109_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(15));

-- Location: LABCELL_X77_Y5_N18
\count1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~1_sumout\ = SUM(( \count1|i_count\(16) ) + ( GND ) + ( \count1|Add0~110\ ))
-- \count1|Add0~2\ = CARRY(( \count1|i_count\(16) ) + ( GND ) + ( \count1|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \count1|ALT_INV_i_count\(16),
	cin => \count1|Add0~110\,
	sumout => \count1|Add0~1_sumout\,
	cout => \count1|Add0~2\);

-- Location: FF_X77_Y5_N20
\count1|i_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~1_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(16));

-- Location: LABCELL_X77_Y5_N21
\count1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~37_sumout\ = SUM(( \count1|i_count\(17) ) + ( GND ) + ( \count1|Add0~2\ ))
-- \count1|Add0~38\ = CARRY(( \count1|i_count\(17) ) + ( GND ) + ( \count1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \count1|ALT_INV_i_count\(17),
	cin => \count1|Add0~2\,
	sumout => \count1|Add0~37_sumout\,
	cout => \count1|Add0~38\);

-- Location: FF_X77_Y5_N23
\count1|i_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~37_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(17));

-- Location: LABCELL_X77_Y6_N0
\count1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Equal0~1_combout\ = ( !\count1|i_count\(5) & ( !\count1|i_count\(3) & ( (!\count1|i_count\(1) & (!\count1|i_count\(17) & (!\count1|i_count\(2) & !\count1|i_count\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \count1|ALT_INV_i_count\(1),
	datab => \count1|ALT_INV_i_count\(17),
	datac => \count1|ALT_INV_i_count\(2),
	datad => \count1|ALT_INV_i_count\(4),
	datae => \count1|ALT_INV_i_count\(5),
	dataf => \count1|ALT_INV_i_count\(3),
	combout => \count1|Equal0~1_combout\);

-- Location: LABCELL_X77_Y5_N24
\count1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~41_sumout\ = SUM(( \count1|i_count\(18) ) + ( GND ) + ( \count1|Add0~38\ ))
-- \count1|Add0~42\ = CARRY(( \count1|i_count\(18) ) + ( GND ) + ( \count1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \count1|ALT_INV_i_count\(18),
	cin => \count1|Add0~38\,
	sumout => \count1|Add0~41_sumout\,
	cout => \count1|Add0~42\);

-- Location: FF_X77_Y5_N26
\count1|i_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~41_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(18));

-- Location: LABCELL_X77_Y5_N27
\count1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~45_sumout\ = SUM(( \count1|i_count\(19) ) + ( GND ) + ( \count1|Add0~42\ ))
-- \count1|Add0~46\ = CARRY(( \count1|i_count\(19) ) + ( GND ) + ( \count1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \count1|ALT_INV_i_count\(19),
	cin => \count1|Add0~42\,
	sumout => \count1|Add0~45_sumout\,
	cout => \count1|Add0~46\);

-- Location: FF_X77_Y5_N29
\count1|i_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~45_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(19));

-- Location: LABCELL_X77_Y5_N30
\count1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~49_sumout\ = SUM(( \count1|i_count\(20) ) + ( GND ) + ( \count1|Add0~46\ ))
-- \count1|Add0~50\ = CARRY(( \count1|i_count\(20) ) + ( GND ) + ( \count1|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \count1|ALT_INV_i_count\(20),
	cin => \count1|Add0~46\,
	sumout => \count1|Add0~49_sumout\,
	cout => \count1|Add0~50\);

-- Location: FF_X77_Y5_N32
\count1|i_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~49_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(20));

-- Location: LABCELL_X77_Y5_N33
\count1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~53_sumout\ = SUM(( \count1|i_count\(21) ) + ( GND ) + ( \count1|Add0~50\ ))
-- \count1|Add0~54\ = CARRY(( \count1|i_count\(21) ) + ( GND ) + ( \count1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \count1|ALT_INV_i_count\(21),
	cin => \count1|Add0~50\,
	sumout => \count1|Add0~53_sumout\,
	cout => \count1|Add0~54\);

-- Location: FF_X77_Y5_N35
\count1|i_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~53_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(21));

-- Location: LABCELL_X77_Y5_N36
\count1|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~101_sumout\ = SUM(( \count1|i_count\(22) ) + ( GND ) + ( \count1|Add0~54\ ))
-- \count1|Add0~102\ = CARRY(( \count1|i_count\(22) ) + ( GND ) + ( \count1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \count1|ALT_INV_i_count\(22),
	cin => \count1|Add0~54\,
	sumout => \count1|Add0~101_sumout\,
	cout => \count1|Add0~102\);

-- Location: FF_X77_Y5_N38
\count1|i_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~101_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(22));

-- Location: LABCELL_X77_Y6_N24
\count1|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Equal0~4_combout\ = ( \count1|i_count\(22) & ( !\count1|i_count\(0) & ( (!\count1|i_count\(11) & (\count1|i_count\(14) & \count1|i_count\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \count1|ALT_INV_i_count\(11),
	datac => \count1|ALT_INV_i_count\(14),
	datad => \count1|ALT_INV_i_count\(15),
	datae => \count1|ALT_INV_i_count\(22),
	dataf => \count1|ALT_INV_i_count\(0),
	combout => \count1|Equal0~4_combout\);

-- Location: LABCELL_X77_Y5_N39
\count1|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~73_sumout\ = SUM(( \count1|i_count\(23) ) + ( GND ) + ( \count1|Add0~102\ ))
-- \count1|Add0~74\ = CARRY(( \count1|i_count\(23) ) + ( GND ) + ( \count1|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \count1|ALT_INV_i_count\(23),
	cin => \count1|Add0~102\,
	sumout => \count1|Add0~73_sumout\,
	cout => \count1|Add0~74\);

-- Location: FF_X77_Y5_N41
\count1|i_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~73_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(23));

-- Location: LABCELL_X77_Y5_N42
\count1|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~77_sumout\ = SUM(( \count1|i_count\(24) ) + ( GND ) + ( \count1|Add0~74\ ))
-- \count1|Add0~78\ = CARRY(( \count1|i_count\(24) ) + ( GND ) + ( \count1|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \count1|ALT_INV_i_count\(24),
	cin => \count1|Add0~74\,
	sumout => \count1|Add0~77_sumout\,
	cout => \count1|Add0~78\);

-- Location: FF_X77_Y5_N44
\count1|i_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~77_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(24));

-- Location: LABCELL_X77_Y5_N45
\count1|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~85_sumout\ = SUM(( \count1|i_count\(25) ) + ( GND ) + ( \count1|Add0~78\ ))
-- \count1|Add0~86\ = CARRY(( \count1|i_count\(25) ) + ( GND ) + ( \count1|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \count1|ALT_INV_i_count\(25),
	cin => \count1|Add0~78\,
	sumout => \count1|Add0~85_sumout\,
	cout => \count1|Add0~86\);

-- Location: FF_X77_Y5_N47
\count1|i_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~85_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(25));

-- Location: LABCELL_X77_Y5_N48
\count1|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~81_sumout\ = SUM(( \count1|i_count\(26) ) + ( GND ) + ( \count1|Add0~86\ ))
-- \count1|Add0~82\ = CARRY(( \count1|i_count\(26) ) + ( GND ) + ( \count1|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \count1|ALT_INV_i_count\(26),
	cin => \count1|Add0~86\,
	sumout => \count1|Add0~81_sumout\,
	cout => \count1|Add0~82\);

-- Location: FF_X77_Y5_N50
\count1|i_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~81_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(26));

-- Location: LABCELL_X77_Y5_N51
\count1|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Add0~61_sumout\ = SUM(( \count1|i_count\(27) ) + ( GND ) + ( \count1|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \count1|ALT_INV_i_count\(27),
	cin => \count1|Add0~82\,
	sumout => \count1|Add0~61_sumout\);

-- Location: FF_X77_Y5_N53
\count1|i_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \count1|Add0~61_sumout\,
	sclr => \rtl~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \count1|i_count\(27));

-- Location: LABCELL_X77_Y6_N12
\count1|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Equal0~2_combout\ = ( \count1|i_count\(21) & ( \count1|i_count\(20) & ( (\count1|i_count\(27) & (!\count1|i_count\(19) & (!\count1|i_count\(18) & !\count1|i_count\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \count1|ALT_INV_i_count\(27),
	datab => \count1|ALT_INV_i_count\(19),
	datac => \count1|ALT_INV_i_count\(18),
	datad => \count1|ALT_INV_i_count\(9),
	datae => \count1|ALT_INV_i_count\(21),
	dataf => \count1|ALT_INV_i_count\(20),
	combout => \count1|Equal0~2_combout\);

-- Location: LABCELL_X77_Y6_N21
\count1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Equal0~0_combout\ = ( \count1|i_count\(8) & ( !\count1|i_count\(6) & ( (\count1|i_count\(7) & !\count1|i_count\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \count1|ALT_INV_i_count\(7),
	datad => \count1|ALT_INV_i_count\(16),
	datae => \count1|ALT_INV_i_count\(8),
	dataf => \count1|ALT_INV_i_count\(6),
	combout => \count1|Equal0~0_combout\);

-- Location: LABCELL_X77_Y5_N54
\count1|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \count1|Equal0~3_combout\ = ( !\count1|i_count\(25) & ( !\count1|i_count\(24) & ( (!\count1|i_count\(26) & (\count1|i_count\(12) & (!\count1|i_count\(10) & \count1|i_count\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \count1|ALT_INV_i_count\(26),
	datab => \count1|ALT_INV_i_count\(12),
	datac => \count1|ALT_INV_i_count\(10),
	datad => \count1|ALT_INV_i_count\(23),
	datae => \count1|ALT_INV_i_count\(25),
	dataf => \count1|ALT_INV_i_count\(24),
	combout => \count1|Equal0~3_combout\);

-- Location: LABCELL_X77_Y6_N6
\rtl~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~0_combout\ = LCELL(( \count1|Equal0~0_combout\ & ( \count1|Equal0~3_combout\ & ( (\count1|Equal0~1_combout\ & (!\count1|i_count\(13) & (\count1|Equal0~4_combout\ & \count1|Equal0~2_combout\))) ) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \count1|ALT_INV_Equal0~1_combout\,
	datab => \count1|ALT_INV_i_count\(13),
	datac => \count1|ALT_INV_Equal0~4_combout\,
	datad => \count1|ALT_INV_Equal0~2_combout\,
	datae => \count1|ALT_INV_Equal0~0_combout\,
	dataf => \count1|ALT_INV_Equal0~3_combout\,
	combout => \rtl~0_combout\);

-- Location: LABCELL_X80_Y5_N42
\Gen_state_mach:1:state_mach|Selector1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Selector1~1_combout\ = ( \Gen_state_mach:1:state_mach|Selector2~0_combout\ & ( (!\Gen_state_mach:1:state_mach|i_direction~q\) # (\Gen_state_mach:1:state_mach|Selector1~0_combout\) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|Selector2~0_combout\ & ( \Gen_state_mach:1:state_mach|Selector1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_Selector1~0_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_Selector2~0_combout\,
	combout => \Gen_state_mach:1:state_mach|Selector1~1_combout\);

-- Location: FF_X80_Y5_N29
\Gen_state_mach:1:state_mach|current_state.up\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \Gen_state_mach:1:state_mach|Selector1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:1:state_mach|current_state.up~q\);

-- Location: LABCELL_X80_Y5_N54
\Gen_state_mach:1:state_mach|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Selector3~0_combout\ = ( \Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|current_state.idle~q\ & ( \Gen_state_mach:1:state_mach|floor_stop~q\ ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|current_state.idle~q\ & ( (\Gen_state_mach:1:state_mach|floor_stop~q\ & \Gen_state_mach:1:state_mach|current_state.up~q\) ) ) ) # ( 
-- \Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|current_state.idle~q\ & ( \Gen_state_mach:1:state_mach|floor_stop~q\ ) ) ) # ( !\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\ & ( 
-- !\Gen_state_mach:1:state_mach|current_state.idle~q\ & ( (\Gen_state_mach:1:state_mach|floor_stop~q\ & (((!\Gen_state_mach:1:state_mach|destination~q\ & \Gen_state_mach:1:state_mach|floor_call~q\)) # (\Gen_state_mach:1:state_mach|current_state.up~q\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010001010101010101010100010001000100010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_floor_stop~q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_current_state.up~q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_destination~q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_floor_call~q\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_current_state.down~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_current_state.idle~q\,
	combout => \Gen_state_mach:1:state_mach|Selector3~0_combout\);

-- Location: FF_X80_Y5_N56
\Gen_state_mach:1:state_mach|current_state.loading\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \Gen_state_mach:1:state_mach|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:1:state_mach|current_state.loading~q\);

-- Location: LABCELL_X80_Y5_N0
\Gen_state_mach:1:state_mach|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Selector1~0_combout\ = ( \Gen_state_mach:1:state_mach|i_direction~q\ & ( (\Gen_state_mach:1:state_mach|current_state.up~q\ & !\Gen_state_mach:1:state_mach|floor_stop~q\) ) ) # ( !\Gen_state_mach:1:state_mach|i_direction~q\ & ( 
-- (!\Gen_state_mach:1:state_mach|floor_stop~q\ & (((\Gen_state_mach:1:state_mach|current_state.loading~q\ & \Gen_state_mach:1:state_mach|destination~q\)) # (\Gen_state_mach:1:state_mach|current_state.up~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001001100010001000100110001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_current_state.up~q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_floor_stop~q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_current_state.loading~q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_destination~q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\,
	combout => \Gen_state_mach:1:state_mach|Selector1~0_combout\);

-- Location: LABCELL_X80_Y5_N39
\Gen_state_mach:1:state_mach|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Selector2~1_combout\ = ( !\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|destination~q\) # ((!\Gen_state_mach:1:state_mach|current_state.loading~q\) # 
-- (!\Gen_state_mach:1:state_mach|i_direction~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111010111111111111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_destination~q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_current_state.loading~q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_current_state.down~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|Selector2~1_combout\);

-- Location: LABCELL_X80_Y5_N45
\Gen_state_mach:1:state_mach|i_current_floor~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_current_floor~0_combout\ = ( \Gen_state_mach:1:state_mach|floor_stop~q\ & ( (\Gen_state_mach:1:state_mach|Selector2~0_combout\) # (\Gen_state_mach:1:state_mach|Selector1~0_combout\) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|floor_stop~q\ & ( ((!\Gen_state_mach:1:state_mach|Selector2~1_combout\) # (\Gen_state_mach:1:state_mach|Selector2~0_combout\)) # (\Gen_state_mach:1:state_mach|Selector1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111110111111101111111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_Selector1~0_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Selector2~0_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Selector2~1_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_floor_stop~q\,
	combout => \Gen_state_mach:1:state_mach|i_current_floor~0_combout\);

-- Location: FF_X81_Y4_N47
\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:1:state_mach|i_current_floor~1_combout\,
	sload => VCC,
	ena => \Gen_state_mach:1:state_mach|i_current_floor~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\);

-- Location: MLABCELL_X78_Y4_N48
\Gen_state_mach:1:state_mach|i_current_floor[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_current_floor[0]~4_combout\ = !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|i_current_floor[0]~4_combout\);

-- Location: FF_X81_Y4_N10
\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:1:state_mach|i_current_floor[0]~4_combout\,
	sload => VCC,
	ena => \Gen_state_mach:1:state_mach|i_current_floor~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\);

-- Location: FF_X82_Y4_N4
\Gen_state_mach:1:state_mach|i_current_floor[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:1:state_mach|i_current_floor[3]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:1:state_mach|i_current_floor\(3));

-- Location: LABCELL_X83_Y5_N51
\Gen_state_mach:1:state_mach|i_current_floor[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_current_floor[2]~2_combout\ = ( \Gen_state_mach:1:state_mach|Selector1~1_combout\ & ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) $ (((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\) # 
-- (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\))) ) ) # ( !\Gen_state_mach:1:state_mach|Selector1~1_combout\ & ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) $ ((((!\Gen_state_mach:1:state_mach|Selector2~2_combout\) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\)) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110010011001100111001001100110110001101100011011000110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_Selector2~2_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_Selector1~1_combout\,
	combout => \Gen_state_mach:1:state_mach|i_current_floor[2]~2_combout\);

-- Location: FF_X82_Y5_N34
\Gen_state_mach:1:state_mach|i_current_floor[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:1:state_mach|i_current_floor[2]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:1:state_mach|i_current_floor\(2));

-- Location: MLABCELL_X84_Y4_N9
\Gen_state_mach:1:state_mach|i_current_floor[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_current_floor[3]~3_combout\ = ( \Gen_state_mach:1:state_mach|Selector1~1_combout\ & ( \Gen_state_mach:1:state_mach|Selector2~2_combout\ & ( !\Gen_state_mach:1:state_mach|i_current_floor\(3) $ 
-- (((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\) # ((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\) # (!\Gen_state_mach:1:state_mach|i_current_floor\(2))))) ) ) ) # ( !\Gen_state_mach:1:state_mach|Selector1~1_combout\ & ( 
-- \Gen_state_mach:1:state_mach|Selector2~2_combout\ & ( !\Gen_state_mach:1:state_mach|i_current_floor\(3) $ ((((\Gen_state_mach:1:state_mach|i_current_floor\(2)) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\)) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\))) ) ) ) # ( \Gen_state_mach:1:state_mach|Selector1~1_combout\ & ( !\Gen_state_mach:1:state_mach|Selector2~2_combout\ & ( !\Gen_state_mach:1:state_mach|i_current_floor\(3) $ 
-- (((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\) # ((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\) # (!\Gen_state_mach:1:state_mach|i_current_floor\(2))))) ) ) ) # ( !\Gen_state_mach:1:state_mach|Selector1~1_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|Selector2~2_combout\ & ( \Gen_state_mach:1:state_mach|i_current_floor\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011011010010011001100110011001100110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datae => \Gen_state_mach:1:state_mach|ALT_INV_Selector1~1_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_Selector2~2_combout\,
	combout => \Gen_state_mach:1:state_mach|i_current_floor[3]~3_combout\);

-- Location: FF_X82_Y4_N5
\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:1:state_mach|i_current_floor[3]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\);

-- Location: MLABCELL_X78_Y4_N57
\Gen_floor_control:1:f_control|Decoder1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|Decoder1~13_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & 
-- !\Gen_state_mach:1:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_floor_control:1:f_control|Decoder1~13_combout\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: LABCELL_X74_Y5_N36
\Gen_floor_control:3:f_control|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder0~12_combout\ = ( !\SW[2]~input_o\ & ( (\SW[0]~input_o\ & (\SW[1]~input_o\ & \SW[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \Gen_floor_control:3:f_control|Decoder0~12_combout\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: LABCELL_X80_Y5_N3
\Gen_seven_seg:1:hexF|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:1:hexF|Equal1~0_combout\ = ( \Gen_state_mach:1:state_mach|current_state.idle~q\ & ( (!\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\) # (!\Gen_state_mach:1:state_mach|current_state.up~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:1:state_mach|ALT_INV_current_state.down~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_current_state.up~q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_current_state.idle~q\,
	combout => \Gen_seven_seg:1:hexF|Equal1~0_combout\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: FF_X82_Y5_N35
\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:1:state_mach|i_current_floor[2]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\);

-- Location: MLABCELL_X82_Y5_N0
\M_control|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|LessThan0~0_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & (!\SW[2]~input_o\ & 
-- ((!\SW[1]~input_o\) # (!\SW[0]~input_o\)))) # (\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ((!\SW[2]~input_o\) # ((!\SW[1]~input_o\) # (!\SW[0]~input_o\)))) ) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( 
-- \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & (!\SW[2]~input_o\ & (!\SW[1]~input_o\ & !\SW[0]~input_o\))) # (\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & 
-- ((!\SW[2]~input_o\) # ((!\SW[1]~input_o\ & !\SW[0]~input_o\)))) ) ) ) # ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( 
-- (!\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & (!\SW[2]~input_o\ & !\SW[1]~input_o\)) # (\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ((!\SW[2]~input_o\) # (!\SW[1]~input_o\))) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & !\SW[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100110101001101010011010100010001001101110111010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \M_control|LessThan0~0_combout\);

-- Location: LABCELL_X80_Y5_N33
\M_control|input~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|input~6_combout\ = ( \M_control|LessThan0~0_combout\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(3) & (\SW[3]~input_o\ & !\Gen_state_mach:1:state_mach|i_direction~q\)) ) ) # ( !\M_control|LessThan0~0_combout\ & ( 
-- (!\Gen_state_mach:1:state_mach|i_direction~q\ & ((!\Gen_state_mach:1:state_mach|i_current_floor\(3)) # (\SW[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000000101011110000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\,
	dataf => \M_control|ALT_INV_LessThan0~0_combout\,
	combout => \M_control|input~6_combout\);

-- Location: LABCELL_X81_Y5_N57
\M_control|i_enable_floor_control~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~8_combout\ = ( \M_control|input~6_combout\ & ( \SW[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[4]~input_o\,
	dataf => \M_control|ALT_INV_input~6_combout\,
	combout => \M_control|i_enable_floor_control~8_combout\);

-- Location: FF_X78_Y6_N43
\Gen_state_mach:2:state_mach|current_state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \Gen_state_mach:2:state_mach|Selector0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:2:state_mach|current_state.idle~q\);

-- Location: FF_X78_Y8_N32
\Gen_state_mach:2:state_mach|floor_call\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \Gen_state_mach:2:state_mach|check_destination_bits~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:2:state_mach|floor_call~q\);

-- Location: MLABCELL_X78_Y8_N3
\Gen_state_mach:2:state_mach|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Selector1~0_combout\ = ( !\Gen_state_mach:2:state_mach|current_state.idle~q\ & ( \Gen_state_mach:2:state_mach|destination~q\ & ( !\Gen_state_mach:2:state_mach|floor_stop~q\ ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|current_state.idle~q\ & ( !\Gen_state_mach:2:state_mach|destination~q\ & ( (!\Gen_state_mach:2:state_mach|floor_stop~q\ & \Gen_state_mach:2:state_mach|floor_call~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_floor_stop~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_floor_call~q\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_destination~q\,
	combout => \Gen_state_mach:2:state_mach|Selector1~0_combout\);

-- Location: MLABCELL_X78_Y6_N21
\Gen_state_mach:2:state_mach|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Selector2~0_combout\ = ( !\Gen_state_mach:2:state_mach|current_state.down~q\ & ( (!\Gen_state_mach:2:state_mach|destination~q\) # ((!\Gen_state_mach:2:state_mach|i_direction~q\) # 
-- (!\Gen_state_mach:2:state_mach|current_state.loading~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111010111111111111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_destination~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_current_state.loading~DUPLICATE_q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_current_state.down~q\,
	combout => \Gen_state_mach:2:state_mach|Selector2~0_combout\);

-- Location: MLABCELL_X78_Y6_N0
\Gen_state_mach:2:state_mach|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Selector2~1_combout\ = ( \Gen_state_mach:2:state_mach|Selector2~0_combout\ & ( (\Gen_state_mach:2:state_mach|i_direction~q\ & \Gen_state_mach:2:state_mach|Selector1~0_combout\) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|Selector2~0_combout\ & ( (!\Gen_state_mach:2:state_mach|floor_stop~q\) # ((\Gen_state_mach:2:state_mach|i_direction~q\ & \Gen_state_mach:2:state_mach|Selector1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110011111100001111001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_floor_stop~q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_Selector1~0_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Selector2~0_combout\,
	combout => \Gen_state_mach:2:state_mach|Selector2~1_combout\);

-- Location: FF_X78_Y6_N16
\Gen_state_mach:2:state_mach|current_state.down\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \Gen_state_mach:2:state_mach|Selector2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:2:state_mach|current_state.down~q\);

-- Location: MLABCELL_X78_Y8_N30
\Gen_state_mach:2:state_mach|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Selector3~0_combout\ = ( \Gen_state_mach:2:state_mach|floor_call~q\ & ( \Gen_state_mach:2:state_mach|current_state.up~q\ & ( \Gen_state_mach:2:state_mach|floor_stop~q\ ) ) ) # ( !\Gen_state_mach:2:state_mach|floor_call~q\ & ( 
-- \Gen_state_mach:2:state_mach|current_state.up~q\ & ( \Gen_state_mach:2:state_mach|floor_stop~q\ ) ) ) # ( \Gen_state_mach:2:state_mach|floor_call~q\ & ( !\Gen_state_mach:2:state_mach|current_state.up~q\ & ( (\Gen_state_mach:2:state_mach|floor_stop~q\ & 
-- (((!\Gen_state_mach:2:state_mach|destination~q\ & !\Gen_state_mach:2:state_mach|current_state.idle~q\)) # (\Gen_state_mach:2:state_mach|current_state.down~q\))) ) ) ) # ( !\Gen_state_mach:2:state_mach|floor_call~q\ & ( 
-- !\Gen_state_mach:2:state_mach|current_state.up~q\ & ( (\Gen_state_mach:2:state_mach|current_state.down~q\ & \Gen_state_mach:2:state_mach|floor_stop~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000001101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_current_state.down~q\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_destination~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_floor_stop~q\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_floor_call~q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_current_state.up~q\,
	combout => \Gen_state_mach:2:state_mach|Selector3~0_combout\);

-- Location: FF_X78_Y8_N1
\Gen_state_mach:2:state_mach|current_state.loading~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \Gen_state_mach:2:state_mach|Selector3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:2:state_mach|current_state.loading~DUPLICATE_q\);

-- Location: MLABCELL_X78_Y6_N12
\Gen_state_mach:2:state_mach|Selector1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Selector1~1_combout\ = ( \Gen_state_mach:2:state_mach|i_direction~q\ & ( \Gen_state_mach:2:state_mach|current_state.up~q\ & ( !\Gen_state_mach:2:state_mach|floor_stop~q\ ) ) ) # ( !\Gen_state_mach:2:state_mach|i_direction~q\ & 
-- ( \Gen_state_mach:2:state_mach|current_state.up~q\ & ( !\Gen_state_mach:2:state_mach|floor_stop~q\ ) ) ) # ( !\Gen_state_mach:2:state_mach|i_direction~q\ & ( !\Gen_state_mach:2:state_mach|current_state.up~q\ & ( 
-- (\Gen_state_mach:2:state_mach|current_state.loading~DUPLICATE_q\ & (!\Gen_state_mach:2:state_mach|floor_stop~q\ & \Gen_state_mach:2:state_mach|destination~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_current_state.loading~DUPLICATE_q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_floor_stop~q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_destination~q\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_current_state.up~q\,
	combout => \Gen_state_mach:2:state_mach|Selector1~1_combout\);

-- Location: MLABCELL_X78_Y6_N3
\Gen_state_mach:2:state_mach|Selector1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Selector1~2_combout\ = ( \Gen_state_mach:2:state_mach|Selector1~1_combout\ ) # ( !\Gen_state_mach:2:state_mach|Selector1~1_combout\ & ( (!\Gen_state_mach:2:state_mach|i_direction~q\ & 
-- \Gen_state_mach:2:state_mach|Selector1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_Selector1~0_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Selector1~1_combout\,
	combout => \Gen_state_mach:2:state_mach|Selector1~2_combout\);

-- Location: FF_X78_Y6_N31
\Gen_state_mach:2:state_mach|current_state.up\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \Gen_state_mach:2:state_mach|Selector1~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:2:state_mach|current_state.up~q\);

-- Location: MLABCELL_X78_Y8_N36
\Gen_floor_control:2:f_control|i_floor_call_array_up~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\ = ( \Gen_state_mach:2:state_mach|i_direction~q\ & ( (\Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\ & ((!\Gen_state_mach:2:state_mach|current_state.up~q\) # 
-- (!\Gen_state_mach:2:state_mach|current_state.down~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111000000000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_current_state.up~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_current_state.down~q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~DUPLICATE_q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\);

-- Location: MLABCELL_X78_Y7_N39
\Gen_state_mach:2:state_mach|i_current_floor[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_current_floor[0]~4_combout\ = ( !\Gen_state_mach:2:state_mach|i_current_floor\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	combout => \Gen_state_mach:2:state_mach|i_current_floor[0]~4_combout\);

-- Location: FF_X74_Y7_N55
\Gen_state_mach:2:state_mach|i_current_floor[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:2:state_mach|i_current_floor[0]~4_combout\,
	sload => VCC,
	ena => \Gen_state_mach:2:state_mach|i_current_floor~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:2:state_mach|i_current_floor\(0));

-- Location: FF_X74_Y6_N53
\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:2:state_mach|i_current_floor[2]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\);

-- Location: MLABCELL_X78_Y6_N48
\Gen_state_mach:2:state_mach|i_current_floor[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_current_floor[2]~2_combout\ = ( \Gen_state_mach:2:state_mach|Selector1~2_combout\ & ( !\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ $ (((!\Gen_state_mach:2:state_mach|i_current_floor\(1)) # 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(0)))) ) ) # ( !\Gen_state_mach:2:state_mach|Selector1~2_combout\ & ( !\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ $ ((((!\Gen_state_mach:2:state_mach|Selector2~1_combout\) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(0))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110000111000011111000011100011110000111100001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_Selector2~1_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Selector1~2_combout\,
	combout => \Gen_state_mach:2:state_mach|i_current_floor[2]~2_combout\);

-- Location: FF_X74_Y6_N52
\Gen_state_mach:2:state_mach|i_current_floor[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:2:state_mach|i_current_floor[2]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:2:state_mach|i_current_floor\(2));

-- Location: MLABCELL_X78_Y6_N54
\Gen_state_mach:2:state_mach|i_current_floor[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_current_floor[3]~3_combout\ = ( \Gen_state_mach:2:state_mach|Selector2~1_combout\ & ( \Gen_state_mach:2:state_mach|Selector1~2_combout\ & ( !\Gen_state_mach:2:state_mach|i_current_floor\(3) $ 
-- (((!\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\) # ((!\Gen_state_mach:2:state_mach|i_current_floor\(1)) # (!\Gen_state_mach:2:state_mach|i_current_floor\(0))))) ) ) ) # ( !\Gen_state_mach:2:state_mach|Selector2~1_combout\ & ( 
-- \Gen_state_mach:2:state_mach|Selector1~2_combout\ & ( !\Gen_state_mach:2:state_mach|i_current_floor\(3) $ (((!\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\) # ((!\Gen_state_mach:2:state_mach|i_current_floor\(1)) # 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(0))))) ) ) ) # ( \Gen_state_mach:2:state_mach|Selector2~1_combout\ & ( !\Gen_state_mach:2:state_mach|Selector1~2_combout\ & ( !\Gen_state_mach:2:state_mach|i_current_floor\(3) $ 
-- ((((\Gen_state_mach:2:state_mach|i_current_floor\(0)) # (\Gen_state_mach:2:state_mach|i_current_floor\(1))) # (\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\))) ) ) ) # ( !\Gen_state_mach:2:state_mach|Selector2~1_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|Selector1~2_combout\ & ( \Gen_state_mach:2:state_mach|i_current_floor\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011100100110011001100110011001101100011001100110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_Selector2~1_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Selector1~2_combout\,
	combout => \Gen_state_mach:2:state_mach|i_current_floor[3]~3_combout\);

-- Location: FF_X74_Y6_N2
\Gen_state_mach:2:state_mach|i_current_floor[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:2:state_mach|i_current_floor[3]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:2:state_mach|i_current_floor\(3));

-- Location: LABCELL_X75_Y8_N45
\Gen_floor_control:2:f_control|Decoder1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|Decoder1~13_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(2) & (!\Gen_state_mach:2:state_mach|i_current_floor\(0) & 
-- \Gen_state_mach:2:state_mach|i_current_floor\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_floor_control:2:f_control|Decoder1~13_combout\);

-- Location: FF_X74_Y7_N56
\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:2:state_mach|i_current_floor[0]~4_combout\,
	sload => VCC,
	ena => \Gen_state_mach:2:state_mach|i_current_floor~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y9_N21
\Gen_floor_control:2:f_control|Decoder1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|Decoder1~2_combout\ = ( !\Gen_state_mach:2:state_mach|i_current_floor\(3) & ( (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & 
-- !\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	combout => \Gen_floor_control:2:f_control|Decoder1~2_combout\);

-- Location: LABCELL_X75_Y5_N33
\Gen_floor_control:3:f_control|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder0~2_combout\ = ( !\SW[3]~input_o\ & ( (!\SW[0]~input_o\ & (\SW[1]~input_o\ & !\SW[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \Gen_floor_control:3:f_control|Decoder0~2_combout\);

-- Location: IOIBUF_X36_Y0_N1
\KEY~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY,
	o => \KEY~input_o\);

-- Location: MLABCELL_X78_Y6_N9
\Gen_seven_seg:2:hexF|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:2:hexF|Equal1~0_combout\ = ( \Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\ & ( (!\Gen_state_mach:2:state_mach|current_state.up~q\) # (!\Gen_state_mach:2:state_mach|current_state.down~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_current_state.up~q\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_current_state.down~q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~DUPLICATE_q\,
	combout => \Gen_seven_seg:2:hexF|Equal1~0_combout\);

-- Location: LABCELL_X80_Y5_N21
\M_control|i_enable_floor_control~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~10_combout\ = ( !\M_control|input~6_combout\ & ( (\Gen_state_mach:1:state_mach|current_state.idle~q\ & \SW[4]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:1:state_mach|ALT_INV_current_state.idle~q\,
	datad => \ALT_INV_SW[4]~input_o\,
	dataf => \M_control|ALT_INV_input~6_combout\,
	combout => \M_control|i_enable_floor_control~10_combout\);

-- Location: LABCELL_X74_Y6_N39
\M_control|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|LessThan1~0_combout\ = ( \SW[0]~input_o\ & ( \Gen_state_mach:2:state_mach|i_current_floor\(0) & ( (!\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (!\SW[2]~input_o\ 
-- & !\SW[1]~input_o\))) # (\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & ((!\SW[2]~input_o\) # ((\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & !\SW[1]~input_o\)))) ) ) ) # ( !\SW[0]~input_o\ & ( 
-- \Gen_state_mach:2:state_mach|i_current_floor\(0) & ( (!\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & (!\SW[2]~input_o\ & ((!\SW[1]~input_o\) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\)))) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & (((!\SW[2]~input_o\) # (!\SW[1]~input_o\)) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\))) ) ) ) # ( \SW[0]~input_o\ & ( !\Gen_state_mach:2:state_mach|i_current_floor\(0) & 
-- ( (!\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (!\SW[2]~input_o\ & !\SW[1]~input_o\))) # (\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & 
-- ((!\SW[2]~input_o\) # ((\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & !\SW[1]~input_o\)))) ) ) ) # ( !\SW[0]~input_o\ & ( !\Gen_state_mach:2:state_mach|i_current_floor\(0) & ( (!\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ 
-- & (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (!\SW[2]~input_o\ & !\SW[1]~input_o\))) # (\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & ((!\SW[2]~input_o\) # 
-- ((\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & !\SW[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000101010000011100010101000011110101011100010111000101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	combout => \M_control|LessThan1~0_combout\);

-- Location: FF_X80_Y5_N59
\Gen_state_mach:1:state_mach|current_state.down\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \Gen_state_mach:1:state_mach|Selector2~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:1:state_mach|current_state.down~q\);

-- Location: LABCELL_X80_Y5_N48
\M_control|i_enable_floor_control~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~9_combout\ = ( !\Gen_state_mach:1:state_mach|current_state.up~q\ & ( \Gen_state_mach:1:state_mach|current_state.down~q\ & ( (!\Gen_state_mach:2:state_mach|i_direction~q\ & 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor\(3) & ((!\M_control|LessThan1~0_combout\) # (\SW[3]~input_o\))) # (\Gen_state_mach:2:state_mach|i_current_floor\(3) & (!\M_control|LessThan1~0_combout\ & \SW[3]~input_o\)))) ) ) ) # ( 
-- \Gen_state_mach:1:state_mach|current_state.up~q\ & ( !\Gen_state_mach:1:state_mach|current_state.down~q\ & ( (!\Gen_state_mach:2:state_mach|i_direction~q\ & ((!\Gen_state_mach:2:state_mach|i_current_floor\(3) & ((!\M_control|LessThan1~0_combout\) # 
-- (\SW[3]~input_o\))) # (\Gen_state_mach:2:state_mach|i_current_floor\(3) & (!\M_control|LessThan1~0_combout\ & \SW[3]~input_o\)))) ) ) ) # ( !\Gen_state_mach:1:state_mach|current_state.up~q\ & ( !\Gen_state_mach:1:state_mach|current_state.down~q\ & ( 
-- (!\Gen_state_mach:2:state_mach|i_direction~q\ & ((!\Gen_state_mach:2:state_mach|i_current_floor\(3) & ((!\M_control|LessThan1~0_combout\) # (\SW[3]~input_o\))) # (\Gen_state_mach:2:state_mach|i_current_floor\(3) & (!\M_control|LessThan1~0_combout\ & 
-- \SW[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011001000100000001100100010000000110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\,
	datac => \M_control|ALT_INV_LessThan1~0_combout\,
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_current_state.up~q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_current_state.down~q\,
	combout => \M_control|i_enable_floor_control~9_combout\);

-- Location: LABCELL_X81_Y3_N42
\Gen_floor_control:1:f_control|i_floor_call_array_up~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\ = ( \Gen_state_mach:1:state_mach|i_direction~q\ & ( (\Gen_state_mach:1:state_mach|current_state.idle~q\ & ((!\Gen_state_mach:1:state_mach|current_state.up~q\) # 
-- (!\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111000000000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:1:state_mach|ALT_INV_current_state.up~q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_current_state.down~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_current_state.idle~q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\);

-- Location: LABCELL_X79_Y5_N21
\Gen_floor_control:1:f_control|i_floor_call_array_up~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\ = ( !\SW[5]~input_o\ & ( (\M_control|i_enable_floor_control\(0) & \SW[4]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \M_control|ALT_INV_i_enable_floor_control\(0),
	datad => \ALT_INV_SW[4]~input_o\,
	dataf => \ALT_INV_SW[5]~input_o\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\);

-- Location: LABCELL_X75_Y5_N48
\Gen_floor_control:3:f_control|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder0~7_combout\ = ( \SW[2]~input_o\ & ( (!\SW[1]~input_o\ & (!\SW[3]~input_o\ & \SW[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \Gen_floor_control:3:f_control|Decoder0~7_combout\);

-- Location: MLABCELL_X82_Y3_N24
\Gen_floor_control:1:f_control|i_floor_call_array_up~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~16_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(5) & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\) # (!\Gen_floor_control:3:f_control|Decoder0~7_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~7_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(5),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~16_combout\);

-- Location: MLABCELL_X82_Y3_N6
\Gen_floor_control:1:f_control|Decoder1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|Decoder1~8_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- \Gen_state_mach:1:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_floor_control:1:f_control|Decoder1~8_combout\);

-- Location: MLABCELL_X82_Y3_N27
\Gen_floor_control:1:f_control|i_floor_call_array_up~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~17_combout\ = ( \Gen_floor_control:1:f_control|Decoder1~8_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~16_combout\ & (((!\rtl~0_combout\) # 
-- (!\Gen_state_mach:1:state_mach|Mux1~4_combout\)) # (\Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\Gen_floor_control:1:f_control|Decoder1~8_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~16_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~8_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~17_combout\);

-- Location: FF_X82_Y3_N29
\Gen_floor_control:1:f_control|i_floor_call_array_up[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_up~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_up\(5));

-- Location: LABCELL_X83_Y4_N48
\Gen_floor_control:1:f_control|Decoder1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|Decoder1~4_combout\ = ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- !\Gen_state_mach:1:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_floor_control:1:f_control|Decoder1~4_combout\);

-- Location: LABCELL_X71_Y4_N33
\Gen_floor_control:3:f_control|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder0~3_combout\ = ( !\SW[3]~input_o\ & ( !\SW[2]~input_o\ & ( (!\SW[1]~input_o\ & \SW[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datae => \ALT_INV_SW[3]~input_o\,
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \Gen_floor_control:3:f_control|Decoder0~3_combout\);

-- Location: MLABCELL_X78_Y3_N21
\Gen_floor_control:1:f_control|i_floor_call_array_up~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~8_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(1) & ( (!\Gen_floor_control:3:f_control|Decoder0~3_combout\) # (!\Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~3_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(1),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~8_combout\);

-- Location: LABCELL_X79_Y3_N45
\Gen_floor_control:1:f_control|i_floor_call_array_up~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~9_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~8_combout\ & (((!\Gen_state_mach:1:state_mach|Mux1~4_combout\) # 
-- (!\Gen_floor_control:1:f_control|Decoder1~4_combout\)) # (\Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~8_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~9_combout\);

-- Location: FF_X79_Y3_N47
\Gen_floor_control:1:f_control|i_floor_call_array_up[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_up~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_up\(1));

-- Location: LABCELL_X75_Y5_N3
\Gen_floor_control:3:f_control|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder0~6_combout\ = ( !\SW[1]~input_o\ & ( (!\SW[3]~input_o\ & (\SW[2]~input_o\ & !\SW[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \Gen_floor_control:3:f_control|Decoder0~6_combout\);

-- Location: LABCELL_X80_Y3_N12
\Gen_floor_control:1:f_control|i_floor_call_array_up~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~14_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(4) & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\) # (!\Gen_floor_control:3:f_control|Decoder0~6_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~6_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(4),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~14_combout\);

-- Location: LABCELL_X80_Y3_N3
\Gen_floor_control:1:f_control|Decoder1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|Decoder1~7_combout\ = ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- \Gen_state_mach:1:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_floor_control:1:f_control|Decoder1~7_combout\);

-- Location: LABCELL_X80_Y3_N42
\Gen_floor_control:1:f_control|i_floor_call_array_up~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~15_combout\ = ( \Gen_floor_control:1:f_control|Decoder1~7_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~14_combout\ & ((!\rtl~0_combout\) # 
-- ((!\Gen_state_mach:1:state_mach|Mux1~4_combout\) # (\Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\)))) ) ) # ( !\Gen_floor_control:1:f_control|Decoder1~7_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011101111000000001110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~14_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~7_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~15_combout\);

-- Location: FF_X80_Y3_N44
\Gen_floor_control:1:f_control|i_floor_call_array_up[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_up~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_up\(4));

-- Location: LABCELL_X83_Y5_N45
\Gen_floor_control:1:f_control|Decoder1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|Decoder1~5_combout\ = ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- !\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_floor_control:1:f_control|Decoder1~5_combout\);

-- Location: LABCELL_X75_Y5_N9
\Gen_floor_control:3:f_control|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder0~4_combout\ = ( !\SW[1]~input_o\ & ( (!\SW[3]~input_o\ & (!\SW[2]~input_o\ & !\SW[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \Gen_floor_control:3:f_control|Decoder0~4_combout\);

-- Location: LABCELL_X80_Y3_N27
\Gen_floor_control:1:f_control|i_floor_call_array_up~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~10_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(0) & ( (!\Gen_floor_control:3:f_control|Decoder0~4_combout\) # (!\Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(0),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~10_combout\);

-- Location: LABCELL_X79_Y3_N12
\Gen_floor_control:1:f_control|i_floor_call_array_up~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~11_combout\ = ( \Gen_state_mach:1:state_mach|Mux1~4_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~10_combout\ & (((!\rtl~0_combout\) # 
-- (!\Gen_floor_control:1:f_control|Decoder1~5_combout\)) # (\Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\Gen_state_mach:1:state_mach|Mux1~4_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~5_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~10_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~11_combout\);

-- Location: FF_X79_Y3_N14
\Gen_floor_control:1:f_control|i_floor_call_array_up[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_up~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_up\(0));

-- Location: LABCELL_X79_Y3_N18
\M_control|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux0~0_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(4) & ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(0) & ( (!\SW[0]~input_o\) # ((!\SW[2]~input_o\ & 
-- ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(1)))) # (\SW[2]~input_o\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(5)))) ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(4) & ( 
-- \Gen_floor_control:1:f_control|i_floor_call_array_up\(0) & ( (!\SW[0]~input_o\ & (!\SW[2]~input_o\)) # (\SW[0]~input_o\ & ((!\SW[2]~input_o\ & ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(1)))) # (\SW[2]~input_o\ & 
-- (\Gen_floor_control:1:f_control|i_floor_call_array_up\(5))))) ) ) ) # ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(4) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(0) & ( (!\SW[0]~input_o\ & (\SW[2]~input_o\)) # (\SW[0]~input_o\ & 
-- ((!\SW[2]~input_o\ & ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(1)))) # (\SW[2]~input_o\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(5))))) ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(4) & ( 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_up\(0) & ( (\SW[0]~input_o\ & ((!\SW[2]~input_o\ & ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(1)))) # (\SW[2]~input_o\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(5),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(1),
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(4),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(0),
	combout => \M_control|Mux0~0_combout\);

-- Location: MLABCELL_X82_Y3_N0
\Gen_floor_control:1:f_control|Decoder1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|Decoder1~2_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor\(2) & 
-- !\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_floor_control:1:f_control|Decoder1~2_combout\);

-- Location: LABCELL_X75_Y5_N36
\Gen_floor_control:3:f_control|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder0~1_combout\ = ( !\SW[3]~input_o\ & ( (\SW[2]~input_o\ & (!\SW[0]~input_o\ & \SW[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \Gen_floor_control:3:f_control|Decoder0~1_combout\);

-- Location: MLABCELL_X78_Y3_N57
\Gen_floor_control:1:f_control|i_floor_call_array_up~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~4_combout\ = ( \Gen_floor_control:3:f_control|Decoder0~1_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up\(6) & !\Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\) ) ) # 
-- ( !\Gen_floor_control:3:f_control|Decoder0~1_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(6),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~1_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~4_combout\);

-- Location: LABCELL_X79_Y3_N3
\Gen_floor_control:1:f_control|i_floor_call_array_up~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~5_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~4_combout\ & (((!\Gen_state_mach:1:state_mach|Mux1~4_combout\) # 
-- (!\Gen_floor_control:1:f_control|Decoder1~2_combout\)) # (\Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~2_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~4_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~5_combout\);

-- Location: FF_X79_Y3_N5
\Gen_floor_control:1:f_control|i_floor_call_array_up[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_up~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_up\(6));

-- Location: LABCELL_X80_Y6_N54
\Gen_floor_control:1:f_control|Decoder1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|Decoder1~6_combout\ = ( !\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ( (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- !\Gen_state_mach:1:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000000000000000000010000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	combout => \Gen_floor_control:1:f_control|Decoder1~6_combout\);

-- Location: LABCELL_X71_Y4_N48
\Gen_floor_control:3:f_control|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder0~5_combout\ = ( !\SW[3]~input_o\ & ( !\SW[2]~input_o\ & ( (\SW[1]~input_o\ & \SW[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \ALT_INV_SW[3]~input_o\,
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \Gen_floor_control:3:f_control|Decoder0~5_combout\);

-- Location: LABCELL_X81_Y3_N0
\Gen_floor_control:1:f_control|i_floor_call_array_up~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~12_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(3) & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\) # (!\Gen_floor_control:3:f_control|Decoder0~5_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~5_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(3),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~12_combout\);

-- Location: LABCELL_X81_Y3_N30
\Gen_floor_control:1:f_control|i_floor_call_array_up~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~13_combout\ = ( \Gen_state_mach:1:state_mach|Mux1~4_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~12_combout\ & ((!\rtl~0_combout\) # 
-- ((!\Gen_floor_control:1:f_control|Decoder1~6_combout\) # (\Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\)))) ) ) # ( !\Gen_state_mach:1:state_mach|Mux1~4_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011101111000000001110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~6_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~12_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~13_combout\);

-- Location: FF_X81_Y3_N32
\Gen_floor_control:1:f_control|i_floor_call_array_up[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_up~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_up\(3));

-- Location: LABCELL_X81_Y3_N57
\Gen_floor_control:1:f_control|Decoder1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|Decoder1~3_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & 
-- !\Gen_state_mach:1:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_floor_control:1:f_control|Decoder1~3_combout\);

-- Location: LABCELL_X80_Y3_N54
\Gen_floor_control:1:f_control|i_floor_call_array_up~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~6_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(2) & ( (!\Gen_floor_control:3:f_control|Decoder0~2_combout\) # (!\Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~2_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(2),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~6_combout\);

-- Location: LABCELL_X79_Y3_N0
\Gen_floor_control:1:f_control|i_floor_call_array_up~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~7_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~6_combout\ & (((!\Gen_state_mach:1:state_mach|Mux1~4_combout\) # 
-- (!\Gen_floor_control:1:f_control|Decoder1~3_combout\)) # (\Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~3_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~6_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~7_combout\);

-- Location: FF_X79_Y3_N2
\Gen_floor_control:1:f_control|i_floor_call_array_up[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_up~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_up\(2));

-- Location: LABCELL_X83_Y3_N54
\Gen_floor_control:1:f_control|Decoder1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|Decoder1~9_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (\Gen_state_mach:1:state_mach|i_current_floor\(2) & (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- !\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_floor_control:1:f_control|Decoder1~9_combout\);

-- Location: LABCELL_X75_Y5_N51
\Gen_floor_control:3:f_control|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder0~8_combout\ = ( \SW[2]~input_o\ & ( (!\SW[3]~input_o\ & (\SW[1]~input_o\ & \SW[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \Gen_floor_control:3:f_control|Decoder0~8_combout\);

-- Location: MLABCELL_X78_Y3_N36
\Gen_floor_control:1:f_control|i_floor_call_array_up~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~18_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(7) & ( (!\Gen_floor_control:3:f_control|Decoder0~8_combout\) # (!\Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~8_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(7),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~18_combout\);

-- Location: MLABCELL_X78_Y3_N9
\Gen_floor_control:1:f_control|i_floor_call_array_up~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~19_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~18_combout\ & ((!\Gen_floor_control:1:f_control|Decoder1~9_combout\) # 
-- ((!\Gen_state_mach:1:state_mach|Mux1~4_combout\) # (\Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111011000000001111101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~9_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~18_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~19_combout\);

-- Location: FF_X78_Y3_N11
\Gen_floor_control:1:f_control|i_floor_call_array_up[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_up~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_up\(7));

-- Location: LABCELL_X79_Y3_N6
\M_control|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux0~2_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(2) & ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(7) & ( (!\SW[0]~input_o\ & (((!\SW[2]~input_o\)) # 
-- (\Gen_floor_control:1:f_control|i_floor_call_array_up\(6)))) # (\SW[0]~input_o\ & (((\SW[2]~input_o\) # (\Gen_floor_control:1:f_control|i_floor_call_array_up\(3))))) ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(2) & ( 
-- \Gen_floor_control:1:f_control|i_floor_call_array_up\(7) & ( (!\SW[0]~input_o\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(6) & ((\SW[2]~input_o\)))) # (\SW[0]~input_o\ & (((\SW[2]~input_o\) # 
-- (\Gen_floor_control:1:f_control|i_floor_call_array_up\(3))))) ) ) ) # ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(2) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(7) & ( (!\SW[0]~input_o\ & (((!\SW[2]~input_o\)) # 
-- (\Gen_floor_control:1:f_control|i_floor_call_array_up\(6)))) # (\SW[0]~input_o\ & (((\Gen_floor_control:1:f_control|i_floor_call_array_up\(3) & !\SW[2]~input_o\)))) ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(2) & ( 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_up\(7) & ( (!\SW[0]~input_o\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(6) & ((\SW[2]~input_o\)))) # (\SW[0]~input_o\ & (((\Gen_floor_control:1:f_control|i_floor_call_array_up\(3) & 
-- !\SW[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(6),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(3),
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(2),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(7),
	combout => \M_control|Mux0~2_combout\);

-- Location: LABCELL_X71_Y3_N30
\Gen_floor_control:3:f_control|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder0~14_combout\ = ( \SW[3]~input_o\ & ( (\SW[0]~input_o\ & (\SW[2]~input_o\ & !\SW[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \Gen_floor_control:3:f_control|Decoder0~14_combout\);

-- Location: LABCELL_X81_Y3_N27
\Gen_floor_control:1:f_control|i_floor_call_array_up~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~30_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(13) & ( (!\Gen_floor_control:3:f_control|Decoder0~14_combout\) # (!\Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~14_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(13),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~30_combout\);

-- Location: LABCELL_X83_Y3_N12
\Gen_floor_control:1:f_control|Decoder1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|Decoder1~15_combout\ = ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (\Gen_state_mach:1:state_mach|i_current_floor\(2) & (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- \Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_floor_control:1:f_control|Decoder1~15_combout\);

-- Location: LABCELL_X79_Y3_N42
\Gen_floor_control:1:f_control|i_floor_call_array_up~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~31_combout\ = ( \Gen_floor_control:1:f_control|Decoder1~15_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~30_combout\ & (((!\Gen_state_mach:1:state_mach|Mux1~4_combout\) # 
-- (!\rtl~0_combout\)) # (\Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\Gen_floor_control:1:f_control|Decoder1~15_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\,
	datac => \ALT_INV_rtl~0_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~30_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~15_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~31_combout\);

-- Location: FF_X79_Y3_N44
\Gen_floor_control:1:f_control|i_floor_call_array_up[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_up~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_up\(13));

-- Location: LABCELL_X71_Y4_N18
\Gen_floor_control:3:f_control|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder0~10_combout\ = ( \SW[0]~input_o\ & ( (!\SW[2]~input_o\ & (!\SW[1]~input_o\ & \SW[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \Gen_floor_control:3:f_control|Decoder0~10_combout\);

-- Location: LABCELL_X80_Y3_N18
\Gen_floor_control:1:f_control|i_floor_call_array_up~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~22_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(9) & ( (!\Gen_floor_control:3:f_control|Decoder0~10_combout\) # (!\Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~10_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(9),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~22_combout\);

-- Location: LABCELL_X80_Y3_N6
\Gen_floor_control:1:f_control|Decoder1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|Decoder1~11_combout\ = ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & 
-- !\Gen_state_mach:1:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_floor_control:1:f_control|Decoder1~11_combout\);

-- Location: LABCELL_X80_Y3_N33
\Gen_floor_control:1:f_control|i_floor_call_array_up~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~23_combout\ = ( \Gen_floor_control:1:f_control|Decoder1~11_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~22_combout\ & (((!\rtl~0_combout\) # 
-- (!\Gen_state_mach:1:state_mach|Mux1~4_combout\)) # (\Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\Gen_floor_control:1:f_control|Decoder1~11_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~22_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~11_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~23_combout\);

-- Location: FF_X80_Y3_N35
\Gen_floor_control:1:f_control|i_floor_call_array_up[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_up~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_up\(9));

-- Location: LABCELL_X83_Y3_N27
\Gen_floor_control:1:f_control|Decoder1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|Decoder1~10_combout\ = ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(2) & (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- \Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_floor_control:1:f_control|Decoder1~10_combout\);

-- Location: LABCELL_X75_Y5_N42
\Gen_floor_control:3:f_control|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder0~9_combout\ = ( !\SW[2]~input_o\ & ( (\SW[3]~input_o\ & (!\SW[1]~input_o\ & !\SW[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \Gen_floor_control:3:f_control|Decoder0~9_combout\);

-- Location: LABCELL_X80_Y3_N36
\Gen_floor_control:1:f_control|i_floor_call_array_up~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~20_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(8) & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\) # (!\Gen_floor_control:3:f_control|Decoder0~9_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~9_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(8),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~20_combout\);

-- Location: LABCELL_X80_Y3_N15
\Gen_floor_control:1:f_control|i_floor_call_array_up~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~21_combout\ = ( \Gen_state_mach:1:state_mach|Mux1~4_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~20_combout\ & (((!\Gen_floor_control:1:f_control|Decoder1~10_combout\) # 
-- (!\rtl~0_combout\)) # (\Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\Gen_state_mach:1:state_mach|Mux1~4_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~10_combout\,
	datac => \ALT_INV_rtl~0_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~20_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~21_combout\);

-- Location: FF_X80_Y3_N17
\Gen_floor_control:1:f_control|i_floor_call_array_up[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_up~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_up\(8));

-- Location: LABCELL_X80_Y6_N45
\Gen_floor_control:1:f_control|Decoder1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|Decoder1~1_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_floor_control:1:f_control|Decoder1~1_combout\);

-- Location: LABCELL_X75_Y5_N21
\Gen_floor_control:3:f_control|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder0~0_combout\ = ( \SW[2]~input_o\ & ( (\SW[3]~input_o\ & (!\SW[1]~input_o\ & !\SW[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \Gen_floor_control:3:f_control|Decoder0~0_combout\);

-- Location: LABCELL_X80_Y6_N3
\Gen_floor_control:1:f_control|i_floor_call_array_up~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~2_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(12) & ( !\Gen_floor_control:3:f_control|Decoder0~0_combout\ ) ) 
-- ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~0_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(12),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~2_combout\);

-- Location: LABCELL_X80_Y6_N51
\Gen_floor_control:1:f_control|i_floor_call_array_up~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~3_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~2_combout\ & ( \rtl~0_combout\ & ( ((!\Gen_floor_control:1:f_control|Decoder1~1_combout\) # 
-- (!\Gen_state_mach:1:state_mach|Mux1~4_combout\)) # (\Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\) ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~2_combout\ & ( !\rtl~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111110111010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~1_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~2_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~3_combout\);

-- Location: FF_X80_Y6_N53
\Gen_floor_control:1:f_control|i_floor_call_array_up[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_up~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_up\(12));

-- Location: LABCELL_X79_Y3_N36
\M_control|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux0~1_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(8) & ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(12) & ( (!\SW[0]~input_o\) # ((!\SW[2]~input_o\ & 
-- ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(9)))) # (\SW[2]~input_o\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(13)))) ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(8) & ( 
-- \Gen_floor_control:1:f_control|i_floor_call_array_up\(12) & ( (!\SW[0]~input_o\ & (((\SW[2]~input_o\)))) # (\SW[0]~input_o\ & ((!\SW[2]~input_o\ & ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(9)))) # (\SW[2]~input_o\ & 
-- (\Gen_floor_control:1:f_control|i_floor_call_array_up\(13))))) ) ) ) # ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(8) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(12) & ( (!\SW[0]~input_o\ & (((!\SW[2]~input_o\)))) # 
-- (\SW[0]~input_o\ & ((!\SW[2]~input_o\ & ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(9)))) # (\SW[2]~input_o\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(13))))) ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(8) & 
-- ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(12) & ( (\SW[0]~input_o\ & ((!\SW[2]~input_o\ & ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(9)))) # (\SW[2]~input_o\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(13))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(13),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(9),
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(8),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(12),
	combout => \M_control|Mux0~1_combout\);

-- Location: LABCELL_X79_Y4_N27
\Gen_state_mach:1:state_mach|LessThan31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|LessThan31~0_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (\Gen_state_mach:1:state_mach|i_current_floor\(2) & (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & 
-- \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|LessThan31~0_combout\);

-- Location: LABCELL_X74_Y6_N12
\Gen_floor_control:3:f_control|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder0~15_combout\ = ( \SW[2]~input_o\ & ( (\SW[3]~input_o\ & (\SW[1]~input_o\ & \SW[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[2]~input_o\,
	combout => \Gen_floor_control:3:f_control|Decoder0~15_combout\);

-- Location: MLABCELL_X78_Y3_N6
\Gen_floor_control:1:f_control|i_floor_call_array_up~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~32_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(15) & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\) # (!\Gen_floor_control:3:f_control|Decoder0~15_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~15_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(15),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~32_combout\);

-- Location: MLABCELL_X78_Y3_N18
\Gen_floor_control:1:f_control|i_floor_call_array_up~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~33_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~32_combout\ & ((!\Gen_state_mach:1:state_mach|LessThan31~0_combout\) # 
-- ((!\Gen_state_mach:1:state_mach|Mux1~4_combout\) # (\Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111011000000001111101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_LessThan31~0_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~32_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~33_combout\);

-- Location: FF_X78_Y3_N20
\Gen_floor_control:1:f_control|i_floor_call_array_up[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_up~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_up\(15));

-- Location: MLABCELL_X82_Y3_N39
\Gen_floor_control:1:f_control|Decoder1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|Decoder1~12_combout\ = ( !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor\(2) & 
-- \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_floor_control:1:f_control|Decoder1~12_combout\);

-- Location: LABCELL_X75_Y5_N12
\Gen_floor_control:3:f_control|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder0~11_combout\ = ( \SW[1]~input_o\ & ( (!\SW[2]~input_o\ & (\SW[3]~input_o\ & !\SW[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \Gen_floor_control:3:f_control|Decoder0~11_combout\);

-- Location: MLABCELL_X82_Y3_N57
\Gen_floor_control:1:f_control|i_floor_call_array_up~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~24_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up\(10) & !\Gen_floor_control:3:f_control|Decoder0~11_combout\) ) 
-- ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(10),
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~11_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~24_combout\);

-- Location: LABCELL_X80_Y3_N57
\Gen_floor_control:1:f_control|i_floor_call_array_up~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~25_combout\ = ( \Gen_state_mach:1:state_mach|Mux1~4_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~24_combout\ & (((!\Gen_floor_control:1:f_control|Decoder1~12_combout\) # 
-- (!\rtl~0_combout\)) # (\Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\Gen_state_mach:1:state_mach|Mux1~4_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~12_combout\,
	datac => \ALT_INV_rtl~0_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~24_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~25_combout\);

-- Location: FF_X80_Y3_N59
\Gen_floor_control:1:f_control|i_floor_call_array_up[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_up~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_up\(10));

-- Location: LABCELL_X80_Y6_N27
\Gen_floor_control:1:f_control|i_floor_call_array_up~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~26_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(11) & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\) # (!\Gen_floor_control:3:f_control|Decoder0~12_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~12_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(11),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~26_combout\);

-- Location: LABCELL_X80_Y6_N24
\Gen_floor_control:1:f_control|i_floor_call_array_up~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~27_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~26_combout\ & ((!\Gen_floor_control:1:f_control|Decoder1~13_combout\) # 
-- ((!\Gen_state_mach:1:state_mach|Mux1~4_combout\) # (\Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~26_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111011000000001111101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~13_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~26_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~27_combout\);

-- Location: FF_X80_Y6_N26
\Gen_floor_control:1:f_control|i_floor_call_array_up[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_up~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_up\(11));

-- Location: LABCELL_X79_Y3_N24
\M_control|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux0~3_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(10) & ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(11) & ( (!\SW[2]~input_o\) # ((!\SW[0]~input_o\ & 
-- ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(14)))) # (\SW[0]~input_o\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(15)))) ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(10) & ( 
-- \Gen_floor_control:1:f_control|i_floor_call_array_up\(11) & ( (!\SW[0]~input_o\ & (((\Gen_floor_control:1:f_control|i_floor_call_array_up\(14) & \SW[2]~input_o\)))) # (\SW[0]~input_o\ & (((!\SW[2]~input_o\)) # 
-- (\Gen_floor_control:1:f_control|i_floor_call_array_up\(15)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(10) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(11) & ( (!\SW[0]~input_o\ & (((!\SW[2]~input_o\) # 
-- (\Gen_floor_control:1:f_control|i_floor_call_array_up\(14))))) # (\SW[0]~input_o\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(15) & ((\SW[2]~input_o\)))) ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(10) & ( 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_up\(11) & ( (\SW[2]~input_o\ & ((!\SW[0]~input_o\ & ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(14)))) # (\SW[0]~input_o\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(15),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(14),
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(10),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(11),
	combout => \M_control|Mux0~3_combout\);

-- Location: LABCELL_X79_Y3_N54
\M_control|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux0~4_combout\ = ( \M_control|Mux0~1_combout\ & ( \M_control|Mux0~3_combout\ & ( ((!\SW[1]~input_o\ & (\M_control|Mux0~0_combout\)) # (\SW[1]~input_o\ & ((\M_control|Mux0~2_combout\)))) # (\SW[3]~input_o\) ) ) ) # ( !\M_control|Mux0~1_combout\ 
-- & ( \M_control|Mux0~3_combout\ & ( (!\SW[1]~input_o\ & (!\SW[3]~input_o\ & (\M_control|Mux0~0_combout\))) # (\SW[1]~input_o\ & (((\M_control|Mux0~2_combout\)) # (\SW[3]~input_o\))) ) ) ) # ( \M_control|Mux0~1_combout\ & ( !\M_control|Mux0~3_combout\ & ( 
-- (!\SW[1]~input_o\ & (((\M_control|Mux0~0_combout\)) # (\SW[3]~input_o\))) # (\SW[1]~input_o\ & (!\SW[3]~input_o\ & ((\M_control|Mux0~2_combout\)))) ) ) ) # ( !\M_control|Mux0~1_combout\ & ( !\M_control|Mux0~3_combout\ & ( (!\SW[3]~input_o\ & 
-- ((!\SW[1]~input_o\ & (\M_control|Mux0~0_combout\)) # (\SW[1]~input_o\ & ((\M_control|Mux0~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \M_control|ALT_INV_Mux0~0_combout\,
	datad => \M_control|ALT_INV_Mux0~2_combout\,
	datae => \M_control|ALT_INV_Mux0~1_combout\,
	dataf => \M_control|ALT_INV_Mux0~3_combout\,
	combout => \M_control|Mux0~4_combout\);

-- Location: LABCELL_X75_Y5_N15
\Gen_floor_control:3:f_control|i_floor_call_array_up~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ = (!\SW[5]~input_o\ & (\SW[4]~input_o\ & \M_control|i_enable_floor_control\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[5]~input_o\,
	datac => \ALT_INV_SW[4]~input_o\,
	datad => \M_control|ALT_INV_i_enable_floor_control\(2),
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\);

-- Location: MLABCELL_X72_Y4_N36
\Gen_floor_control:3:f_control|i_floor_call_array_up~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~22_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(9) & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\) # (!\Gen_floor_control:3:f_control|Decoder0~10_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~10_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(9),
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~22_combout\);

-- Location: LABCELL_X77_Y3_N54
\Gen_floor_control:3:f_control|i_destination_array~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_destination_array~0_combout\ = ( \M_control|i_enable_floor_control\(2) & ( \SW[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[5]~input_o\,
	dataf => \M_control|ALT_INV_i_enable_floor_control\(2),
	combout => \Gen_floor_control:3:f_control|i_destination_array~0_combout\);

-- Location: LABCELL_X71_Y3_N33
\Gen_floor_control:3:f_control|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder0~13_combout\ = ( \SW[3]~input_o\ & ( (!\SW[0]~input_o\ & (\SW[2]~input_o\ & \SW[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	dataf => \ALT_INV_SW[3]~input_o\,
	combout => \Gen_floor_control:3:f_control|Decoder0~13_combout\);

-- Location: LABCELL_X75_Y4_N18
\Gen_state_mach:3:state_mach|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Selector3~0_combout\ = ( \Gen_state_mach:3:state_mach|current_state.idle~q\ & ( \Gen_state_mach:3:state_mach|current_state.down~q\ & ( \Gen_state_mach:3:state_mach|floor_stop~q\ ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|current_state.idle~q\ & ( \Gen_state_mach:3:state_mach|current_state.down~q\ & ( \Gen_state_mach:3:state_mach|floor_stop~q\ ) ) ) # ( \Gen_state_mach:3:state_mach|current_state.idle~q\ & ( 
-- !\Gen_state_mach:3:state_mach|current_state.down~q\ & ( (\Gen_state_mach:3:state_mach|floor_stop~q\ & \Gen_state_mach:3:state_mach|current_state.up~q\) ) ) ) # ( !\Gen_state_mach:3:state_mach|current_state.idle~q\ & ( 
-- !\Gen_state_mach:3:state_mach|current_state.down~q\ & ( (\Gen_state_mach:3:state_mach|floor_stop~q\ & (((\Gen_state_mach:3:state_mach|floor_call~q\ & !\Gen_state_mach:3:state_mach|destination~q\)) # (\Gen_state_mach:3:state_mach|current_state.up~q\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_floor_call~q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_floor_stop~q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_current_state.up~q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_destination~q\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_current_state.idle~q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_current_state.down~q\,
	combout => \Gen_state_mach:3:state_mach|Selector3~0_combout\);

-- Location: FF_X77_Y4_N19
\Gen_state_mach:3:state_mach|current_state.loading\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \Gen_state_mach:3:state_mach|Selector3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:3:state_mach|current_state.loading~q\);

-- Location: LABCELL_X75_Y4_N9
\Gen_state_mach:3:state_mach|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Selector2~1_combout\ = ( \Gen_state_mach:3:state_mach|destination~q\ & ( (!\Gen_state_mach:3:state_mach|current_state.down~q\ & ((!\Gen_state_mach:3:state_mach|current_state.loading~q\) # 
-- (!\Gen_state_mach:3:state_mach|i_direction~q\))) ) ) # ( !\Gen_state_mach:3:state_mach|destination~q\ & ( !\Gen_state_mach:3:state_mach|current_state.down~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000110000001111000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_current_state.loading~q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_current_state.down~q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_destination~q\,
	combout => \Gen_state_mach:3:state_mach|Selector2~1_combout\);

-- Location: LABCELL_X75_Y4_N45
\Gen_state_mach:3:state_mach|i_current_floor~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_current_floor~0_combout\ = ( \Gen_state_mach:3:state_mach|Selector2~0_combout\ ) # ( !\Gen_state_mach:3:state_mach|Selector2~0_combout\ & ( ((!\Gen_state_mach:3:state_mach|floor_stop~q\ & 
-- !\Gen_state_mach:3:state_mach|Selector2~1_combout\)) # (\Gen_state_mach:3:state_mach|Selector1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111100001111110011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_floor_stop~q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_Selector1~0_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_Selector2~1_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Selector2~0_combout\,
	combout => \Gen_state_mach:3:state_mach|i_current_floor~0_combout\);

-- Location: FF_X74_Y3_N56
\Gen_state_mach:3:state_mach|i_current_floor[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:3:state_mach|i_current_floor[0]~4_combout\,
	sload => VCC,
	ena => \Gen_state_mach:3:state_mach|i_current_floor~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:3:state_mach|i_current_floor\(0));

-- Location: LABCELL_X68_Y3_N39
\Gen_state_mach:3:state_mach|i_current_floor[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_current_floor[0]~4_combout\ = ( !\Gen_state_mach:3:state_mach|i_current_floor\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	combout => \Gen_state_mach:3:state_mach|i_current_floor[0]~4_combout\);

-- Location: FF_X74_Y3_N55
\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:3:state_mach|i_current_floor[0]~4_combout\,
	sload => VCC,
	ena => \Gen_state_mach:3:state_mach|i_current_floor~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y3_N3
\Gen_state_mach:3:state_mach|i_current_floor[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_current_floor[2]~2_combout\ = ( \Gen_state_mach:3:state_mach|Selector2~2_combout\ & ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) $ (((!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- ((\Gen_state_mach:3:state_mach|Selector1~1_combout\) # (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\))) # (\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\) # 
-- (!\Gen_state_mach:3:state_mach|Selector1~1_combout\))))) ) ) # ( !\Gen_state_mach:3:state_mach|Selector2~2_combout\ & ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) $ (((!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\) # 
-- ((!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\) # (!\Gen_state_mach:3:state_mach|Selector1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010110010101010101011010010101010101101001010101010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_Selector1~1_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Selector2~2_combout\,
	combout => \Gen_state_mach:3:state_mach|i_current_floor[2]~2_combout\);

-- Location: FF_X74_Y3_N50
\Gen_state_mach:3:state_mach|i_current_floor[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:3:state_mach|i_current_floor[2]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:3:state_mach|i_current_floor\(2));

-- Location: LABCELL_X75_Y3_N6
\Gen_state_mach:3:state_mach|i_current_floor[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_current_floor[3]~3_combout\ = ( \Gen_state_mach:3:state_mach|Selector1~1_combout\ & ( \Gen_state_mach:3:state_mach|Selector2~2_combout\ & ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) $ 
-- (((!\Gen_state_mach:3:state_mach|i_current_floor\(2)) # ((!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\) # (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\)))) ) ) ) # ( !\Gen_state_mach:3:state_mach|Selector1~1_combout\ & ( 
-- \Gen_state_mach:3:state_mach|Selector2~2_combout\ & ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) $ ((((\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\) # (\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\)) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(2)))) ) ) ) # ( \Gen_state_mach:3:state_mach|Selector1~1_combout\ & ( !\Gen_state_mach:3:state_mach|Selector2~2_combout\ & ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) $ 
-- (((!\Gen_state_mach:3:state_mach|i_current_floor\(2)) # ((!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\) # (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\)))) ) ) ) # ( !\Gen_state_mach:3:state_mach|Selector1~1_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|Selector2~2_combout\ & ( \Gen_state_mach:3:state_mach|i_current_floor\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110001111010000111000011110000111100011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_Selector1~1_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Selector2~2_combout\,
	combout => \Gen_state_mach:3:state_mach|i_current_floor[3]~3_combout\);

-- Location: FF_X74_Y3_N26
\Gen_state_mach:3:state_mach|i_current_floor[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:3:state_mach|i_current_floor[3]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:3:state_mach|i_current_floor\(3));

-- Location: LABCELL_X73_Y1_N27
\Gen_floor_control:3:f_control|Decoder1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder1~9_combout\ = ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- !\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_floor_control:3:f_control|Decoder1~9_combout\);

-- Location: LABCELL_X71_Y3_N54
\Gen_floor_control:3:f_control|i_destination_array~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_destination_array~12_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(8) & ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder1~9_combout\) # (!\Gen_state_mach:3:state_mach|Mux0~4_combout\) ) ) ) 
-- # ( !\Gen_floor_control:3:f_control|i_destination_array\(8) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~9_combout\ & 
-- ((!\Gen_floor_control:3:f_control|Decoder1~9_combout\) # (!\Gen_state_mach:3:state_mach|Mux0~4_combout\)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(8) & ( !\rtl~0_combout\ ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_destination_array\(8) & ( !\rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~9_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~9_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(8),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_destination_array~12_combout\);

-- Location: FF_X71_Y3_N56
\Gen_floor_control:3:f_control|i_destination_array[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_destination_array~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_destination_array\(8));

-- Location: MLABCELL_X72_Y2_N15
\Gen_floor_control:3:f_control|Decoder1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder1~10_combout\ = ( !\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (\Gen_state_mach:3:state_mach|i_current_floor\(3) & (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_floor_control:3:f_control|Decoder1~10_combout\);

-- Location: LABCELL_X71_Y3_N18
\Gen_floor_control:3:f_control|i_destination_array~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_destination_array~13_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(9) & ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder1~10_combout\) # (!\Gen_state_mach:3:state_mach|Mux0~4_combout\) ) ) 
-- ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(9) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~10_combout\ & 
-- ((!\Gen_floor_control:3:f_control|Decoder1~10_combout\) # (!\Gen_state_mach:3:state_mach|Mux0~4_combout\)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(9) & ( !\rtl~0_combout\ ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_destination_array\(9) & ( !\rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~10_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~10_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(9),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_destination_array~13_combout\);

-- Location: FF_X71_Y3_N20
\Gen_floor_control:3:f_control|i_destination_array[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_destination_array~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_destination_array\(9));

-- Location: LABCELL_X71_Y4_N3
\Gen_floor_control:3:f_control|Decoder1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder1~12_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- \Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_floor_control:3:f_control|Decoder1~12_combout\);

-- Location: MLABCELL_X72_Y3_N36
\Gen_floor_control:3:f_control|i_destination_array~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_destination_array~10_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(11) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (!\rtl~0_combout\) # (!\Gen_floor_control:3:f_control|Decoder1~12_combout\) ) ) 
-- ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(11) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~12_combout\ & ((!\rtl~0_combout\) 
-- # (!\Gen_floor_control:3:f_control|Decoder1~12_combout\)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(11) & ( !\Gen_state_mach:3:state_mach|Mux0~4_combout\ ) ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(11) & ( 
-- !\Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111111111111100000000010101001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~12_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~12_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(11),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\,
	combout => \Gen_floor_control:3:f_control|i_destination_array~10_combout\);

-- Location: FF_X72_Y3_N38
\Gen_floor_control:3:f_control|i_destination_array[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_destination_array~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_destination_array\(11));

-- Location: LABCELL_X74_Y5_N12
\Gen_floor_control:3:f_control|Decoder1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder1~11_combout\ = ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- \Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_floor_control:3:f_control|Decoder1~11_combout\);

-- Location: LABCELL_X73_Y3_N18
\Gen_floor_control:3:f_control|i_destination_array~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_destination_array~9_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(10) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (!\rtl~0_combout\) # (!\Gen_floor_control:3:f_control|Decoder1~11_combout\) ) ) 
-- ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(10) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~11_combout\ & ((!\rtl~0_combout\) 
-- # (!\Gen_floor_control:3:f_control|Decoder1~11_combout\)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(10) & ( !\Gen_state_mach:3:state_mach|Mux0~4_combout\ ) ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(10) & ( 
-- !\Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~11_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~11_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(10),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\,
	combout => \Gen_floor_control:3:f_control|i_destination_array~9_combout\);

-- Location: FF_X73_Y3_N20
\Gen_floor_control:3:f_control|i_destination_array[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_destination_array~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_destination_array\(10));

-- Location: MLABCELL_X72_Y3_N48
\Gen_state_mach:3:state_mach|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Mux0~2_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(11) & ( \Gen_floor_control:3:f_control|i_destination_array\(10) & ( ((!\Gen_state_mach:3:state_mach|i_current_floor\(0) & 
-- (\Gen_floor_control:3:f_control|i_destination_array\(8))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & ((\Gen_floor_control:3:f_control|i_destination_array\(9))))) # (\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_destination_array\(11) & ( \Gen_floor_control:3:f_control|i_destination_array\(10) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(0) & (((\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\)) # 
-- (\Gen_floor_control:3:f_control|i_destination_array\(8)))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & (((!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & \Gen_floor_control:3:f_control|i_destination_array\(9))))) ) ) ) # ( 
-- \Gen_floor_control:3:f_control|i_destination_array\(11) & ( !\Gen_floor_control:3:f_control|i_destination_array\(10) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(0) & (\Gen_floor_control:3:f_control|i_destination_array\(8) & 
-- (!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & (((\Gen_floor_control:3:f_control|i_destination_array\(9)) # (\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\)))) ) ) ) # 
-- ( !\Gen_floor_control:3:f_control|i_destination_array\(11) & ( !\Gen_floor_control:3:f_control|i_destination_array\(10) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((!\Gen_state_mach:3:state_mach|i_current_floor\(0) & 
-- (\Gen_floor_control:3:f_control|i_destination_array\(8))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & ((\Gen_floor_control:3:f_control|i_destination_array\(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(8),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(9),
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(11),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(10),
	combout => \Gen_state_mach:3:state_mach|Mux0~2_combout\);

-- Location: LABCELL_X73_Y1_N15
\Gen_state_mach:3:state_mach|destination~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|destination~0_combout\ = ( !\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- \Gen_state_mach:3:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_state_mach:3:state_mach|destination~0_combout\);

-- Location: MLABCELL_X72_Y3_N54
\Gen_floor_control:3:f_control|i_destination_array~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_destination_array~7_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(12) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (!\Gen_state_mach:3:state_mach|destination~0_combout\) # (!\rtl~0_combout\) ) ) 
-- ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(12) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~0_combout\ & 
-- ((!\Gen_state_mach:3:state_mach|destination~0_combout\) # (!\rtl~0_combout\)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(12) & ( !\Gen_state_mach:3:state_mach|Mux0~4_combout\ ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_destination_array\(12) & ( !\Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_destination~0_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~0_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(12),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\,
	combout => \Gen_floor_control:3:f_control|i_destination_array~7_combout\);

-- Location: FF_X72_Y3_N56
\Gen_floor_control:3:f_control|i_destination_array[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_destination_array~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_destination_array\(12));

-- Location: LABCELL_X77_Y3_N45
\Gen_floor_control:3:f_control|Decoder1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder1~14_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (\Gen_state_mach:3:state_mach|i_current_floor\(2) & (\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- !\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_floor_control:3:f_control|Decoder1~14_combout\);

-- Location: MLABCELL_X72_Y3_N0
\Gen_floor_control:3:f_control|i_destination_array~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_destination_array~8_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(13) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder1~14_combout\) # (!\rtl~0_combout\) ) ) 
-- ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(13) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~14_combout\ & 
-- ((!\Gen_floor_control:3:f_control|Decoder1~14_combout\) # (!\rtl~0_combout\)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(13) & ( !\Gen_state_mach:3:state_mach|Mux0~4_combout\ ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_destination_array\(13) & ( !\Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~14_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~14_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(13),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\,
	combout => \Gen_floor_control:3:f_control|i_destination_array~8_combout\);

-- Location: FF_X72_Y3_N2
\Gen_floor_control:3:f_control|i_destination_array[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_destination_array~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_destination_array\(13));

-- Location: FF_X74_Y3_N32
\Gen_state_mach:3:state_mach|i_current_floor[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:3:state_mach|i_current_floor~1_combout\,
	sload => VCC,
	ena => \Gen_state_mach:3:state_mach|i_current_floor~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:3:state_mach|i_current_floor\(1));

-- Location: LABCELL_X75_Y3_N39
\Gen_state_mach:3:state_mach|LessThan31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|LessThan31~0_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (\Gen_state_mach:3:state_mach|i_current_floor\(3) & (\Gen_state_mach:3:state_mach|i_current_floor\(2) & 
-- \Gen_state_mach:3:state_mach|i_current_floor\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_state_mach:3:state_mach|LessThan31~0_combout\);

-- Location: MLABCELL_X72_Y3_N6
\Gen_floor_control:3:f_control|i_destination_array~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_destination_array~6_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(15) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (!\Gen_state_mach:3:state_mach|LessThan31~0_combout\) # (!\rtl~0_combout\) ) ) ) 
-- # ( !\Gen_floor_control:3:f_control|i_destination_array\(15) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~15_combout\ & 
-- ((!\Gen_state_mach:3:state_mach|LessThan31~0_combout\) # (!\rtl~0_combout\)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(15) & ( !\Gen_state_mach:3:state_mach|Mux0~4_combout\ ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_destination_array\(15) & ( !\Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~15_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_LessThan31~0_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~15_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(15),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\,
	combout => \Gen_floor_control:3:f_control|i_destination_array~6_combout\);

-- Location: FF_X72_Y3_N8
\Gen_floor_control:3:f_control|i_destination_array[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_destination_array~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_destination_array\(15));

-- Location: MLABCELL_X72_Y3_N12
\Gen_state_mach:3:state_mach|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Mux0~3_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(15) & ( \Gen_floor_control:3:f_control|i_destination_array\(14) & ( ((!\Gen_state_mach:3:state_mach|i_current_floor\(0) & 
-- (\Gen_floor_control:3:f_control|i_destination_array\(12))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & ((\Gen_floor_control:3:f_control|i_destination_array\(13))))) # (\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_destination_array\(15) & ( \Gen_floor_control:3:f_control|i_destination_array\(14) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(0) & (((\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\)) # 
-- (\Gen_floor_control:3:f_control|i_destination_array\(12)))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & (((\Gen_floor_control:3:f_control|i_destination_array\(13) & !\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \Gen_floor_control:3:f_control|i_destination_array\(15) & ( !\Gen_floor_control:3:f_control|i_destination_array\(14) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(0) & (\Gen_floor_control:3:f_control|i_destination_array\(12) & 
-- ((!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\)))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & (((\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\) # (\Gen_floor_control:3:f_control|i_destination_array\(13))))) ) ) ) 
-- # ( !\Gen_floor_control:3:f_control|i_destination_array\(15) & ( !\Gen_floor_control:3:f_control|i_destination_array\(14) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((!\Gen_state_mach:3:state_mach|i_current_floor\(0) & 
-- (\Gen_floor_control:3:f_control|i_destination_array\(12))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & ((\Gen_floor_control:3:f_control|i_destination_array\(13)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(12),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(13),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(15),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(14),
	combout => \Gen_state_mach:3:state_mach|Mux0~3_combout\);

-- Location: LABCELL_X74_Y5_N57
\Gen_floor_control:3:f_control|Decoder1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder1~2_combout\ = ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- \Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_floor_control:3:f_control|Decoder1~2_combout\);

-- Location: LABCELL_X74_Y3_N6
\Gen_floor_control:3:f_control|i_destination_array~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_destination_array~2_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(2) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (!\rtl~0_combout\) # (!\Gen_floor_control:3:f_control|Decoder1~2_combout\) ) ) ) 
-- # ( !\Gen_floor_control:3:f_control|i_destination_array\(2) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~2_combout\ & (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & ((!\rtl~0_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder1~2_combout\)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(2) & ( !\Gen_state_mach:3:state_mach|Mux0~4_combout\ ) ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(2) & ( 
-- !\Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~2_combout\ & \Gen_floor_control:3:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~2_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~2_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(2),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\,
	combout => \Gen_floor_control:3:f_control|i_destination_array~2_combout\);

-- Location: FF_X74_Y3_N8
\Gen_floor_control:3:f_control|i_destination_array[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_destination_array~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_destination_array\(2));

-- Location: LABCELL_X73_Y5_N15
\Gen_floor_control:3:f_control|Decoder1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder1~4_combout\ = ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- !\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_floor_control:3:f_control|Decoder1~4_combout\);

-- Location: LABCELL_X71_Y3_N12
\Gen_floor_control:3:f_control|i_destination_array~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_destination_array~16_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(0) & ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder1~4_combout\) # (!\Gen_state_mach:3:state_mach|Mux0~4_combout\) ) ) ) 
-- # ( !\Gen_floor_control:3:f_control|i_destination_array\(0) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~4_combout\ & 
-- ((!\Gen_floor_control:3:f_control|Decoder1~4_combout\) # (!\Gen_state_mach:3:state_mach|Mux0~4_combout\)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(0) & ( !\rtl~0_combout\ ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_destination_array\(0) & ( !\rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~4_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~4_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(0),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_destination_array~16_combout\);

-- Location: FF_X71_Y3_N14
\Gen_floor_control:3:f_control|i_destination_array[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_destination_array~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_destination_array\(0));

-- Location: LABCELL_X73_Y4_N18
\Gen_floor_control:3:f_control|Decoder1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder1~3_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_floor_control:3:f_control|Decoder1~3_combout\);

-- Location: LABCELL_X71_Y3_N42
\Gen_floor_control:3:f_control|i_destination_array~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_destination_array~1_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(1) & ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder1~3_combout\) # (!\Gen_state_mach:3:state_mach|Mux0~4_combout\) ) ) ) 
-- # ( !\Gen_floor_control:3:f_control|i_destination_array\(1) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~3_combout\ & 
-- ((!\Gen_floor_control:3:f_control|Decoder1~3_combout\) # (!\Gen_state_mach:3:state_mach|Mux0~4_combout\)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(1) & ( !\rtl~0_combout\ ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_destination_array\(1) & ( !\rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~3_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~3_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(1),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_destination_array~1_combout\);

-- Location: FF_X71_Y3_N44
\Gen_floor_control:3:f_control|i_destination_array[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_destination_array~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_destination_array\(1));

-- Location: LABCELL_X77_Y3_N15
\Gen_floor_control:3:f_control|Decoder1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder1~5_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (\Gen_state_mach:3:state_mach|i_current_floor\(1) & (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_floor_control:3:f_control|Decoder1~5_combout\);

-- Location: LABCELL_X74_Y3_N36
\Gen_floor_control:3:f_control|i_destination_array~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_destination_array~14_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(3) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (!\rtl~0_combout\) # (!\Gen_floor_control:3:f_control|Decoder1~5_combout\) ) ) ) 
-- # ( !\Gen_floor_control:3:f_control|i_destination_array\(3) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~5_combout\ & (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & ((!\rtl~0_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder1~5_combout\)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(3) & ( !\Gen_state_mach:3:state_mach|Mux0~4_combout\ ) ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(3) & ( 
-- !\Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~5_combout\ & \Gen_floor_control:3:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~5_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~5_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\,
	combout => \Gen_floor_control:3:f_control|i_destination_array~14_combout\);

-- Location: FF_X74_Y3_N38
\Gen_floor_control:3:f_control|i_destination_array[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_destination_array~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_destination_array\(3));

-- Location: LABCELL_X73_Y3_N0
\Gen_state_mach:3:state_mach|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Mux0~0_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(3) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\) # 
-- (\Gen_floor_control:3:f_control|i_destination_array\(2)) ) ) ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(3) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (\Gen_floor_control:3:f_control|i_destination_array\(2) & 
-- !\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(3) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (\Gen_floor_control:3:f_control|i_destination_array\(0))) # (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((\Gen_floor_control:3:f_control|i_destination_array\(1)))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(3) & ( 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:3:f_control|i_destination_array\(0))) # (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:3:f_control|i_destination_array\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(2),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(0),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(1),
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:3:state_mach|Mux0~0_combout\);

-- Location: LABCELL_X73_Y5_N33
\Gen_floor_control:3:f_control|Decoder1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder1~1_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_floor_control:3:f_control|Decoder1~1_combout\);

-- Location: LABCELL_X71_Y3_N6
\Gen_floor_control:3:f_control|i_destination_array~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_destination_array~4_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(6) & ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder1~1_combout\) # (!\Gen_state_mach:3:state_mach|Mux0~4_combout\) ) ) ) 
-- # ( !\Gen_floor_control:3:f_control|i_destination_array\(6) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~1_combout\ & 
-- ((!\Gen_floor_control:3:f_control|Decoder1~1_combout\) # (!\Gen_state_mach:3:state_mach|Mux0~4_combout\)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(6) & ( !\rtl~0_combout\ ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_destination_array\(6) & ( !\rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~1_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~1_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(6),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_destination_array~4_combout\);

-- Location: FF_X71_Y3_N8
\Gen_floor_control:3:f_control|i_destination_array[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_destination_array~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_destination_array\(6));

-- Location: LABCELL_X74_Y5_N21
\Gen_floor_control:3:f_control|Decoder1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder1~6_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_floor_control:3:f_control|Decoder1~6_combout\);

-- Location: LABCELL_X75_Y3_N42
\Gen_floor_control:3:f_control|i_destination_array~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_destination_array~15_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(4) & ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder1~6_combout\) # (!\Gen_state_mach:3:state_mach|Mux0~4_combout\) ) ) ) 
-- # ( !\Gen_floor_control:3:f_control|i_destination_array\(4) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~6_combout\ & (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & 
-- ((!\Gen_floor_control:3:f_control|Decoder1~6_combout\) # (!\Gen_state_mach:3:state_mach|Mux0~4_combout\)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(4) & ( !\rtl~0_combout\ ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_destination_array\(4) & ( !\rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~6_combout\ & \Gen_floor_control:3:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~6_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~6_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(4),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_destination_array~15_combout\);

-- Location: FF_X75_Y3_N44
\Gen_floor_control:3:f_control|i_destination_array[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_destination_array~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_destination_array\(4));

-- Location: LABCELL_X73_Y2_N45
\Gen_floor_control:3:f_control|Decoder1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder1~7_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(1) & (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- \Gen_state_mach:3:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_floor_control:3:f_control|Decoder1~7_combout\);

-- Location: LABCELL_X73_Y3_N6
\Gen_floor_control:3:f_control|i_destination_array~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_destination_array~3_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(5) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (!\rtl~0_combout\) # (!\Gen_floor_control:3:f_control|Decoder1~7_combout\) ) ) ) 
-- # ( !\Gen_floor_control:3:f_control|i_destination_array\(5) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~7_combout\ & ((!\rtl~0_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder1~7_combout\)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(5) & ( !\Gen_state_mach:3:state_mach|Mux0~4_combout\ ) ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(5) & ( 
-- !\Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~7_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~7_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(5),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\,
	combout => \Gen_floor_control:3:f_control|i_destination_array~3_combout\);

-- Location: FF_X73_Y3_N8
\Gen_floor_control:3:f_control|i_destination_array[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_destination_array~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_destination_array\(5));

-- Location: LABCELL_X77_Y3_N30
\Gen_floor_control:3:f_control|Decoder1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder1~8_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (\Gen_state_mach:3:state_mach|i_current_floor\(2) & (\Gen_state_mach:3:state_mach|i_current_floor\(1) & 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_floor_control:3:f_control|Decoder1~8_combout\);

-- Location: LABCELL_X71_Y3_N36
\Gen_floor_control:3:f_control|i_destination_array~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_destination_array~11_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(7) & ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder1~8_combout\) # (!\Gen_state_mach:3:state_mach|Mux0~4_combout\) ) ) ) 
-- # ( !\Gen_floor_control:3:f_control|i_destination_array\(7) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~8_combout\ & 
-- ((!\Gen_floor_control:3:f_control|Decoder1~8_combout\) # (!\Gen_state_mach:3:state_mach|Mux0~4_combout\)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(7) & ( !\rtl~0_combout\ ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_destination_array\(7) & ( !\rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~8_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~8_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(7),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_destination_array~11_combout\);

-- Location: FF_X71_Y3_N38
\Gen_floor_control:3:f_control|i_destination_array[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_destination_array~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_destination_array\(7));

-- Location: MLABCELL_X72_Y3_N24
\Gen_state_mach:3:state_mach|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Mux0~1_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(7) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (\Gen_state_mach:3:state_mach|i_current_floor\(0)) # 
-- (\Gen_floor_control:3:f_control|i_destination_array\(6)) ) ) ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(7) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (\Gen_floor_control:3:f_control|i_destination_array\(6) & 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(0)) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(7) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(0) & 
-- (\Gen_floor_control:3:f_control|i_destination_array\(4))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & ((\Gen_floor_control:3:f_control|i_destination_array\(5)))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(7) & ( 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(0) & (\Gen_floor_control:3:f_control|i_destination_array\(4))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & 
-- ((\Gen_floor_control:3:f_control|i_destination_array\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(6),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(4),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(5),
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(7),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:3:state_mach|Mux0~1_combout\);

-- Location: LABCELL_X73_Y3_N48
\Gen_state_mach:3:state_mach|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Mux0~4_combout\ = ( \Gen_state_mach:3:state_mach|Mux0~0_combout\ & ( \Gen_state_mach:3:state_mach|Mux0~1_combout\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3)) # ((!\Gen_state_mach:3:state_mach|i_current_floor\(2) & 
-- (\Gen_state_mach:3:state_mach|Mux0~2_combout\)) # (\Gen_state_mach:3:state_mach|i_current_floor\(2) & ((\Gen_state_mach:3:state_mach|Mux0~3_combout\)))) ) ) ) # ( !\Gen_state_mach:3:state_mach|Mux0~0_combout\ & ( 
-- \Gen_state_mach:3:state_mach|Mux0~1_combout\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & (((\Gen_state_mach:3:state_mach|i_current_floor\(2))))) # (\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- ((!\Gen_state_mach:3:state_mach|i_current_floor\(2) & (\Gen_state_mach:3:state_mach|Mux0~2_combout\)) # (\Gen_state_mach:3:state_mach|i_current_floor\(2) & ((\Gen_state_mach:3:state_mach|Mux0~3_combout\))))) ) ) ) # ( 
-- \Gen_state_mach:3:state_mach|Mux0~0_combout\ & ( !\Gen_state_mach:3:state_mach|Mux0~1_combout\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & (((!\Gen_state_mach:3:state_mach|i_current_floor\(2))))) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(3) & ((!\Gen_state_mach:3:state_mach|i_current_floor\(2) & (\Gen_state_mach:3:state_mach|Mux0~2_combout\)) # (\Gen_state_mach:3:state_mach|i_current_floor\(2) & 
-- ((\Gen_state_mach:3:state_mach|Mux0~3_combout\))))) ) ) ) # ( !\Gen_state_mach:3:state_mach|Mux0~0_combout\ & ( !\Gen_state_mach:3:state_mach|Mux0~1_combout\ & ( (\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- ((!\Gen_state_mach:3:state_mach|i_current_floor\(2) & (\Gen_state_mach:3:state_mach|Mux0~2_combout\)) # (\Gen_state_mach:3:state_mach|i_current_floor\(2) & ((\Gen_state_mach:3:state_mach|Mux0~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~2_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~3_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~0_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~1_combout\,
	combout => \Gen_state_mach:3:state_mach|Mux0~4_combout\);

-- Location: MLABCELL_X72_Y3_N42
\Gen_floor_control:3:f_control|i_destination_array~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_destination_array~5_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(14) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder1~13_combout\) # (!\rtl~0_combout\) ) ) 
-- ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(14) & ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~13_combout\ & 
-- ((!\Gen_floor_control:3:f_control|Decoder1~13_combout\) # (!\rtl~0_combout\)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(14) & ( !\Gen_state_mach:3:state_mach|Mux0~4_combout\ ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_destination_array\(14) & ( !\Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~13_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~13_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(14),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\,
	combout => \Gen_floor_control:3:f_control|i_destination_array~5_combout\);

-- Location: FF_X72_Y3_N44
\Gen_floor_control:3:f_control|i_destination_array[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_destination_array~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_destination_array\(14));

-- Location: LABCELL_X74_Y3_N3
\Gen_state_mach:3:state_mach|check_destination_bits~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~30_combout\ = ( !\Gen_floor_control:3:f_control|i_destination_array\(9) & ( !\Gen_floor_control:3:f_control|i_destination_array\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(10),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(9),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~30_combout\);

-- Location: LABCELL_X74_Y3_N27
\Gen_state_mach:3:state_mach|check_destination_bits~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~27_combout\ = ( !\Gen_floor_control:3:f_control|i_destination_array\(1) & ( (!\Gen_floor_control:3:f_control|i_destination_array\(2) & (!\Gen_floor_control:3:f_control|i_destination_array\(0) & 
-- !\Gen_floor_control:3:f_control|i_destination_array\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(2),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(0),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(3),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(1),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~27_combout\);

-- Location: LABCELL_X74_Y3_N51
\Gen_state_mach:3:state_mach|check_destination_bits~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~28_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~27_combout\ & ( (!\Gen_floor_control:3:f_control|i_destination_array\(6) & (!\Gen_floor_control:3:f_control|i_destination_array\(7) & 
-- (!\Gen_floor_control:3:f_control|i_destination_array\(4) & !\Gen_floor_control:3:f_control|i_destination_array\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(6),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(7),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(4),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(5),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~27_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~28_combout\);

-- Location: LABCELL_X73_Y3_N39
\Gen_state_mach:3:state_mach|check_destination_bits~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~32_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~28_combout\ & ( (!\Gen_floor_control:3:f_control|i_destination_array\(11) & (!\Gen_floor_control:3:f_control|i_destination_array\(8) & 
-- \Gen_state_mach:3:state_mach|check_destination_bits~30_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(11),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(8),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~30_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~28_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~32_combout\);

-- Location: LABCELL_X73_Y3_N24
\Gen_state_mach:3:state_mach|check_destination_bits~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~33_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~32_combout\ & ( (!\Gen_floor_control:3:f_control|i_destination_array\(13) & !\Gen_floor_control:3:f_control|i_destination_array\(12)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(13),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(12),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~32_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~33_combout\);

-- Location: LABCELL_X73_Y1_N6
\Gen_state_mach:3:state_mach|check_destination_bits~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~62_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~33_combout\ & ( !\Gen_floor_control:3:f_control|i_destination_array\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(14),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~33_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~62_combout\);

-- Location: LABCELL_X73_Y2_N42
\Gen_state_mach:3:state_mach|LessThan30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|LessThan30~0_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( (\Gen_state_mach:3:state_mach|i_current_floor\(1) & \Gen_state_mach:3:state_mach|i_current_floor\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	combout => \Gen_state_mach:3:state_mach|LessThan30~0_combout\);

-- Location: LABCELL_X75_Y2_N57
\Gen_state_mach:3:state_mach|i_direction~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~3_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:3:state_mach|i_current_floor\(1)) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:3:state_mach|i_direction~3_combout\);

-- Location: LABCELL_X73_Y1_N18
\Gen_state_mach:3:state_mach|destination~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|destination~2_combout\ = ( \Gen_state_mach:3:state_mach|LessThan31~0_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~3_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~62_combout\ & 
-- ((!\Gen_floor_control:3:f_control|i_destination_array\(13)) # (\Gen_state_mach:3:state_mach|LessThan30~0_combout\))) ) ) ) # ( !\Gen_state_mach:3:state_mach|LessThan31~0_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~3_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~62_combout\ & ((!\Gen_floor_control:3:f_control|i_destination_array\(13) $ (\Gen_state_mach:3:state_mach|LessThan30~0_combout\)))) # (\Gen_state_mach:3:state_mach|check_destination_bits~62_combout\ & 
-- (\Gen_floor_control:3:f_control|i_destination_array\(15))) ) ) ) # ( \Gen_state_mach:3:state_mach|LessThan31~0_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~3_combout\ & ( !\Gen_state_mach:3:state_mach|check_destination_bits~62_combout\ ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|LessThan31~0_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~3_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~62_combout\ & (((!\Gen_state_mach:3:state_mach|LessThan30~0_combout\) # 
-- (\Gen_floor_control:3:f_control|i_destination_array\(13))))) # (\Gen_state_mach:3:state_mach|check_destination_bits~62_combout\ & (\Gen_floor_control:3:f_control|i_destination_array\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101010101111111110000000011000011010101011100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(15),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(13),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_LessThan30~0_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~62_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_LessThan31~0_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~3_combout\,
	combout => \Gen_state_mach:3:state_mach|destination~2_combout\);

-- Location: LABCELL_X70_Y3_N9
\Gen_state_mach:3:state_mach|check_destination_bits~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~70_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~32_combout\ & ( !\Gen_floor_control:3:f_control|i_destination_array\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(12),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~32_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~70_combout\);

-- Location: LABCELL_X74_Y3_N48
\Gen_state_mach:3:state_mach|check_destination_bits~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~29_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~28_combout\ & ( !\Gen_floor_control:3:f_control|i_destination_array\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(8),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~28_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~29_combout\);

-- Location: LABCELL_X67_Y3_N33
\Gen_state_mach:3:state_mach|check_destination_bits~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~68_combout\ = ( !\Gen_state_mach:3:state_mach|i_current_floor\(0) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(2) & 
-- (!\Gen_floor_control:3:f_control|i_destination_array\(9) & \Gen_state_mach:3:state_mach|i_current_floor\(3))) ) ) ) # ( \Gen_state_mach:3:state_mach|i_current_floor\(0) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( 
-- (!\Gen_state_mach:3:state_mach|i_current_floor\(2) & (\Gen_floor_control:3:f_control|i_destination_array\(9) & \Gen_state_mach:3:state_mach|i_current_floor\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000101000000000101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(9),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~68_combout\);

-- Location: LABCELL_X74_Y3_N45
\Gen_state_mach:3:state_mach|LessThan27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|LessThan27~0_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( \Gen_state_mach:3:state_mach|i_current_floor\(3) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(3) & (\Gen_state_mach:3:state_mach|i_current_floor\(1) & \Gen_state_mach:3:state_mach|i_current_floor\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:3:state_mach|LessThan27~0_combout\);

-- Location: LABCELL_X67_Y3_N51
\Gen_state_mach:3:state_mach|check_destination_bits~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~69_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~29_combout\ & ( \Gen_state_mach:3:state_mach|LessThan27~0_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~30_combout\ & (!\Gen_state_mach:3:state_mach|check_destination_bits~68_combout\)) # (\Gen_state_mach:3:state_mach|check_destination_bits~30_combout\ & 
-- (((\Gen_state_mach:3:state_mach|i_current_floor\(3) & \Gen_state_mach:3:state_mach|i_current_floor\(2))))) ) ) ) # ( \Gen_state_mach:3:state_mach|check_destination_bits~29_combout\ & ( !\Gen_state_mach:3:state_mach|LessThan27~0_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~68_combout\) # (\Gen_state_mach:3:state_mach|check_destination_bits~30_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110111011101100000000000000001000100010001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~68_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~30_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~29_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_LessThan27~0_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~69_combout\);

-- Location: LABCELL_X71_Y3_N48
\Gen_state_mach:3:state_mach|check_destination_bits~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~31_combout\ = ( !\Gen_floor_control:3:f_control|i_destination_array\(0) & ( !\Gen_floor_control:3:f_control|i_destination_array\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(1),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(0),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~31_combout\);

-- Location: LABCELL_X73_Y1_N54
\Gen_state_mach:3:state_mach|check_destination_bits~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~65_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( \Gen_state_mach:3:state_mach|check_destination_bits~31_combout\ ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(3) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (\Gen_state_mach:3:state_mach|check_destination_bits~31_combout\ & ((!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ $ 
-- (\Gen_floor_control:3:f_control|i_destination_array\(2))) # (\Gen_state_mach:3:state_mach|i_current_floor\(2)))) ) ) ) # ( \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( 
-- \Gen_state_mach:3:state_mach|check_destination_bits~31_combout\ ) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( \Gen_state_mach:3:state_mach|check_destination_bits~31_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101000001010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~31_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(2),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~65_combout\);

-- Location: LABCELL_X73_Y1_N12
\Gen_state_mach:3:state_mach|check_destination_bits~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~34_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~27_combout\ & ( (!\Gen_floor_control:3:f_control|i_destination_array\(4) & !\Gen_floor_control:3:f_control|i_destination_array\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(4),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(5),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~27_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~34_combout\);

-- Location: LABCELL_X73_Y1_N30
\Gen_state_mach:3:state_mach|check_destination_bits~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~63_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( \Gen_floor_control:3:f_control|i_destination_array\(7) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(2) & (!\Gen_floor_control:3:f_control|i_destination_array\(6) $ (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\)))) ) ) ) # ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( 
-- !\Gen_floor_control:3:f_control|i_destination_array\(7) & ( (\Gen_floor_control:3:f_control|i_destination_array\(6) & (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- \Gen_state_mach:3:state_mach|i_current_floor\(2)))) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( !\Gen_floor_control:3:f_control|i_destination_array\(7) & ( (!\Gen_floor_control:3:f_control|i_destination_array\(6) & 
-- (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_state_mach:3:state_mach|i_current_floor\(3) & !\Gen_state_mach:3:state_mach|i_current_floor\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000100000000000000000000000000000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(6),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(7),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~63_combout\);

-- Location: LABCELL_X73_Y1_N36
\Gen_state_mach:3:state_mach|check_destination_bits~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~64_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_floor_control:3:f_control|i_destination_array\(0) & 
-- !\Gen_floor_control:3:f_control|i_destination_array\(1)) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_floor_control:3:f_control|i_destination_array\(0) & 
-- !\Gen_floor_control:3:f_control|i_destination_array\(1)) ) ) ) # ( \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_floor_control:3:f_control|i_destination_array\(0) & 
-- !\Gen_floor_control:3:f_control|i_destination_array\(1)) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_floor_control:3:f_control|i_destination_array\(0) & 
-- ((!\Gen_floor_control:3:f_control|i_destination_array\(1)) # ((!\Gen_state_mach:3:state_mach|i_current_floor\(2) & \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\)))) # (\Gen_floor_control:3:f_control|i_destination_array\(0) & 
-- (!\Gen_state_mach:3:state_mach|i_current_floor\(2) & ((!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010010101000101000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(0),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(1),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~64_combout\);

-- Location: LABCELL_X75_Y3_N54
\Gen_state_mach:3:state_mach|check_destination_bits~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~66_combout\ = ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_state_mach:3:state_mach|i_current_floor\(2) & 
-- (!\Gen_floor_control:3:f_control|i_destination_array\(4) $ (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001000000000100000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(4),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~66_combout\);

-- Location: LABCELL_X73_Y1_N48
\Gen_state_mach:3:state_mach|check_destination_bits~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~67_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~64_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~66_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~34_combout\ & ((!\Gen_state_mach:3:state_mach|check_destination_bits~65_combout\) # ((\Gen_state_mach:3:state_mach|check_destination_bits~27_combout\)))) # 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~34_combout\ & (((\Gen_state_mach:3:state_mach|check_destination_bits~63_combout\)))) ) ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~64_combout\ & ( 
-- \Gen_state_mach:3:state_mach|check_destination_bits~66_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~34_combout\ & ((\Gen_state_mach:3:state_mach|check_destination_bits~27_combout\))) # 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~34_combout\ & (\Gen_state_mach:3:state_mach|check_destination_bits~63_combout\)) ) ) ) # ( \Gen_state_mach:3:state_mach|check_destination_bits~64_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~66_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~34_combout\ & (!\Gen_state_mach:3:state_mach|check_destination_bits~65_combout\ & 
-- ((!\Gen_state_mach:3:state_mach|check_destination_bits~27_combout\)))) # (\Gen_state_mach:3:state_mach|check_destination_bits~34_combout\ & (((\Gen_state_mach:3:state_mach|check_destination_bits~63_combout\)))) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~64_combout\ & ( !\Gen_state_mach:3:state_mach|check_destination_bits~66_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~34_combout\ & 
-- \Gen_state_mach:3:state_mach|check_destination_bits~63_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011100010110000001100000011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~65_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~34_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~63_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~27_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~64_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~66_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~67_combout\);

-- Location: LABCELL_X70_Y3_N0
\Gen_state_mach:3:state_mach|check_destination_bits~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~71_combout\ = ( \Gen_state_mach:3:state_mach|destination~0_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~67_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~32_combout\ & (!\Gen_state_mach:3:state_mach|check_destination_bits~70_combout\ & \Gen_state_mach:3:state_mach|check_destination_bits~69_combout\)) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|destination~0_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~67_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~70_combout\ & 
-- ((\Gen_state_mach:3:state_mach|check_destination_bits~69_combout\) # (\Gen_state_mach:3:state_mach|check_destination_bits~32_combout\))) ) ) ) # ( \Gen_state_mach:3:state_mach|destination~0_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~67_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~32_combout\ & (!\Gen_state_mach:3:state_mach|check_destination_bits~70_combout\ & 
-- ((!\Gen_state_mach:3:state_mach|check_destination_bits~29_combout\) # (\Gen_state_mach:3:state_mach|check_destination_bits~69_combout\)))) ) ) ) # ( !\Gen_state_mach:3:state_mach|destination~0_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~67_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~70_combout\ & (((!\Gen_state_mach:3:state_mach|check_destination_bits~29_combout\) # 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~69_combout\)) # (\Gen_state_mach:3:state_mach|check_destination_bits~32_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011001100100000001000100001000100110011000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~32_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~70_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~29_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~69_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_destination~0_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~67_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~71_combout\);

-- Location: LABCELL_X75_Y3_N48
\Gen_state_mach:3:state_mach|check_destination_bits~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~26_combout\ = ( !\Gen_floor_control:3:f_control|i_destination_array\(4) & ( !\Gen_floor_control:3:f_control|i_destination_array\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(3),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(4),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~26_combout\);

-- Location: LABCELL_X71_Y3_N27
\Gen_state_mach:3:state_mach|check_destination_bits~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~24_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(8) & ( \Gen_floor_control:3:f_control|i_destination_array\(9) ) ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(8) & ( 
-- \Gen_floor_control:3:f_control|i_destination_array\(9) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(8) & ( !\Gen_floor_control:3:f_control|i_destination_array\(9) ) ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(8) & ( 
-- !\Gen_floor_control:3:f_control|i_destination_array\(9) & ( \Gen_floor_control:3:f_control|i_destination_array\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(7),
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(8),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(9),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~24_combout\);

-- Location: MLABCELL_X72_Y3_N30
\Gen_state_mach:3:state_mach|check_destination_bits~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~22_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(14) ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(14) & ( ((\Gen_floor_control:3:f_control|i_destination_array\(12)) # 
-- (\Gen_floor_control:3:f_control|i_destination_array\(13))) # (\Gen_floor_control:3:f_control|i_destination_array\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111111111001111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(15),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(13),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(12),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(14),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~22_combout\);

-- Location: MLABCELL_X72_Y3_N18
\Gen_state_mach:3:state_mach|check_destination_bits~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~23_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(11) & ( \Gen_state_mach:3:state_mach|check_destination_bits~22_combout\ ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_destination_array\(11) & ( \Gen_state_mach:3:state_mach|check_destination_bits~22_combout\ ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(11) & ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~22_combout\ ) ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(11) & ( !\Gen_state_mach:3:state_mach|check_destination_bits~22_combout\ & ( 
-- \Gen_floor_control:3:f_control|i_destination_array\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(10),
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(11),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~22_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~23_combout\);

-- Location: MLABCELL_X72_Y3_N33
\Gen_state_mach:3:state_mach|check_destination_bits~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~25_combout\ = ( !\Gen_state_mach:3:state_mach|check_destination_bits~23_combout\ & ( (!\Gen_floor_control:3:f_control|i_destination_array\(5) & (!\Gen_floor_control:3:f_control|i_destination_array\(6) & 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~24_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(5),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(6),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~24_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~23_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~25_combout\);

-- Location: MLABCELL_X72_Y5_N54
\Gen_state_mach:3:state_mach|check_destination_bits~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~35_combout\ = ( !\Gen_state_mach:3:state_mach|check_destination_bits~26_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~25_combout\ ) ) # ( 
-- \Gen_state_mach:3:state_mach|check_destination_bits~26_combout\ & ( !\Gen_state_mach:3:state_mach|check_destination_bits~25_combout\ ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~26_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~25_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~26_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~25_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~35_combout\);

-- Location: LABCELL_X71_Y2_N36
\Gen_state_mach:3:state_mach|check_destination_bits~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~36_combout\ = ( !\Gen_floor_control:3:f_control|i_destination_array\(2) & ( !\Gen_state_mach:3:state_mach|check_destination_bits~35_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(2),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~35_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~36_combout\);

-- Location: LABCELL_X73_Y5_N30
\Gen_state_mach:3:state_mach|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Add1~0_combout\ = ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & !\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:3:state_mach|Add1~0_combout\);

-- Location: LABCELL_X70_Y3_N42
\Gen_state_mach:3:state_mach|check_destination_bits~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~59_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(8) & ( \Gen_state_mach:3:state_mach|i_current_floor\(2) ) ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(8) & ( 
-- \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(1)) # (((!\Gen_state_mach:3:state_mach|i_current_floor\(0)) # (\Gen_state_mach:3:state_mach|i_current_floor\(3))) # 
-- (\Gen_floor_control:3:f_control|i_destination_array\(9))) ) ) ) # ( \Gen_floor_control:3:f_control|i_destination_array\(8) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( ((!\Gen_state_mach:3:state_mach|i_current_floor\(3)) # 
-- (!\Gen_floor_control:3:f_control|i_destination_array\(9) $ (!\Gen_state_mach:3:state_mach|i_current_floor\(0)))) # (\Gen_state_mach:3:state_mach|i_current_floor\(1)) ) ) ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(8) & ( 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( ((!\Gen_floor_control:3:f_control|i_destination_array\(9)) # ((!\Gen_state_mach:3:state_mach|i_current_floor\(3)) # (!\Gen_state_mach:3:state_mach|i_current_floor\(0)))) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111101111101111111110111111111101111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(9),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(8),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~59_combout\);

-- Location: LABCELL_X70_Y3_N21
\Gen_state_mach:3:state_mach|check_destination_bits~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~56_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:3:state_mach|i_current_floor\(1) & (\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- (!\Gen_floor_control:3:f_control|i_destination_array\(15) $ (\Gen_state_mach:3:state_mach|i_current_floor\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000010000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(15),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~56_combout\);

-- Location: LABCELL_X70_Y3_N24
\Gen_state_mach:3:state_mach|check_destination_bits~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~57_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(1) & (\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- (!\Gen_state_mach:3:state_mach|i_current_floor\(0) $ (\Gen_floor_control:3:f_control|i_destination_array\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000100000000010000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(13),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~57_combout\);

-- Location: LABCELL_X70_Y3_N18
\Gen_state_mach:3:state_mach|check_destination_bits~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~74_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~57_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~56_combout\ & 
-- ((\Gen_floor_control:3:f_control|i_destination_array\(14)) # (\Gen_floor_control:3:f_control|i_destination_array\(15)))) ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~57_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~56_combout\) # ((!\Gen_floor_control:3:f_control|i_destination_array\(15) & !\Gen_floor_control:3:f_control|i_destination_array\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111000000111111111100000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(15),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(14),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~56_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~57_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~74_combout\);

-- Location: LABCELL_X70_Y3_N15
\Gen_state_mach:3:state_mach|check_destination_bits~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~60_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(1) & (!\Gen_state_mach:3:state_mach|i_current_floor\(0) & 
-- (\Gen_floor_control:3:f_control|i_destination_array\(4) & !\Gen_state_mach:3:state_mach|i_current_floor\(3)))) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:3:state_mach|i_current_floor\(1) & 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(0) & (!\Gen_floor_control:3:f_control|i_destination_array\(4) & !\Gen_state_mach:3:state_mach|i_current_floor\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(4),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~60_combout\);

-- Location: LABCELL_X70_Y3_N12
\Gen_state_mach:3:state_mach|check_destination_bits~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~61_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & ((!\Gen_state_mach:3:state_mach|i_current_floor\(1) & 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(0) & !\Gen_floor_control:3:f_control|i_destination_array\(6))) # (\Gen_state_mach:3:state_mach|i_current_floor\(1) & (!\Gen_state_mach:3:state_mach|i_current_floor\(0) & 
-- \Gen_floor_control:3:f_control|i_destination_array\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100100000000000010010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(6),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~61_combout\);

-- Location: LABCELL_X70_Y3_N6
\Gen_state_mach:3:state_mach|check_destination_bits~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~75_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~61_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~60_combout\ & 
-- \Gen_state_mach:3:state_mach|check_destination_bits~25_combout\) ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~61_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~25_combout\ & 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~23_combout\ & ((!\Gen_state_mach:3:state_mach|check_destination_bits~24_combout\)))) # (\Gen_state_mach:3:state_mach|check_destination_bits~25_combout\ & 
-- (((!\Gen_state_mach:3:state_mach|check_destination_bits~60_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011001100101000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~23_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~60_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~24_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~25_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~61_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~75_combout\);

-- Location: LABCELL_X70_Y3_N27
\Gen_state_mach:3:state_mach|check_destination_bits~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~58_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(2) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(1)) # 
-- ((!\Gen_state_mach:3:state_mach|i_current_floor\(3)) # (!\Gen_state_mach:3:state_mach|i_current_floor\(0) $ (!\Gen_floor_control:3:f_control|i_destination_array\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110111110111111111011111011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(11),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~58_combout\);

-- Location: LABCELL_X70_Y3_N54
\Gen_state_mach:3:state_mach|check_destination_bits~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~81_combout\ = ( !\Gen_state_mach:3:state_mach|check_destination_bits~22_combout\ & ( ((!\Gen_state_mach:3:state_mach|check_destination_bits~23_combout\ & 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~24_combout\ & (\Gen_state_mach:3:state_mach|check_destination_bits~59_combout\))) # (\Gen_state_mach:3:state_mach|check_destination_bits~23_combout\ & 
-- (((\Gen_state_mach:3:state_mach|check_destination_bits~58_combout\))))) # (\Gen_state_mach:3:state_mach|check_destination_bits~75_combout\) ) ) # ( \Gen_state_mach:3:state_mach|check_destination_bits~22_combout\ & ( 
-- ((!\Gen_state_mach:3:state_mach|check_destination_bits~23_combout\ & (\Gen_state_mach:3:state_mach|check_destination_bits~24_combout\ & (\Gen_state_mach:3:state_mach|check_destination_bits~59_combout\))) # 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~23_combout\ & (((\Gen_state_mach:3:state_mach|check_destination_bits~74_combout\))))) # (\Gen_state_mach:3:state_mach|check_destination_bits~75_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100001111000100010000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~24_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~59_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~74_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~23_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~22_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~75_combout\,
	datag => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~58_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~81_combout\);

-- Location: LABCELL_X70_Y3_N48
\Gen_state_mach:3:state_mach|check_destination_bits~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~77_combout\ = ( !\Gen_state_mach:3:state_mach|check_destination_bits~35_combout\ & ( (((!\Gen_floor_control:3:f_control|i_destination_array\(2) & ((!\Gen_state_mach:3:state_mach|i_current_floor\(0)) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(1)))) # (\Gen_floor_control:3:f_control|i_destination_array\(2) & ((!\Gen_state_mach:3:state_mach|i_current_floor\(1)) # (\Gen_state_mach:3:state_mach|i_current_floor\(0))))) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(2))) # (\Gen_state_mach:3:state_mach|i_current_floor\(3)) ) ) # ( \Gen_state_mach:3:state_mach|check_destination_bits~35_combout\ & ( (((\Gen_state_mach:3:state_mach|check_destination_bits~81_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111111111110111000011110000111101111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~81_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~35_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datag => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(2),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~77_combout\);

-- Location: LABCELL_X70_Y3_N30
\Gen_state_mach:3:state_mach|destination~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|destination~3_combout\ = ( \Gen_state_mach:3:state_mach|Add1~0_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~77_combout\ & ( ((!\Gen_state_mach:3:state_mach|check_destination_bits~36_combout\) # 
-- ((\Gen_state_mach:3:state_mach|i_current_floor\(3) & \Gen_floor_control:3:f_control|i_destination_array\(0)))) # (\Gen_floor_control:3:f_control|i_destination_array\(1)) ) ) ) # ( !\Gen_state_mach:3:state_mach|Add1~0_combout\ & ( 
-- \Gen_state_mach:3:state_mach|check_destination_bits~77_combout\ & ( ((!\Gen_state_mach:3:state_mach|check_destination_bits~36_combout\) # (\Gen_floor_control:3:f_control|i_destination_array\(0))) # (\Gen_floor_control:3:f_control|i_destination_array\(1)) 
-- ) ) ) # ( \Gen_state_mach:3:state_mach|Add1~0_combout\ & ( !\Gen_state_mach:3:state_mach|check_destination_bits~77_combout\ & ( (\Gen_state_mach:3:state_mach|i_current_floor\(3) & (!\Gen_floor_control:3:f_control|i_destination_array\(1) & 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~36_combout\ & \Gen_floor_control:3:f_control|i_destination_array\(0)))) ) ) ) # ( !\Gen_state_mach:3:state_mach|Add1~0_combout\ & ( !\Gen_state_mach:3:state_mach|check_destination_bits~77_combout\ & ( 
-- (!\Gen_floor_control:3:f_control|i_destination_array\(1) & (\Gen_state_mach:3:state_mach|check_destination_bits~36_combout\ & \Gen_floor_control:3:f_control|i_destination_array\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000010011110011111111111111001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(1),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~36_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(0),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_Add1~0_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~77_combout\,
	combout => \Gen_state_mach:3:state_mach|destination~3_combout\);

-- Location: LABCELL_X70_Y3_N36
\Gen_state_mach:3:state_mach|destination~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|destination~1_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~71_combout\ & ( \Gen_state_mach:3:state_mach|destination~3_combout\ & ( (!\Gen_state_mach:3:state_mach|i_direction~q\) # 
-- ((!\Gen_state_mach:3:state_mach|check_destination_bits~62_combout\) # (\Gen_state_mach:3:state_mach|destination~2_combout\)) ) ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~71_combout\ & ( \Gen_state_mach:3:state_mach|destination~3_combout\ 
-- & ( (!\Gen_state_mach:3:state_mach|i_direction~q\) # ((\Gen_state_mach:3:state_mach|destination~2_combout\ & ((\Gen_state_mach:3:state_mach|check_destination_bits~70_combout\) # (\Gen_state_mach:3:state_mach|check_destination_bits~62_combout\)))) ) ) ) # 
-- ( \Gen_state_mach:3:state_mach|check_destination_bits~71_combout\ & ( !\Gen_state_mach:3:state_mach|destination~3_combout\ & ( (\Gen_state_mach:3:state_mach|i_direction~q\ & ((!\Gen_state_mach:3:state_mach|check_destination_bits~62_combout\) # 
-- (\Gen_state_mach:3:state_mach|destination~2_combout\))) ) ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~71_combout\ & ( !\Gen_state_mach:3:state_mach|destination~3_combout\ & ( (\Gen_state_mach:3:state_mach|i_direction~q\ & 
-- (\Gen_state_mach:3:state_mach|destination~2_combout\ & ((\Gen_state_mach:3:state_mach|check_destination_bits~70_combout\) # (\Gen_state_mach:3:state_mach|check_destination_bits~62_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000101010001010100010110101011101011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~62_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_destination~2_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~70_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~71_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_destination~3_combout\,
	combout => \Gen_state_mach:3:state_mach|destination~1_combout\);

-- Location: FF_X70_Y3_N38
\Gen_state_mach:3:state_mach|destination\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \Gen_state_mach:3:state_mach|destination~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:3:state_mach|destination~q\);

-- Location: LABCELL_X75_Y4_N30
\Gen_state_mach:3:state_mach|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Selector2~0_combout\ = ( \Gen_state_mach:3:state_mach|destination~q\ & ( (!\Gen_state_mach:3:state_mach|current_state.idle~q\ & !\Gen_state_mach:3:state_mach|floor_stop~q\) ) ) # ( !\Gen_state_mach:3:state_mach|destination~q\ 
-- & ( (!\Gen_state_mach:3:state_mach|current_state.idle~q\ & (\Gen_state_mach:3:state_mach|floor_call~q\ & !\Gen_state_mach:3:state_mach|floor_stop~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_current_state.idle~q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_floor_call~q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_floor_stop~q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_destination~q\,
	combout => \Gen_state_mach:3:state_mach|Selector2~0_combout\);

-- Location: LABCELL_X75_Y4_N39
\Gen_state_mach:3:state_mach|Selector1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Selector1~1_combout\ = ( \Gen_state_mach:3:state_mach|Selector2~0_combout\ & ( (!\Gen_state_mach:3:state_mach|i_direction~q\) # (\Gen_state_mach:3:state_mach|Selector1~0_combout\) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|Selector2~0_combout\ & ( \Gen_state_mach:3:state_mach|Selector1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:3:state_mach|ALT_INV_Selector1~0_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Selector2~0_combout\,
	combout => \Gen_state_mach:3:state_mach|Selector1~1_combout\);

-- Location: FF_X75_Y4_N5
\Gen_state_mach:3:state_mach|current_state.up\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \Gen_state_mach:3:state_mach|Selector1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:3:state_mach|current_state.up~q\);

-- Location: LABCELL_X75_Y4_N42
\Gen_state_mach:3:state_mach|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Selector1~0_combout\ = ( \Gen_state_mach:3:state_mach|destination~q\ & ( (!\Gen_state_mach:3:state_mach|floor_stop~q\ & (((!\Gen_state_mach:3:state_mach|i_direction~q\ & \Gen_state_mach:3:state_mach|current_state.loading~q\)) 
-- # (\Gen_state_mach:3:state_mach|current_state.up~q\))) ) ) # ( !\Gen_state_mach:3:state_mach|destination~q\ & ( (!\Gen_state_mach:3:state_mach|floor_stop~q\ & \Gen_state_mach:3:state_mach|current_state.up~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100100011000000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_floor_stop~q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_current_state.up~q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_current_state.loading~q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_destination~q\,
	combout => \Gen_state_mach:3:state_mach|Selector1~0_combout\);

-- Location: LABCELL_X75_Y4_N3
\Gen_state_mach:3:state_mach|i_current_floor~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_current_floor~1_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( !\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ $ (((!\Gen_state_mach:3:state_mach|Selector1~0_combout\ & 
-- ((!\Gen_state_mach:3:state_mach|Selector2~0_combout\) # (\Gen_state_mach:3:state_mach|i_direction~q\))))) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( !\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ $ 
-- ((((!\Gen_state_mach:3:state_mach|i_direction~q\ & \Gen_state_mach:3:state_mach|Selector2~0_combout\)) # (\Gen_state_mach:3:state_mach|Selector1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010000111011110001000011101100111011110001000011101111000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Selector1~0_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_Selector2~0_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_state_mach:3:state_mach|i_current_floor~1_combout\);

-- Location: FF_X74_Y3_N31
\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:3:state_mach|i_current_floor~1_combout\,
	sload => VCC,
	ena => \Gen_state_mach:3:state_mach|i_current_floor~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\);

-- Location: LABCELL_X75_Y3_N36
\Gen_floor_control:3:f_control|Decoder1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder1~13_combout\ = ( !\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_state_mach:3:state_mach|i_current_floor\(2) & 
-- \Gen_state_mach:3:state_mach|i_current_floor\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_floor_control:3:f_control|Decoder1~13_combout\);

-- Location: LABCELL_X73_Y4_N15
\Gen_floor_control:3:f_control|i_floor_call_array_up~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~8_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(1) & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\) # (!\Gen_floor_control:3:f_control|Decoder0~3_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~3_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(1),
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~8_combout\);

-- Location: LABCELL_X73_Y4_N9
\Gen_floor_control:3:f_control|i_floor_call_array_up~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~9_combout\ = ( \Gen_floor_control:3:f_control|Decoder1~3_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up~8_combout\ & (((!\rtl~0_combout\) # 
-- (!\Gen_state_mach:3:state_mach|Mux1~4_combout\)) # (\Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\Gen_floor_control:3:f_control|Decoder1~3_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~8_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~3_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~9_combout\);

-- Location: FF_X73_Y4_N11
\Gen_floor_control:3:f_control|i_floor_call_array_up[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_up~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_up\(1));

-- Location: MLABCELL_X72_Y5_N21
\Gen_floor_control:3:f_control|i_floor_call_array_up~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~10_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(0) & ( !\Gen_floor_control:3:f_control|Decoder0~4_combout\ ) ) 
-- ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~4_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(0),
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~10_combout\);

-- Location: LABCELL_X73_Y5_N9
\Gen_floor_control:3:f_control|i_floor_call_array_up~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~11_combout\ = ( \rtl~0_combout\ & ( \Gen_floor_control:3:f_control|Decoder1~4_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up~10_combout\ & 
-- ((!\Gen_state_mach:3:state_mach|Mux1~4_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\))) ) ) ) # ( !\rtl~0_combout\ & ( \Gen_floor_control:3:f_control|Decoder1~4_combout\ & ( 
-- !\Gen_floor_control:3:f_control|i_floor_call_array_up~10_combout\ ) ) ) # ( \rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|Decoder1~4_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~10_combout\ ) ) ) # ( !\rtl~0_combout\ & ( 
-- !\Gen_floor_control:3:f_control|Decoder1~4_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~10_combout\,
	datae => \ALT_INV_rtl~0_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~4_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~11_combout\);

-- Location: FF_X73_Y5_N11
\Gen_floor_control:3:f_control|i_floor_call_array_up[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_up~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_up\(0));

-- Location: LABCELL_X73_Y4_N45
\Gen_floor_control:3:f_control|i_floor_call_array_up~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~12_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(3) & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\) # (!\Gen_floor_control:3:f_control|Decoder0~5_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~5_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(3),
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~12_combout\);

-- Location: LABCELL_X73_Y4_N6
\Gen_floor_control:3:f_control|i_floor_call_array_up~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~13_combout\ = ( \Gen_state_mach:3:state_mach|Mux1~4_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up~12_combout\ & (((!\rtl~0_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder1~5_combout\)) # (\Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\Gen_state_mach:3:state_mach|Mux1~4_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~5_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~12_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~13_combout\);

-- Location: FF_X73_Y4_N8
\Gen_floor_control:3:f_control|i_floor_call_array_up[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_up~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_up\(3));

-- Location: LABCELL_X75_Y5_N0
\Gen_floor_control:3:f_control|i_floor_call_array_up~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~6_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder0~2_combout\ & !\Gen_floor_control:3:f_control|i_floor_call_array_up\(2)) ) ) # 
-- ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~2_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(2),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~6_combout\);

-- Location: LABCELL_X74_Y5_N9
\Gen_floor_control:3:f_control|i_floor_call_array_up~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~7_combout\ = ( \Gen_floor_control:3:f_control|Decoder1~2_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up~6_combout\ & ((!\Gen_state_mach:3:state_mach|Mux1~4_combout\) # 
-- ((!\rtl~0_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\)))) ) ) # ( !\Gen_floor_control:3:f_control|Decoder1~2_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011101111000000001110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~6_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~2_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~7_combout\);

-- Location: FF_X74_Y5_N11
\Gen_floor_control:3:f_control|i_floor_call_array_up[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_up~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_up\(2));

-- Location: MLABCELL_X72_Y4_N57
\Gen_state_mach:3:state_mach|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Mux1~0_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(2) & ( \Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\) # 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_up\(3)) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(2) & ( \Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (\Gen_floor_control:3:f_control|i_floor_call_array_up\(3) & 
-- \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\) ) ) ) # ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(2) & ( !\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( 
-- (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(0)))) # (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:3:f_control|i_floor_call_array_up\(1))) ) 
-- ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(2) & ( !\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(0)))) # (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:3:f_control|i_floor_call_array_up\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(1),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(0),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(2),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_state_mach:3:state_mach|Mux1~0_combout\);

-- Location: LABCELL_X74_Y5_N54
\Gen_floor_control:3:f_control|i_floor_call_array_up~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~24_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder0~11_combout\ & !\Gen_floor_control:3:f_control|i_floor_call_array_up\(10)) ) 
-- ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~11_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(10),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~24_combout\);

-- Location: LABCELL_X74_Y5_N0
\Gen_floor_control:3:f_control|i_floor_call_array_up~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~25_combout\ = ( \Gen_floor_control:3:f_control|Decoder1~11_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up~24_combout\ & (((!\rtl~0_combout\) # 
-- (!\Gen_state_mach:3:state_mach|Mux1~4_combout\)) # (\Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\Gen_floor_control:3:f_control|Decoder1~11_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000110100001111000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~24_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~11_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~25_combout\);

-- Location: FF_X74_Y5_N2
\Gen_floor_control:3:f_control|i_floor_call_array_up[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_up~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_up\(10));

-- Location: LABCELL_X73_Y4_N36
\Gen_floor_control:3:f_control|i_floor_call_array_up~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~26_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(11) & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\) # (!\Gen_floor_control:3:f_control|Decoder0~12_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~12_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(11),
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~26_combout\);

-- Location: LABCELL_X73_Y4_N42
\Gen_floor_control:3:f_control|i_floor_call_array_up~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~27_combout\ = ( \Gen_state_mach:3:state_mach|Mux1~4_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up~26_combout\ & ((!\Gen_floor_control:3:f_control|Decoder1~12_combout\) # 
-- ((!\rtl~0_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\)))) ) ) # ( !\Gen_state_mach:3:state_mach|Mux1~4_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~26_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111011000000001111101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~12_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datac => \ALT_INV_rtl~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~26_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~27_combout\);

-- Location: FF_X73_Y4_N44
\Gen_floor_control:3:f_control|i_floor_call_array_up[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_up~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_up\(11));

-- Location: LABCELL_X75_Y5_N45
\Gen_floor_control:3:f_control|i_floor_call_array_up~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~20_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder0~9_combout\ & !\Gen_floor_control:3:f_control|i_floor_call_array_up\(8)) ) ) 
-- # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~9_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(8),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~20_combout\);

-- Location: LABCELL_X73_Y5_N21
\Gen_floor_control:3:f_control|i_floor_call_array_up~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~21_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up~20_combout\ & ((!\Gen_state_mach:3:state_mach|Mux1~4_combout\) # 
-- ((!\Gen_floor_control:3:f_control|Decoder1~9_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111011000000001111101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~9_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~20_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~21_combout\);

-- Location: FF_X73_Y5_N23
\Gen_floor_control:3:f_control|i_floor_call_array_up[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_up~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_up\(8));

-- Location: MLABCELL_X72_Y4_N51
\Gen_state_mach:3:state_mach|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Mux1~2_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(11) & ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(8) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (((!\Gen_state_mach:3:state_mach|i_current_floor\(1)) # (\Gen_floor_control:3:f_control|i_floor_call_array_up\(10))))) # (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (((\Gen_state_mach:3:state_mach|i_current_floor\(1))) # 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_up\(9)))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(11) & ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(8) & ( 
-- (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (((!\Gen_state_mach:3:state_mach|i_current_floor\(1)) # (\Gen_floor_control:3:f_control|i_floor_call_array_up\(10))))) # (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_up\(9) & ((!\Gen_state_mach:3:state_mach|i_current_floor\(1))))) ) ) ) # ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(11) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(8) & ( 
-- (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (((\Gen_floor_control:3:f_control|i_floor_call_array_up\(10) & \Gen_state_mach:3:state_mach|i_current_floor\(1))))) # (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (((\Gen_state_mach:3:state_mach|i_current_floor\(1))) # (\Gen_floor_control:3:f_control|i_floor_call_array_up\(9)))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(11) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(8) & ( 
-- (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (((\Gen_floor_control:3:f_control|i_floor_call_array_up\(10) & \Gen_state_mach:3:state_mach|i_current_floor\(1))))) # (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_up\(9) & ((!\Gen_state_mach:3:state_mach|i_current_floor\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(9),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(10),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(11),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(8),
	combout => \Gen_state_mach:3:state_mach|Mux1~2_combout\);

-- Location: LABCELL_X71_Y4_N42
\Gen_floor_control:3:f_control|i_floor_call_array_up~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~32_combout\ = ( !\Gen_floor_control:3:f_control|Decoder0~15_combout\ & ( \Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(15) ) 
-- ) ) # ( \Gen_floor_control:3:f_control|Decoder0~15_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(15) ) ) ) # ( !\Gen_floor_control:3:f_control|Decoder0~15_combout\ 
-- & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(15),
	datae => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~15_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~32_combout\);

-- Location: LABCELL_X77_Y4_N54
\Gen_floor_control:3:f_control|i_floor_call_array_up~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~33_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up~32_combout\ & ((!\Gen_state_mach:3:state_mach|Mux1~4_combout\) # 
-- ((!\Gen_state_mach:3:state_mach|LessThan31~0_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101000101010101010100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~32_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_LessThan31~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~33_combout\);

-- Location: FF_X77_Y4_N56
\Gen_floor_control:3:f_control|i_floor_call_array_up[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_up~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_up\(15));

-- Location: LABCELL_X71_Y5_N33
\Gen_floor_control:3:f_control|i_floor_call_array_up~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~2_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder0~0_combout\ & !\Gen_floor_control:3:f_control|i_floor_call_array_up\(12)) ) ) 
-- # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(12),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~2_combout\);

-- Location: LABCELL_X74_Y5_N48
\Gen_floor_control:3:f_control|i_floor_call_array_up~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~3_combout\ = ( \Gen_state_mach:3:state_mach|Mux1~4_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up~2_combout\ & (((!\rtl~0_combout\) # 
-- (!\Gen_state_mach:3:state_mach|destination~0_combout\)) # (\Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\Gen_state_mach:3:state_mach|Mux1~4_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_destination~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~2_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~3_combout\);

-- Location: FF_X74_Y5_N50
\Gen_floor_control:3:f_control|i_floor_call_array_up[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_up~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_up\(12));

-- Location: LABCELL_X75_Y4_N33
\Gen_floor_control:3:f_control|i_floor_call_array_up~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~30_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(13) & ( (!\Gen_floor_control:3:f_control|Decoder0~14_combout\) # (!\Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~14_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(13),
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~30_combout\);

-- Location: LABCELL_X77_Y4_N48
\Gen_floor_control:3:f_control|i_floor_call_array_up~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~31_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up~30_combout\ & ((!\Gen_state_mach:3:state_mach|Mux1~4_combout\) # 
-- ((!\Gen_floor_control:3:f_control|Decoder1~14_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011100000111100001110000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~14_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~30_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~31_combout\);

-- Location: FF_X77_Y4_N50
\Gen_floor_control:3:f_control|i_floor_call_array_up[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_up~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_up\(13));

-- Location: LABCELL_X71_Y4_N24
\Gen_state_mach:3:state_mach|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Mux1~3_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(13) & ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(14) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(0) & 
-- (((\Gen_floor_control:3:f_control|i_floor_call_array_up\(12))) # (\Gen_state_mach:3:state_mach|i_current_floor\(1)))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & ((!\Gen_state_mach:3:state_mach|i_current_floor\(1)) # 
-- ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(15))))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(13) & ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(14) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(0) & 
-- (((\Gen_floor_control:3:f_control|i_floor_call_array_up\(12))) # (\Gen_state_mach:3:state_mach|i_current_floor\(1)))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & (\Gen_state_mach:3:state_mach|i_current_floor\(1) & 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_up\(15)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(13) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(14) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(0) & 
-- (!\Gen_state_mach:3:state_mach|i_current_floor\(1) & ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(12))))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & ((!\Gen_state_mach:3:state_mach|i_current_floor\(1)) # 
-- ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(15))))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(13) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(14) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(0) & 
-- (!\Gen_state_mach:3:state_mach|i_current_floor\(1) & ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(12))))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & (\Gen_state_mach:3:state_mach|i_current_floor\(1) & 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_up\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(15),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(12),
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(13),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(14),
	combout => \Gen_state_mach:3:state_mach|Mux1~3_combout\);

-- Location: LABCELL_X71_Y4_N54
\Gen_floor_control:3:f_control|i_floor_call_array_up~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~18_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(7) & ( \Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:3:f_control|Decoder0~8_combout\ ) ) 
-- ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(7) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~8_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(7),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~18_combout\);

-- Location: LABCELL_X77_Y4_N15
\Gen_floor_control:3:f_control|i_floor_call_array_up~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~19_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~18_combout\ & ( ((!\Gen_state_mach:3:state_mach|Mux1~4_combout\) # ((!\Gen_floor_control:3:f_control|Decoder1~8_combout\) # 
-- (!\rtl~0_combout\))) # (\Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111101111111111111110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~8_combout\,
	datad => \ALT_INV_rtl~0_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~18_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~19_combout\);

-- Location: FF_X77_Y4_N17
\Gen_floor_control:3:f_control|i_floor_call_array_up[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_up~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_up\(7));

-- Location: LABCELL_X70_Y5_N12
\Gen_floor_control:3:f_control|i_floor_call_array_up~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~14_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(4) & ( \Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:3:f_control|Decoder0~6_combout\ ) ) 
-- ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(4) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~6_combout\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(4),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~14_combout\);

-- Location: LABCELL_X74_Y5_N3
\Gen_floor_control:3:f_control|i_floor_call_array_up~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~15_combout\ = ( \Gen_floor_control:3:f_control|Decoder1~6_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up~14_combout\ & (((!\rtl~0_combout\) # 
-- (!\Gen_state_mach:3:state_mach|Mux1~4_combout\)) # (\Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\Gen_floor_control:3:f_control|Decoder1~6_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000110100001111000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~14_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~6_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~15_combout\);

-- Location: FF_X74_Y5_N5
\Gen_floor_control:3:f_control|i_floor_call_array_up[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_up~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_up\(4));

-- Location: LABCELL_X75_Y5_N6
\Gen_floor_control:3:f_control|i_floor_call_array_up~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~4_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up\(6) & !\Gen_floor_control:3:f_control|Decoder0~1_combout\) ) ) # 
-- ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(6),
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~1_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~4_combout\);

-- Location: LABCELL_X74_Y5_N6
\Gen_floor_control:3:f_control|i_floor_call_array_up~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~5_combout\ = ( \Gen_floor_control:3:f_control|Decoder1~1_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up~4_combout\ & ((!\Gen_state_mach:3:state_mach|Mux1~4_combout\) # 
-- ((!\rtl~0_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\)))) ) ) # ( !\Gen_floor_control:3:f_control|Decoder1~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011101111000000001110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~4_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~5_combout\);

-- Location: FF_X74_Y5_N8
\Gen_floor_control:3:f_control|i_floor_call_array_up[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_up~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_up\(6));

-- Location: LABCELL_X71_Y4_N39
\Gen_floor_control:3:f_control|i_floor_call_array_up~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~16_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder0~7_combout\ & !\Gen_floor_control:3:f_control|i_floor_call_array_up\(5)) ) ) 
-- # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~7_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(5),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~16_combout\);

-- Location: LABCELL_X77_Y4_N12
\Gen_floor_control:3:f_control|i_floor_call_array_up~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~17_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~16_combout\ & ( ((!\Gen_state_mach:3:state_mach|Mux1~4_combout\) # ((!\Gen_floor_control:3:f_control|Decoder1~7_combout\) # 
-- (!\rtl~0_combout\))) # (\Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111101111111111111110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~7_combout\,
	datad => \ALT_INV_rtl~0_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~16_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~17_combout\);

-- Location: FF_X77_Y4_N14
\Gen_floor_control:3:f_control|i_floor_call_array_up[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_up~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_up\(5));

-- Location: LABCELL_X71_Y4_N6
\Gen_state_mach:3:state_mach|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Mux1~1_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(6) & ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(5) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(0) & 
-- (((\Gen_floor_control:3:f_control|i_floor_call_array_up\(4))) # (\Gen_state_mach:3:state_mach|i_current_floor\(1)))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & ((!\Gen_state_mach:3:state_mach|i_current_floor\(1)) # 
-- ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(7))))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(6) & ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(5) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(0) & 
-- (!\Gen_state_mach:3:state_mach|i_current_floor\(1) & ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(4))))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & ((!\Gen_state_mach:3:state_mach|i_current_floor\(1)) # 
-- ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(7))))) ) ) ) # ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(6) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(5) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(0) & 
-- (((\Gen_floor_control:3:f_control|i_floor_call_array_up\(4))) # (\Gen_state_mach:3:state_mach|i_current_floor\(1)))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & (\Gen_state_mach:3:state_mach|i_current_floor\(1) & 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_up\(7)))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(6) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(5) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(0) & 
-- (!\Gen_state_mach:3:state_mach|i_current_floor\(1) & ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(4))))) # (\Gen_state_mach:3:state_mach|i_current_floor\(0) & (\Gen_state_mach:3:state_mach|i_current_floor\(1) & 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_up\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(7),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(4),
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(6),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(5),
	combout => \Gen_state_mach:3:state_mach|Mux1~1_combout\);

-- Location: MLABCELL_X72_Y4_N15
\Gen_state_mach:3:state_mach|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Mux1~4_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( \Gen_state_mach:3:state_mach|Mux1~1_combout\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3)) # (\Gen_state_mach:3:state_mach|Mux1~3_combout\) ) ) 
-- ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( \Gen_state_mach:3:state_mach|Mux1~1_combout\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & (\Gen_state_mach:3:state_mach|Mux1~0_combout\)) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(3) & ((\Gen_state_mach:3:state_mach|Mux1~2_combout\))) ) ) ) # ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:3:state_mach|Mux1~1_combout\ & ( 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(3) & \Gen_state_mach:3:state_mach|Mux1~3_combout\) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:3:state_mach|Mux1~1_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & (\Gen_state_mach:3:state_mach|Mux1~0_combout\)) # (\Gen_state_mach:3:state_mach|i_current_floor\(3) & ((\Gen_state_mach:3:state_mach|Mux1~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~0_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~2_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~3_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~1_combout\,
	combout => \Gen_state_mach:3:state_mach|Mux1~4_combout\);

-- Location: LABCELL_X73_Y5_N18
\Gen_floor_control:3:f_control|i_floor_call_array_up~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~28_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up\(14) & !\Gen_floor_control:3:f_control|Decoder0~13_combout\) ) 
-- ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(14),
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~13_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~28_combout\);

-- Location: LABCELL_X74_Y5_N51
\Gen_floor_control:3:f_control|i_floor_call_array_up~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~29_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~28_combout\ & ( ((!\rtl~0_combout\) # ((!\Gen_floor_control:3:f_control|Decoder1~13_combout\) # 
-- (!\Gen_state_mach:3:state_mach|Mux1~4_combout\))) # (\Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111101111111111111110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~13_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~28_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~29_combout\);

-- Location: FF_X74_Y5_N53
\Gen_floor_control:3:f_control|i_floor_call_array_up[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_up~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_up\(14));

-- Location: LABCELL_X75_Y4_N15
\Gen_floor_control:3:f_control|i_floor_call_array_down~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\ = ( \Gen_state_mach:3:state_mach|current_state.up~q\ & ( (!\Gen_state_mach:3:state_mach|current_state.down~q\ & (\Gen_state_mach:3:state_mach|current_state.idle~q\ & 
-- !\Gen_state_mach:3:state_mach|i_direction~q\)) ) ) # ( !\Gen_state_mach:3:state_mach|current_state.up~q\ & ( (\Gen_state_mach:3:state_mach|current_state.idle~q\ & !\Gen_state_mach:3:state_mach|i_direction~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_current_state.down~q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_current_state.idle~q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_current_state.up~q\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\);

-- Location: LABCELL_X77_Y4_N57
\Gen_floor_control:3:f_control|i_floor_call_array_down~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~30_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(13) & ( (!\Gen_floor_control:3:f_control|Decoder0~14_combout\) # 
-- (!\Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~14_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(13),
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~30_combout\);

-- Location: LABCELL_X77_Y4_N9
\Gen_floor_control:3:f_control|i_floor_call_array_down~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~31_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~30_combout\ & (((!\Gen_state_mach:3:state_mach|Mux2~4_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder1~14_combout\)) # (\Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~14_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~30_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~31_combout\);

-- Location: FF_X77_Y4_N11
\Gen_floor_control:3:f_control|i_floor_call_array_down[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_down~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_down\(13));

-- Location: LABCELL_X75_Y3_N12
\Gen_floor_control:3:f_control|i_floor_call_array_down~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~28_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(14) & ( (!\Gen_floor_control:3:f_control|Decoder0~13_combout\) # 
-- (!\Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~13_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(14),
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~28_combout\);

-- Location: LABCELL_X75_Y3_N24
\Gen_floor_control:3:f_control|i_floor_call_array_down~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~29_combout\ = ( \Gen_floor_control:3:f_control|Decoder1~13_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~28_combout\ & ((!\Gen_state_mach:3:state_mach|Mux2~4_combout\) # 
-- ((!\rtl~0_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\Gen_floor_control:3:f_control|Decoder1~13_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~28_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101000101010101010100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~28_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \ALT_INV_rtl~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~13_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~29_combout\);

-- Location: FF_X75_Y3_N26
\Gen_floor_control:3:f_control|i_floor_call_array_down[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_down~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_down\(14));

-- Location: LABCELL_X77_Y3_N6
\Gen_state_mach:3:state_mach|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Mux2~3_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(15) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (\Gen_floor_control:3:f_control|i_floor_call_array_down\(14)) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(15) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- \Gen_floor_control:3:f_control|i_floor_call_array_down\(14)) ) ) ) # ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(15) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(12)))) # (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:3:f_control|i_floor_call_array_down\(13))) ) ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_floor_call_array_down\(15) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(12)))) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:3:f_control|i_floor_call_array_down\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(13),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(12),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(14),
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(15),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:3:state_mach|Mux2~3_combout\);

-- Location: LABCELL_X77_Y3_N42
\Gen_floor_control:3:f_control|i_floor_call_array_down~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~16_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder0~7_combout\ & 
-- !\Gen_floor_control:3:f_control|i_floor_call_array_down\(5)) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~7_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(5),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~16_combout\);

-- Location: LABCELL_X77_Y4_N6
\Gen_floor_control:3:f_control|i_floor_call_array_down~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~17_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~16_combout\ & (((!\Gen_state_mach:3:state_mach|Mux2~4_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder1~7_combout\)) # (\Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~7_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~16_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~17_combout\);

-- Location: FF_X77_Y4_N8
\Gen_floor_control:3:f_control|i_floor_call_array_down[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_down~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_down\(5));

-- Location: LABCELL_X75_Y3_N30
\Gen_floor_control:3:f_control|i_floor_call_array_down~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~14_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(4) & ( (!\Gen_floor_control:3:f_control|Decoder0~6_combout\) # 
-- (!\Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~6_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(4),
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~14_combout\);

-- Location: LABCELL_X75_Y3_N15
\Gen_floor_control:3:f_control|i_floor_call_array_down~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~15_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~14_combout\ & ((!\Gen_floor_control:3:f_control|Decoder1~6_combout\) # 
-- ((!\Gen_state_mach:3:state_mach|Mux2~4_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001000110011001100100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~6_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~14_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~15_combout\);

-- Location: FF_X75_Y3_N17
\Gen_floor_control:3:f_control|i_floor_call_array_down[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_down~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_down\(4));

-- Location: LABCELL_X75_Y3_N0
\Gen_floor_control:3:f_control|i_floor_call_array_down~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~4_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(6) & ( (!\Gen_floor_control:3:f_control|Decoder0~1_combout\) # 
-- (!\Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(6),
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~4_combout\);

-- Location: LABCELL_X75_Y3_N33
\Gen_floor_control:3:f_control|i_floor_call_array_down~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~5_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~4_combout\ & ((!\Gen_state_mach:3:state_mach|Mux2~4_combout\) # 
-- ((!\Gen_floor_control:3:f_control|Decoder1~1_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101000101010101010100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~4_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~5_combout\);

-- Location: FF_X75_Y3_N35
\Gen_floor_control:3:f_control|i_floor_call_array_down[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_down~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_down\(6));

-- Location: LABCELL_X77_Y3_N51
\Gen_floor_control:3:f_control|i_floor_call_array_down~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~18_combout\ = (!\Gen_floor_control:3:f_control|i_floor_call_array_down\(7) & ((!\Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000011111010000000001111101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~8_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(7),
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~18_combout\);

-- Location: LABCELL_X77_Y4_N33
\Gen_floor_control:3:f_control|i_floor_call_array_down~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~19_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~18_combout\ & ((!\Gen_floor_control:3:f_control|Decoder1~8_combout\) # 
-- ((!\Gen_state_mach:3:state_mach|Mux2~4_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101000101010101010100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~18_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~8_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~19_combout\);

-- Location: FF_X77_Y4_N35
\Gen_floor_control:3:f_control|i_floor_call_array_down[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_down~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_down\(7));

-- Location: LABCELL_X77_Y3_N18
\Gen_state_mach:3:state_mach|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Mux2~1_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(7) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (\Gen_floor_control:3:f_control|i_floor_call_array_down\(6)) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(7) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- \Gen_floor_control:3:f_control|i_floor_call_array_down\(6)) ) ) ) # ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(7) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(4)))) # (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:3:f_control|i_floor_call_array_down\(5))) ) ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_floor_call_array_down\(7) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(4)))) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:3:f_control|i_floor_call_array_down\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(5),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(4),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(6),
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(7),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:3:state_mach|Mux2~1_combout\);

-- Location: MLABCELL_X72_Y4_N0
\Gen_floor_control:3:f_control|i_floor_call_array_down~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~20_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(8) & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder0~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~9_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(8),
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~20_combout\);

-- Location: MLABCELL_X72_Y4_N39
\Gen_floor_control:3:f_control|i_floor_call_array_down~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~21_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~20_combout\ & (((!\Gen_state_mach:3:state_mach|Mux2~4_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder1~9_combout\)) # (\Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~20_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~9_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~20_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~21_combout\);

-- Location: FF_X72_Y4_N41
\Gen_floor_control:3:f_control|i_floor_call_array_down[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_down~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_down\(8));

-- Location: MLABCELL_X72_Y4_N27
\Gen_floor_control:3:f_control|i_floor_call_array_down~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~22_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down\(9) & 
-- !\Gen_floor_control:3:f_control|Decoder0~10_combout\) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(9),
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~10_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~22_combout\);

-- Location: LABCELL_X73_Y4_N39
\Gen_floor_control:3:f_control|i_floor_call_array_down~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~23_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~22_combout\ & ((!\Gen_state_mach:3:state_mach|Mux2~4_combout\) # 
-- ((!\Gen_floor_control:3:f_control|Decoder1~10_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011101111000000001110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~10_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~22_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~23_combout\);

-- Location: FF_X73_Y4_N41
\Gen_floor_control:3:f_control|i_floor_call_array_down[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_down~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_down\(9));

-- Location: LABCELL_X77_Y3_N48
\Gen_floor_control:3:f_control|i_floor_call_array_down~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~24_combout\ = ( \Gen_floor_control:3:f_control|Decoder0~11_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\ & 
-- !\Gen_floor_control:3:f_control|i_floor_call_array_down\(10)) ) ) # ( !\Gen_floor_control:3:f_control|Decoder0~11_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(10),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~11_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~24_combout\);

-- Location: LABCELL_X73_Y4_N3
\Gen_floor_control:3:f_control|i_floor_call_array_down~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~25_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~24_combout\ & ((!\Gen_state_mach:3:state_mach|Mux2~4_combout\) # 
-- ((!\Gen_floor_control:3:f_control|Decoder1~11_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111011000000001111101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~11_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~24_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~25_combout\);

-- Location: FF_X73_Y4_N5
\Gen_floor_control:3:f_control|i_floor_call_array_down[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_down~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_down\(10));

-- Location: LABCELL_X77_Y3_N57
\Gen_floor_control:3:f_control|i_floor_call_array_down~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~26_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down\(11) & 
-- !\Gen_floor_control:3:f_control|Decoder0~12_combout\) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(11),
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~12_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~26_combout\);

-- Location: LABCELL_X73_Y4_N54
\Gen_floor_control:3:f_control|i_floor_call_array_down~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~27_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~26_combout\ & ((!\Gen_state_mach:3:state_mach|Mux2~4_combout\) # 
-- ((!\Gen_floor_control:3:f_control|Decoder1~12_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~26_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111011000000001111101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~12_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~26_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~27_combout\);

-- Location: FF_X73_Y4_N56
\Gen_floor_control:3:f_control|i_floor_call_array_down[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_down~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_down\(11));

-- Location: LABCELL_X77_Y3_N36
\Gen_state_mach:3:state_mach|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Mux2~2_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(10) & ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(11) & ( ((!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_down\(8))) # (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(9))))) # (\Gen_state_mach:3:state_mach|i_current_floor\(1)) ) ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_floor_call_array_down\(10) & ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(11) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:3:f_control|i_floor_call_array_down\(8) & 
-- (!\Gen_state_mach:3:state_mach|i_current_floor\(1)))) # (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (((\Gen_floor_control:3:f_control|i_floor_call_array_down\(9)) # (\Gen_state_mach:3:state_mach|i_current_floor\(1))))) ) ) ) # ( 
-- \Gen_floor_control:3:f_control|i_floor_call_array_down\(10) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(11) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (((\Gen_state_mach:3:state_mach|i_current_floor\(1))) # 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_down\(8)))) # (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (((!\Gen_state_mach:3:state_mach|i_current_floor\(1) & \Gen_floor_control:3:f_control|i_floor_call_array_down\(9))))) ) ) ) # 
-- ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(10) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(11) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(1) & ((!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_down\(8))) # (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(8),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(9),
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(10),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(11),
	combout => \Gen_state_mach:3:state_mach|Mux2~2_combout\);

-- Location: LABCELL_X71_Y4_N21
\Gen_floor_control:3:f_control|i_floor_call_array_down~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~6_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder0~2_combout\ & !\Gen_floor_control:3:f_control|i_floor_call_array_down\(2)) 
-- ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~2_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(2),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~6_combout\);

-- Location: MLABCELL_X72_Y4_N6
\Gen_floor_control:3:f_control|i_floor_call_array_down~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~7_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~6_combout\ & (((!\Gen_state_mach:3:state_mach|Mux2~4_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder1~2_combout\)) # (\Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~2_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~6_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~7_combout\);

-- Location: FF_X72_Y4_N8
\Gen_floor_control:3:f_control|i_floor_call_array_down[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_down~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_down\(2));

-- Location: MLABCELL_X72_Y4_N30
\Gen_floor_control:3:f_control|i_floor_call_array_down~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~8_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down\(1) & !\Gen_floor_control:3:f_control|Decoder0~3_combout\) 
-- ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(1),
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~3_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~8_combout\);

-- Location: LABCELL_X73_Y4_N27
\Gen_floor_control:3:f_control|i_floor_call_array_down~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~9_combout\ = ( \Gen_floor_control:3:f_control|Decoder1~3_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~8_combout\ & (((!\Gen_state_mach:3:state_mach|Mux2~4_combout\) # 
-- (!\rtl~0_combout\)) # (\Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\))) ) ) # ( !\Gen_floor_control:3:f_control|Decoder1~3_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101000101010101010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~8_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\,
	datad => \ALT_INV_rtl~0_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~3_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~9_combout\);

-- Location: FF_X73_Y4_N29
\Gen_floor_control:3:f_control|i_floor_call_array_down[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_down~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_down\(1));

-- Location: MLABCELL_X72_Y4_N45
\Gen_floor_control:3:f_control|i_floor_call_array_down~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~10_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down\(0) & 
-- !\Gen_floor_control:3:f_control|Decoder0~4_combout\) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(0),
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~4_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~10_combout\);

-- Location: MLABCELL_X72_Y4_N33
\Gen_floor_control:3:f_control|i_floor_call_array_down~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~11_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~10_combout\ & ((!\Gen_floor_control:3:f_control|Decoder1~4_combout\) # 
-- ((!\Gen_state_mach:3:state_mach|Mux2~4_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011101111000000001110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~4_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~10_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~11_combout\);

-- Location: FF_X72_Y4_N35
\Gen_floor_control:3:f_control|i_floor_call_array_down[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_down~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_down\(0));

-- Location: MLABCELL_X72_Y4_N9
\Gen_floor_control:3:f_control|i_floor_call_array_down~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~12_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder0~5_combout\ & 
-- !\Gen_floor_control:3:f_control|i_floor_call_array_down\(3)) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~5_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(3),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~12_combout\);

-- Location: LABCELL_X73_Y4_N57
\Gen_floor_control:3:f_control|i_floor_call_array_down~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~13_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~12_combout\ & ((!\Gen_state_mach:3:state_mach|Mux2~4_combout\) # 
-- ((!\Gen_floor_control:3:f_control|Decoder1~5_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000101100001111000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~12_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~5_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~13_combout\);

-- Location: FF_X73_Y4_N59
\Gen_floor_control:3:f_control|i_floor_call_array_down[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_down~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_down\(3));

-- Location: LABCELL_X77_Y3_N0
\Gen_state_mach:3:state_mach|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Mux2~0_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(3) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (\Gen_floor_control:3:f_control|i_floor_call_array_down\(2)) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(3) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- \Gen_floor_control:3:f_control|i_floor_call_array_down\(2)) ) ) ) # ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(3) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(0)))) # (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:3:f_control|i_floor_call_array_down\(1))) ) ) ) # ( 
-- !\Gen_floor_control:3:f_control|i_floor_call_array_down\(3) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(0)))) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:3:f_control|i_floor_call_array_down\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(2),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(1),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(0),
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:3:state_mach|Mux2~0_combout\);

-- Location: LABCELL_X77_Y3_N24
\Gen_state_mach:3:state_mach|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Mux2~4_combout\ = ( \Gen_state_mach:3:state_mach|Mux2~2_combout\ & ( \Gen_state_mach:3:state_mach|Mux2~0_combout\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(2)) # ((!\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- ((\Gen_state_mach:3:state_mach|Mux2~1_combout\))) # (\Gen_state_mach:3:state_mach|i_current_floor\(3) & (\Gen_state_mach:3:state_mach|Mux2~3_combout\))) ) ) ) # ( !\Gen_state_mach:3:state_mach|Mux2~2_combout\ & ( 
-- \Gen_state_mach:3:state_mach|Mux2~0_combout\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & (((!\Gen_state_mach:3:state_mach|i_current_floor\(2)) # (\Gen_state_mach:3:state_mach|Mux2~1_combout\)))) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(3) & (\Gen_state_mach:3:state_mach|Mux2~3_combout\ & ((\Gen_state_mach:3:state_mach|i_current_floor\(2))))) ) ) ) # ( \Gen_state_mach:3:state_mach|Mux2~2_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|Mux2~0_combout\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & (((\Gen_state_mach:3:state_mach|Mux2~1_combout\ & \Gen_state_mach:3:state_mach|i_current_floor\(2))))) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(3) & (((!\Gen_state_mach:3:state_mach|i_current_floor\(2))) # (\Gen_state_mach:3:state_mach|Mux2~3_combout\))) ) ) ) # ( !\Gen_state_mach:3:state_mach|Mux2~2_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|Mux2~0_combout\ & ( (\Gen_state_mach:3:state_mach|i_current_floor\(2) & ((!\Gen_state_mach:3:state_mach|i_current_floor\(3) & ((\Gen_state_mach:3:state_mach|Mux2~1_combout\))) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(3) & (\Gen_state_mach:3:state_mach|Mux2~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~3_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~1_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~2_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~0_combout\,
	combout => \Gen_state_mach:3:state_mach|Mux2~4_combout\);

-- Location: LABCELL_X77_Y4_N51
\Gen_floor_control:3:f_control|i_floor_call_array_down~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~32_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(15) & ( (!\Gen_floor_control:3:f_control|Decoder0~15_combout\) # 
-- (!\Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~15_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(15),
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~32_combout\);

-- Location: LABCELL_X77_Y4_N24
\Gen_floor_control:3:f_control|i_floor_call_array_down~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~33_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~32_combout\ & ((!\Gen_state_mach:3:state_mach|LessThan31~0_combout\) # 
-- ((!\Gen_state_mach:3:state_mach|Mux2~4_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011100000111100001110000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_LessThan31~0_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~32_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~33_combout\);

-- Location: FF_X77_Y4_N26
\Gen_floor_control:3:f_control|i_floor_call_array_down[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_down~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_down\(15));

-- Location: LABCELL_X77_Y4_N30
\Gen_state_mach:3:state_mach|check_destination_bits~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~13_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(13) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(13),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(13),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~13_combout\);

-- Location: LABCELL_X74_Y4_N21
\Gen_state_mach:3:state_mach|check_destination_bits~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~14_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~12_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~13_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~12_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~14_combout\);

-- Location: LABCELL_X75_Y4_N36
\Gen_state_mach:3:state_mach|check_destination_bits~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~20_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~14_combout\ & ( (((\Gen_floor_control:3:f_control|i_floor_call_array_down\(14)) # 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_up\(15))) # (\Gen_floor_control:3:f_control|i_floor_call_array_down\(15))) # (\Gen_floor_control:3:f_control|i_floor_call_array_up\(14)) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(14),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(15),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(15),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(14),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~14_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~20_combout\);

-- Location: FF_X75_Y4_N35
\Gen_state_mach:3:state_mach|floor_call\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \Gen_state_mach:3:state_mach|check_destination_bits~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:3:state_mach|floor_call~q\);

-- Location: LABCELL_X75_Y4_N51
\Gen_state_mach:3:state_mach|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Selector0~0_combout\ = ( \Gen_state_mach:3:state_mach|destination~q\ & ( (!\Gen_state_mach:3:state_mach|floor_stop~q\) # ((\Gen_state_mach:3:state_mach|current_state.idle~q\ & 
-- !\Gen_state_mach:3:state_mach|current_state.loading~q\)) ) ) # ( !\Gen_state_mach:3:state_mach|destination~q\ & ( (!\Gen_state_mach:3:state_mach|current_state.loading~q\ & ((\Gen_state_mach:3:state_mach|current_state.idle~q\) # 
-- (\Gen_state_mach:3:state_mach|floor_call~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100000000010111110000000011001111110011001100111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_floor_call~q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_floor_stop~q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_current_state.idle~q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_current_state.loading~q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_destination~q\,
	combout => \Gen_state_mach:3:state_mach|Selector0~0_combout\);

-- Location: FF_X75_Y4_N20
\Gen_state_mach:3:state_mach|current_state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \Gen_state_mach:3:state_mach|Selector0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:3:state_mach|current_state.idle~q\);

-- Location: LABCELL_X75_Y4_N54
\Gen_floor_control:3:f_control|i_floor_call_array_up~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\ = ( \Gen_state_mach:3:state_mach|current_state.up~q\ & ( (!\Gen_state_mach:3:state_mach|current_state.down~q\ & (\Gen_state_mach:3:state_mach|current_state.idle~q\ & 
-- \Gen_state_mach:3:state_mach|i_direction~q\)) ) ) # ( !\Gen_state_mach:3:state_mach|current_state.up~q\ & ( (\Gen_state_mach:3:state_mach|current_state.idle~q\ & \Gen_state_mach:3:state_mach|i_direction~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_current_state.down~q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_current_state.idle~q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_current_state.up~q\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\);

-- Location: LABCELL_X73_Y4_N12
\Gen_floor_control:3:f_control|i_floor_call_array_up~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_up~23_combout\ = ( \Gen_state_mach:3:state_mach|Mux1~4_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up~22_combout\ & (((!\rtl~0_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder1~10_combout\)) # (\Gen_floor_control:3:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\Gen_state_mach:3:state_mach|Mux1~4_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101000101010101010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~22_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datac => \ALT_INV_rtl~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~10_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_up~23_combout\);

-- Location: FF_X73_Y4_N14
\Gen_floor_control:3:f_control|i_floor_call_array_up[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_up~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_up\(9));

-- Location: LABCELL_X73_Y4_N30
\M_control|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux2~2_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(1) & ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(3) & ( (!\SW[3]~input_o\) # ((!\SW[1]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_up\(9))) 
-- # (\SW[1]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(11))))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(1) & ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(3) & ( (!\SW[3]~input_o\ & 
-- (((\SW[1]~input_o\)))) # (\SW[3]~input_o\ & ((!\SW[1]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_up\(9))) # (\SW[1]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(11)))))) ) ) ) # ( 
-- \Gen_floor_control:3:f_control|i_floor_call_array_up\(1) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(3) & ( (!\SW[3]~input_o\ & (((!\SW[1]~input_o\)))) # (\SW[3]~input_o\ & ((!\SW[1]~input_o\ & 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_up\(9))) # (\SW[1]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(11)))))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(1) & ( 
-- !\Gen_floor_control:3:f_control|i_floor_call_array_up\(3) & ( (\SW[3]~input_o\ & ((!\SW[1]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_up\(9))) # (\SW[1]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(11)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(9),
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(11),
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(1),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(3),
	combout => \M_control|Mux2~2_combout\);

-- Location: LABCELL_X74_Y5_N42
\M_control|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux2~1_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(4) & ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(12) & ( (!\SW[1]~input_o\) # ((!\SW[3]~input_o\ & 
-- ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(6)))) # (\SW[3]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_up\(14)))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(4) & ( 
-- \Gen_floor_control:3:f_control|i_floor_call_array_up\(12) & ( (!\SW[3]~input_o\ & (((\Gen_floor_control:3:f_control|i_floor_call_array_up\(6) & \SW[1]~input_o\)))) # (\SW[3]~input_o\ & (((!\SW[1]~input_o\)) # 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_up\(14)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(4) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(12) & ( (!\SW[3]~input_o\ & (((!\SW[1]~input_o\) # 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_up\(6))))) # (\SW[3]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_up\(14) & ((\SW[1]~input_o\)))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(4) & ( 
-- !\Gen_floor_control:3:f_control|i_floor_call_array_up\(12) & ( (\SW[1]~input_o\ & ((!\SW[3]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(6)))) # (\SW[3]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_up\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(14),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(6),
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(4),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(12),
	combout => \M_control|Mux2~1_combout\);

-- Location: LABCELL_X77_Y4_N21
\M_control|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux2~3_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(15) & ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(13) & ( ((!\SW[1]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_up\(5))) # (\SW[1]~input_o\ 
-- & ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(7))))) # (\SW[3]~input_o\) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(15) & ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(13) & ( (!\SW[1]~input_o\ & 
-- (((\SW[3]~input_o\)) # (\Gen_floor_control:3:f_control|i_floor_call_array_up\(5)))) # (\SW[1]~input_o\ & (((\Gen_floor_control:3:f_control|i_floor_call_array_up\(7) & !\SW[3]~input_o\)))) ) ) ) # ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(15) 
-- & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(13) & ( (!\SW[1]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_up\(5) & ((!\SW[3]~input_o\)))) # (\SW[1]~input_o\ & (((\SW[3]~input_o\) # 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_up\(7))))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(15) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(13) & ( (!\SW[3]~input_o\ & ((!\SW[1]~input_o\ & 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_up\(5))) # (\SW[1]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(7)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(5),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(7),
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(15),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(13),
	combout => \M_control|Mux2~3_combout\);

-- Location: LABCELL_X74_Y5_N30
\M_control|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux2~0_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(0) & ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(2) & ( (!\SW[3]~input_o\) # ((!\SW[1]~input_o\ & 
-- ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(8)))) # (\SW[1]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_up\(10)))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(0) & ( 
-- \Gen_floor_control:3:f_control|i_floor_call_array_up\(2) & ( (!\SW[3]~input_o\ & (((\SW[1]~input_o\)))) # (\SW[3]~input_o\ & ((!\SW[1]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(8)))) # (\SW[1]~input_o\ & 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_up\(10))))) ) ) ) # ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(0) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(2) & ( (!\SW[3]~input_o\ & (((!\SW[1]~input_o\)))) # 
-- (\SW[3]~input_o\ & ((!\SW[1]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(8)))) # (\SW[1]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_up\(10))))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(0) & 
-- ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(2) & ( (\SW[3]~input_o\ & ((!\SW[1]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_up\(8)))) # (\SW[1]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_up\(10))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(10),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(8),
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(0),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(2),
	combout => \M_control|Mux2~0_combout\);

-- Location: LABCELL_X74_Y5_N24
\M_control|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux2~4_combout\ = ( \M_control|Mux2~3_combout\ & ( \M_control|Mux2~0_combout\ & ( (!\SW[2]~input_o\ & (((!\SW[0]~input_o\)) # (\M_control|Mux2~2_combout\))) # (\SW[2]~input_o\ & (((\M_control|Mux2~1_combout\) # (\SW[0]~input_o\)))) ) ) ) # ( 
-- !\M_control|Mux2~3_combout\ & ( \M_control|Mux2~0_combout\ & ( (!\SW[2]~input_o\ & (((!\SW[0]~input_o\)) # (\M_control|Mux2~2_combout\))) # (\SW[2]~input_o\ & (((!\SW[0]~input_o\ & \M_control|Mux2~1_combout\)))) ) ) ) # ( \M_control|Mux2~3_combout\ & ( 
-- !\M_control|Mux2~0_combout\ & ( (!\SW[2]~input_o\ & (\M_control|Mux2~2_combout\ & (\SW[0]~input_o\))) # (\SW[2]~input_o\ & (((\M_control|Mux2~1_combout\) # (\SW[0]~input_o\)))) ) ) ) # ( !\M_control|Mux2~3_combout\ & ( !\M_control|Mux2~0_combout\ & ( 
-- (!\SW[2]~input_o\ & (\M_control|Mux2~2_combout\ & (\SW[0]~input_o\))) # (\SW[2]~input_o\ & (((!\SW[0]~input_o\ & \M_control|Mux2~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_control|ALT_INV_Mux2~2_combout\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \M_control|ALT_INV_Mux2~1_combout\,
	datae => \M_control|ALT_INV_Mux2~3_combout\,
	dataf => \M_control|ALT_INV_Mux2~0_combout\,
	combout => \M_control|Mux2~4_combout\);

-- Location: LABCELL_X73_Y9_N0
\Gen_state_mach:2:state_mach|LessThan31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|LessThan31~0_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- \Gen_state_mach:2:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	combout => \Gen_state_mach:2:state_mach|LessThan31~0_combout\);

-- Location: LABCELL_X77_Y9_N48
\Gen_floor_control:2:f_control|i_floor_call_array_up~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~32_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(15) & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\) # (!\Gen_floor_control:3:f_control|Decoder0~15_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~15_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(15),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~32_combout\);

-- Location: LABCELL_X77_Y9_N51
\Gen_floor_control:2:f_control|i_floor_call_array_up~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~33_combout\ = ( \Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~32_combout\ & (((!\Gen_state_mach:2:state_mach|LessThan31~0_combout\) # 
-- (!\rtl~0_combout\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_LessThan31~0_combout\,
	datac => \ALT_INV_rtl~0_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~32_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~33_combout\);

-- Location: FF_X77_Y9_N53
\Gen_floor_control:2:f_control|i_floor_call_array_up[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_up~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_up\(15));

-- Location: LABCELL_X75_Y8_N27
\Gen_floor_control:2:f_control|Decoder1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|Decoder1~11_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & 
-- \Gen_state_mach:2:state_mach|i_current_floor\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_floor_control:2:f_control|Decoder1~11_combout\);

-- Location: LABCELL_X77_Y9_N3
\Gen_floor_control:2:f_control|i_floor_call_array_up~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~24_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(10) & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\) # (!\Gen_floor_control:3:f_control|Decoder0~11_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~11_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(10),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~24_combout\);

-- Location: LABCELL_X77_Y9_N6
\Gen_floor_control:2:f_control|i_floor_call_array_up~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~25_combout\ = ( \Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~24_combout\ & (((!\rtl~0_combout\) # 
-- (!\Gen_floor_control:2:f_control|Decoder1~11_combout\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~11_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~24_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~25_combout\);

-- Location: FF_X77_Y9_N8
\Gen_floor_control:2:f_control|i_floor_call_array_up[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_up~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_up\(10));

-- Location: LABCELL_X74_Y6_N3
\Gen_floor_control:2:f_control|Decoder1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|Decoder1~12_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- \Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	combout => \Gen_floor_control:2:f_control|Decoder1~12_combout\);

-- Location: LABCELL_X79_Y9_N21
\Gen_floor_control:2:f_control|i_floor_call_array_up~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~26_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up\(11) & !\Gen_floor_control:3:f_control|Decoder0~12_combout\) ) 
-- ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(11),
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~12_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~26_combout\);

-- Location: LABCELL_X77_Y9_N57
\Gen_floor_control:2:f_control|i_floor_call_array_up~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~27_combout\ = ( \Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~26_combout\ & (((!\Gen_floor_control:2:f_control|Decoder1~12_combout\) # 
-- (!\rtl~0_combout\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~26_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~12_combout\,
	datac => \ALT_INV_rtl~0_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~26_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~27_combout\);

-- Location: FF_X77_Y9_N59
\Gen_floor_control:2:f_control|i_floor_call_array_up[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_up~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_up\(11));

-- Location: LABCELL_X77_Y9_N42
\M_control|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux1~3_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(11) & ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(14) & ( (!\SW[2]~input_o\ & (((\Gen_floor_control:2:f_control|i_floor_call_array_up\(10))) # 
-- (\SW[0]~input_o\))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\) # ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(15))))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(11) & ( 
-- \Gen_floor_control:2:f_control|i_floor_call_array_up\(14) & ( (!\SW[2]~input_o\ & (!\SW[0]~input_o\ & ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(10))))) # (\SW[2]~input_o\ & ((!\SW[0]~input_o\) # 
-- ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(15))))) ) ) ) # ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(11) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(14) & ( (!\SW[2]~input_o\ & 
-- (((\Gen_floor_control:2:f_control|i_floor_call_array_up\(10))) # (\SW[0]~input_o\))) # (\SW[2]~input_o\ & (\SW[0]~input_o\ & (\Gen_floor_control:2:f_control|i_floor_call_array_up\(15)))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(11) 
-- & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(14) & ( (!\SW[2]~input_o\ & (!\SW[0]~input_o\ & ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(10))))) # (\SW[2]~input_o\ & (\SW[0]~input_o\ & 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_up\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(15),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(10),
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(11),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(14),
	combout => \M_control|Mux1~3_combout\);

-- Location: LABCELL_X80_Y9_N9
\Gen_floor_control:2:f_control|i_floor_call_array_up~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~20_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(8) & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\) # (!\Gen_floor_control:3:f_control|Decoder0~9_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~9_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(8),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~20_combout\);

-- Location: LABCELL_X74_Y8_N36
\Gen_floor_control:2:f_control|Decoder1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|Decoder1~9_combout\ = ( !\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & (\Gen_state_mach:2:state_mach|i_current_floor\(3) & 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_floor_control:2:f_control|Decoder1~9_combout\);

-- Location: LABCELL_X80_Y9_N24
\Gen_floor_control:2:f_control|i_floor_call_array_up~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~21_combout\ = ( \rtl~0_combout\ & ( \Gen_floor_control:2:f_control|Decoder1~9_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~20_combout\ & 
-- ((!\Gen_state_mach:2:state_mach|Mux1~4_combout\) # (\Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\))) ) ) ) # ( !\rtl~0_combout\ & ( \Gen_floor_control:2:f_control|Decoder1~9_combout\ & ( 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_up~20_combout\ ) ) ) # ( \rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|Decoder1~9_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~20_combout\ ) ) ) # ( !\rtl~0_combout\ & ( 
-- !\Gen_floor_control:2:f_control|Decoder1~9_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~20_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001011101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~20_combout\,
	datae => \ALT_INV_rtl~0_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~9_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~21_combout\);

-- Location: FF_X80_Y9_N26
\Gen_floor_control:2:f_control|i_floor_call_array_up[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_up~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_up\(8));

-- Location: LABCELL_X80_Y9_N45
\Gen_floor_control:2:f_control|i_floor_call_array_up~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~22_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder0~10_combout\ & !\Gen_floor_control:2:f_control|i_floor_call_array_up\(9)) ) ) 
-- # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~10_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(9),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~22_combout\);

-- Location: LABCELL_X73_Y9_N39
\Gen_floor_control:2:f_control|Decoder1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|Decoder1~10_combout\ = ( !\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(3) & (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & 
-- \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_floor_control:2:f_control|Decoder1~10_combout\);

-- Location: LABCELL_X79_Y9_N24
\Gen_floor_control:2:f_control|i_floor_call_array_up~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~23_combout\ = ( \Gen_floor_control:2:f_control|Decoder1~10_combout\ & ( \rtl~0_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~22_combout\ & 
-- ((!\Gen_state_mach:2:state_mach|Mux1~4_combout\) # (\Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\))) ) ) ) # ( !\Gen_floor_control:2:f_control|Decoder1~10_combout\ & ( \rtl~0_combout\ & ( 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_up~22_combout\ ) ) ) # ( \Gen_floor_control:2:f_control|Decoder1~10_combout\ & ( !\rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~22_combout\ ) ) ) # ( 
-- !\Gen_floor_control:2:f_control|Decoder1~10_combout\ & ( !\rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~22_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~22_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~10_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~23_combout\);

-- Location: FF_X79_Y9_N26
\Gen_floor_control:2:f_control|i_floor_call_array_up[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_up~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_up\(9));

-- Location: LABCELL_X75_Y8_N57
\Gen_state_mach:2:state_mach|destination~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|destination~0_combout\ = ( !\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_state_mach:2:state_mach|i_current_floor\(3) & 
-- \Gen_state_mach:2:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_state_mach:2:state_mach|destination~0_combout\);

-- Location: LABCELL_X75_Y9_N57
\Gen_floor_control:2:f_control|i_floor_call_array_up~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~2_combout\ = ( !\Gen_floor_control:3:f_control|Decoder0~0_combout\ & ( \Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(12) ) ) 
-- ) # ( \Gen_floor_control:3:f_control|Decoder0~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(12) ) ) ) # ( !\Gen_floor_control:3:f_control|Decoder0~0_combout\ & ( 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(12),
	datae => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~0_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~2_combout\);

-- Location: LABCELL_X80_Y9_N54
\Gen_floor_control:2:f_control|i_floor_call_array_up~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~3_combout\ = ( \rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~2_combout\ & ( (!\Gen_state_mach:2:state_mach|Mux1~4_combout\) # 
-- ((!\Gen_state_mach:2:state_mach|destination~0_combout\) # (\Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\)) ) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110111111101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_destination~0_combout\,
	datae => \ALT_INV_rtl~0_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~2_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~3_combout\);

-- Location: FF_X80_Y9_N56
\Gen_floor_control:2:f_control|i_floor_call_array_up[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_up~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_up\(12));

-- Location: LABCELL_X80_Y8_N57
\Gen_floor_control:2:f_control|Decoder1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|Decoder1~14_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- \Gen_state_mach:2:state_mach|i_current_floor\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_floor_control:2:f_control|Decoder1~14_combout\);

-- Location: LABCELL_X80_Y9_N21
\Gen_floor_control:2:f_control|i_floor_call_array_up~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~30_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(13) & ( (!\Gen_floor_control:3:f_control|Decoder0~14_combout\) # (!\Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~14_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(13),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~30_combout\);

-- Location: LABCELL_X80_Y9_N18
\Gen_floor_control:2:f_control|i_floor_call_array_up~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~31_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~30_combout\ & ((!\Gen_floor_control:2:f_control|Decoder1~14_combout\) # 
-- ((!\Gen_state_mach:2:state_mach|Mux1~4_combout\) # (\Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111011000000001111101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~14_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~30_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~31_combout\);

-- Location: FF_X80_Y9_N20
\Gen_floor_control:2:f_control|i_floor_call_array_up[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_up~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_up\(13));

-- Location: LABCELL_X79_Y9_N45
\M_control|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux1~1_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(12) & ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(13) & ( ((!\SW[0]~input_o\ & (\Gen_floor_control:2:f_control|i_floor_call_array_up\(8))) # (\SW[0]~input_o\ 
-- & ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(9))))) # (\SW[2]~input_o\) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(12) & ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(13) & ( (!\SW[0]~input_o\ & 
-- (!\SW[2]~input_o\ & (\Gen_floor_control:2:f_control|i_floor_call_array_up\(8)))) # (\SW[0]~input_o\ & (((\Gen_floor_control:2:f_control|i_floor_call_array_up\(9))) # (\SW[2]~input_o\))) ) ) ) # ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(12) & 
-- ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(13) & ( (!\SW[0]~input_o\ & (((\Gen_floor_control:2:f_control|i_floor_call_array_up\(8))) # (\SW[2]~input_o\))) # (\SW[0]~input_o\ & (!\SW[2]~input_o\ & 
-- ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(9))))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(12) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(13) & ( (!\SW[2]~input_o\ & ((!\SW[0]~input_o\ & 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_up\(8))) # (\SW[0]~input_o\ & ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(8),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(9),
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(12),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(13),
	combout => \M_control|Mux1~1_combout\);

-- Location: LABCELL_X74_Y8_N30
\Gen_floor_control:2:f_control|Decoder1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|Decoder1~7_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(2) & (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & 
-- !\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_floor_control:2:f_control|Decoder1~7_combout\);

-- Location: MLABCELL_X78_Y8_N54
\Gen_floor_control:2:f_control|i_floor_call_array_up~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~16_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder0~7_combout\ & !\Gen_floor_control:2:f_control|i_floor_call_array_up\(5)) ) ) 
-- # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~7_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(5),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~16_combout\);

-- Location: MLABCELL_X78_Y9_N42
\Gen_floor_control:2:f_control|i_floor_call_array_up~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~17_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~16_combout\ & (((!\Gen_state_mach:2:state_mach|Mux1~4_combout\) # 
-- (!\Gen_floor_control:2:f_control|Decoder1~7_combout\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~7_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~16_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~17_combout\);

-- Location: FF_X78_Y9_N44
\Gen_floor_control:2:f_control|i_floor_call_array_up[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_up~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_up\(5));

-- Location: LABCELL_X75_Y8_N54
\Gen_floor_control:2:f_control|Decoder1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|Decoder1~4_combout\ = ( !\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_floor_control:2:f_control|Decoder1~4_combout\);

-- Location: LABCELL_X75_Y9_N45
\Gen_floor_control:2:f_control|i_floor_call_array_up~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~10_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up\(0) & !\Gen_floor_control:3:f_control|Decoder0~4_combout\) ) ) 
-- # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(0),
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~4_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~10_combout\);

-- Location: MLABCELL_X78_Y9_N36
\Gen_floor_control:2:f_control|i_floor_call_array_up~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~11_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~10_combout\ & ((!\Gen_state_mach:2:state_mach|Mux1~4_combout\) # 
-- ((!\Gen_floor_control:2:f_control|Decoder1~4_combout\) # (\Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011101111000000001110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~4_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~10_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~11_combout\);

-- Location: FF_X78_Y9_N38
\Gen_floor_control:2:f_control|i_floor_call_array_up[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_up~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_up\(0));

-- Location: LABCELL_X75_Y8_N24
\Gen_floor_control:2:f_control|Decoder1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|Decoder1~6_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(0) & (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_floor_control:2:f_control|Decoder1~6_combout\);

-- Location: MLABCELL_X78_Y8_N48
\Gen_floor_control:2:f_control|i_floor_call_array_up~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~14_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(4) & ( \Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:3:f_control|Decoder0~6_combout\ ) ) 
-- ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(4) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~6_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(4),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~14_combout\);

-- Location: MLABCELL_X78_Y9_N12
\Gen_floor_control:2:f_control|i_floor_call_array_up~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~15_combout\ = ( \Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~14_combout\ & ((!\rtl~0_combout\) # 
-- ((!\Gen_floor_control:2:f_control|Decoder1~6_combout\) # (\Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\)))) ) ) # ( !\Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~14_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011101111000000001110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~6_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~14_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~15_combout\);

-- Location: FF_X78_Y9_N14
\Gen_floor_control:2:f_control|i_floor_call_array_up[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_up~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_up\(4));

-- Location: LABCELL_X81_Y9_N39
\Gen_floor_control:2:f_control|i_floor_call_array_up~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~8_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(1) & ( !\Gen_floor_control:3:f_control|Decoder0~3_combout\ ) ) ) 
-- # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~3_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(1),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~8_combout\);

-- Location: LABCELL_X75_Y9_N9
\Gen_floor_control:2:f_control|Decoder1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|Decoder1~3_combout\ = ( !\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_floor_control:2:f_control|Decoder1~3_combout\);

-- Location: LABCELL_X77_Y9_N0
\Gen_floor_control:2:f_control|i_floor_call_array_up~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~9_combout\ = ( \Gen_floor_control:2:f_control|Decoder1~3_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~8_combout\ & ((!\Gen_state_mach:2:state_mach|Mux1~4_combout\) # 
-- ((!\rtl~0_combout\) # (\Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\)))) ) ) # ( !\Gen_floor_control:2:f_control|Decoder1~3_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011101111000000001110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~8_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~3_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~9_combout\);

-- Location: FF_X77_Y9_N2
\Gen_floor_control:2:f_control|i_floor_call_array_up[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_up~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_up\(1));

-- Location: MLABCELL_X78_Y9_N0
\M_control|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux1~0_combout\ = ( \SW[2]~input_o\ & ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(1) & ( (!\SW[0]~input_o\ & ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(4)))) # (\SW[0]~input_o\ & 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_up\(5))) ) ) ) # ( !\SW[2]~input_o\ & ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(1) & ( (\Gen_floor_control:2:f_control|i_floor_call_array_up\(0)) # (\SW[0]~input_o\) ) ) ) # ( 
-- \SW[2]~input_o\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(1) & ( (!\SW[0]~input_o\ & ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(4)))) # (\SW[0]~input_o\ & (\Gen_floor_control:2:f_control|i_floor_call_array_up\(5))) ) ) ) # ( 
-- !\SW[2]~input_o\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(1) & ( (!\SW[0]~input_o\ & \Gen_floor_control:2:f_control|i_floor_call_array_up\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000100011011101101011111010111110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(5),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(0),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(4),
	datae => \ALT_INV_SW[2]~input_o\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(1),
	combout => \M_control|Mux1~0_combout\);

-- Location: LABCELL_X80_Y9_N6
\Gen_floor_control:2:f_control|i_floor_call_array_up~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~12_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder0~5_combout\ & !\Gen_floor_control:2:f_control|i_floor_call_array_up\(3)) ) ) 
-- # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~5_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(3),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~12_combout\);

-- Location: MLABCELL_X78_Y7_N6
\Gen_floor_control:2:f_control|Decoder1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|Decoder1~5_combout\ = ( !\Gen_state_mach:2:state_mach|i_current_floor\(2) & ( \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_floor_control:2:f_control|Decoder1~5_combout\);

-- Location: MLABCELL_X78_Y9_N45
\Gen_floor_control:2:f_control|i_floor_call_array_up~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~13_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~12_combout\ & (((!\Gen_state_mach:2:state_mach|Mux1~4_combout\) # 
-- (!\Gen_floor_control:2:f_control|Decoder1~5_combout\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000110100001111000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~12_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~5_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~13_combout\);

-- Location: FF_X78_Y9_N47
\Gen_floor_control:2:f_control|i_floor_call_array_up[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_up~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_up\(3));

-- Location: LABCELL_X77_Y8_N54
\Gen_floor_control:2:f_control|i_floor_call_array_up~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~4_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(6) & ( (!\Gen_floor_control:3:f_control|Decoder0~1_combout\) # (!\Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~1_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(6),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~4_combout\);

-- Location: LABCELL_X77_Y8_N15
\Gen_floor_control:2:f_control|i_floor_call_array_up~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~5_combout\ = ( \Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~4_combout\ & (((!\rtl~0_combout\) # 
-- (!\Gen_floor_control:2:f_control|Decoder1~1_combout\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~1_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~4_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~5_combout\);

-- Location: FF_X77_Y8_N17
\Gen_floor_control:2:f_control|i_floor_call_array_up[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_up~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_up\(6));

-- Location: LABCELL_X74_Y8_N39
\Gen_floor_control:2:f_control|Decoder1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|Decoder1~8_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & (\Gen_state_mach:2:state_mach|i_current_floor\(2) & 
-- \Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_floor_control:2:f_control|Decoder1~8_combout\);

-- Location: MLABCELL_X78_Y8_N6
\Gen_floor_control:2:f_control|i_floor_call_array_up~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~18_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(7) & ( (!\Gen_floor_control:3:f_control|Decoder0~8_combout\) # (!\Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~8_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(7),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~18_combout\);

-- Location: MLABCELL_X78_Y8_N24
\Gen_floor_control:2:f_control|i_floor_call_array_up~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~19_combout\ = ( \Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~18_combout\ & ((!\Gen_floor_control:2:f_control|Decoder1~8_combout\) # 
-- ((!\rtl~0_combout\) # (\Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\)))) ) ) # ( !\Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100100011001100110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~8_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~18_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datad => \ALT_INV_rtl~0_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~19_combout\);

-- Location: FF_X78_Y8_N26
\Gen_floor_control:2:f_control|i_floor_call_array_up[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_up~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_up\(7));

-- Location: MLABCELL_X78_Y9_N30
\M_control|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux1~2_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(6) & ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(7) & ( ((!\SW[0]~input_o\ & (\Gen_floor_control:2:f_control|i_floor_call_array_up\(2))) # (\SW[0]~input_o\ & 
-- ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(3))))) # (\SW[2]~input_o\) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(6) & ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(7) & ( (!\SW[0]~input_o\ & (!\SW[2]~input_o\ & 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_up\(2)))) # (\SW[0]~input_o\ & (((\Gen_floor_control:2:f_control|i_floor_call_array_up\(3))) # (\SW[2]~input_o\))) ) ) ) # ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(6) & ( 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_up\(7) & ( (!\SW[0]~input_o\ & (((\Gen_floor_control:2:f_control|i_floor_call_array_up\(2))) # (\SW[2]~input_o\))) # (\SW[0]~input_o\ & (!\SW[2]~input_o\ & 
-- ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(3))))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(6) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(7) & ( (!\SW[2]~input_o\ & ((!\SW[0]~input_o\ & 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_up\(2))) # (\SW[0]~input_o\ & ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(2),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(3),
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(6),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(7),
	combout => \M_control|Mux1~2_combout\);

-- Location: MLABCELL_X78_Y9_N48
\M_control|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux1~4_combout\ = ( \M_control|Mux1~0_combout\ & ( \M_control|Mux1~2_combout\ & ( (!\SW[3]~input_o\) # ((!\SW[1]~input_o\ & ((\M_control|Mux1~1_combout\))) # (\SW[1]~input_o\ & (\M_control|Mux1~3_combout\))) ) ) ) # ( 
-- !\M_control|Mux1~0_combout\ & ( \M_control|Mux1~2_combout\ & ( (!\SW[1]~input_o\ & (((\M_control|Mux1~1_combout\ & \SW[3]~input_o\)))) # (\SW[1]~input_o\ & (((!\SW[3]~input_o\)) # (\M_control|Mux1~3_combout\))) ) ) ) # ( \M_control|Mux1~0_combout\ & ( 
-- !\M_control|Mux1~2_combout\ & ( (!\SW[1]~input_o\ & (((!\SW[3]~input_o\) # (\M_control|Mux1~1_combout\)))) # (\SW[1]~input_o\ & (\M_control|Mux1~3_combout\ & ((\SW[3]~input_o\)))) ) ) ) # ( !\M_control|Mux1~0_combout\ & ( !\M_control|Mux1~2_combout\ & ( 
-- (\SW[3]~input_o\ & ((!\SW[1]~input_o\ & ((\M_control|Mux1~1_combout\))) # (\SW[1]~input_o\ & (\M_control|Mux1~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \M_control|ALT_INV_Mux1~3_combout\,
	datac => \M_control|ALT_INV_Mux1~1_combout\,
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \M_control|ALT_INV_Mux1~0_combout\,
	dataf => \M_control|ALT_INV_Mux1~2_combout\,
	combout => \M_control|Mux1~4_combout\);

-- Location: MLABCELL_X78_Y5_N45
\M_control|check2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|check2~0_combout\ = ( !\M_control|Mux1~4_combout\ & ( (\SW[4]~input_o\ & (!\M_control|Mux0~4_combout\ & !\M_control|Mux2~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[4]~input_o\,
	datac => \M_control|ALT_INV_Mux0~4_combout\,
	datad => \M_control|ALT_INV_Mux2~4_combout\,
	dataf => \M_control|ALT_INV_Mux1~4_combout\,
	combout => \M_control|check2~0_combout\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: LABCELL_X75_Y5_N30
\M_control|input~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|input~1_combout\ = (!\SW[1]~input_o\ & (\SW[0]~input_o\ & (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & !\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\))) # (\SW[1]~input_o\ & 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor\(1)) # ((\SW[0]~input_o\ & !\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100110000011100010011000001110001001100000111000100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \M_control|input~1_combout\);

-- Location: LABCELL_X75_Y5_N24
\M_control|input~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|input~2_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( \Gen_state_mach:2:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:2:state_mach|i_direction~q\ & ((!\M_control|input~1_combout\) # ((!\SW[3]~input_o\) # 
-- (!\SW[2]~input_o\)))) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(3) & ( \Gen_state_mach:2:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:2:state_mach|i_direction~q\ & (!\SW[3]~input_o\ & ((!\M_control|input~1_combout\) # 
-- (!\SW[2]~input_o\)))) ) ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:2:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:2:state_mach|i_direction~q\ & ((!\SW[3]~input_o\) # ((!\M_control|input~1_combout\ & 
-- !\SW[2]~input_o\)))) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:2:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:2:state_mach|i_direction~q\ & (!\M_control|input~1_combout\ & (!\SW[3]~input_o\ & 
-- !\SW[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010101000101000001010000010000000101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\,
	datab => \M_control|ALT_INV_input~1_combout\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	combout => \M_control|input~2_combout\);

-- Location: LABCELL_X75_Y5_N54
\M_control|input~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|input~5_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(2) & \SW[2]~input_o\) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(2) & ((\SW[2]~input_o\) # (\SW[1]~input_o\))) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor\(2) & (\SW[1]~input_o\ & \SW[2]~input_o\)) ) ) ) # ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( 
-- (!\Gen_state_mach:1:state_mach|i_current_floor\(2) & (((\SW[1]~input_o\ & \SW[0]~input_o\)) # (\SW[2]~input_o\))) # (\Gen_state_mach:1:state_mach|i_current_floor\(2) & (\SW[1]~input_o\ & (\SW[0]~input_o\ & \SW[2]~input_o\))) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(2) & (((\SW[2]~input_o\) # (\SW[0]~input_o\)) # (\SW[1]~input_o\))) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor\(2) & (\SW[2]~input_o\ & ((\SW[0]~input_o\) # (\SW[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010111111000000101010101100100010101110110000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \M_control|input~5_combout\);

-- Location: LABCELL_X75_Y5_N18
\M_control|i_enable_floor_control~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~0_combout\ = ( \Gen_state_mach:1:state_mach|i_direction~q\ & ( (!\SW[4]~input_o\ & ((!\SW[3]~input_o\ & (\M_control|input~5_combout\ & !\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\)) # (\SW[3]~input_o\ & 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\) # (\M_control|input~5_combout\))))) ) ) # ( !\Gen_state_mach:1:state_mach|i_direction~q\ & ( !\SW[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110001001100000001000100110000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \ALT_INV_SW[4]~input_o\,
	datac => \M_control|ALT_INV_input~5_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\,
	combout => \M_control|i_enable_floor_control~0_combout\);

-- Location: LABCELL_X79_Y5_N6
\M_control|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|LessThan2~0_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\SW[1]~input_o\) # ((!\SW[0]~input_o\ & \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( 
-- (!\SW[0]~input_o\ & (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & !\SW[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000011111111000010101111111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \ALT_INV_SW[1]~input_o\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	combout => \M_control|LessThan2~0_combout\);

-- Location: LABCELL_X79_Y5_N42
\M_control|input~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|input~0_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( (\SW[2]~input_o\ & (!\M_control|LessThan2~0_combout\ & (!\Gen_state_mach:3:state_mach|i_direction~q\ & 
-- \SW[3]~input_o\))) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( (!\Gen_state_mach:3:state_mach|i_direction~q\ & (\SW[3]~input_o\ & ((!\M_control|LessThan2~0_combout\) # 
-- (\SW[2]~input_o\)))) ) ) ) # ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) & ( (!\Gen_state_mach:3:state_mach|i_direction~q\ & (((\SW[2]~input_o\ & !\M_control|LessThan2~0_combout\)) # 
-- (\SW[3]~input_o\))) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) & ( (!\Gen_state_mach:3:state_mach|i_direction~q\ & (((!\M_control|LessThan2~0_combout\) # (\SW[3]~input_o\)) # 
-- (\SW[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011110000010000001111000000000000110100000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \M_control|ALT_INV_LessThan2~0_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~q\,
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	combout => \M_control|input~0_combout\);

-- Location: LABCELL_X80_Y5_N6
\M_control|i_enable_floor_control~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~18_combout\ = ( \Gen_state_mach:2:state_mach|i_direction~q\ & ( \M_control|LessThan1~0_combout\ & ( ((\Gen_state_mach:1:state_mach|i_current_floor\(3) & !\SW[3]~input_o\)) # (\Gen_state_mach:1:state_mach|i_direction~q\) ) 
-- ) ) # ( !\Gen_state_mach:2:state_mach|i_direction~q\ & ( \M_control|LessThan1~0_combout\ & ( (!\Gen_state_mach:1:state_mach|i_direction~q\ & (\Gen_state_mach:1:state_mach|i_current_floor\(3) & ((!\SW[3]~input_o\)))) # 
-- (\Gen_state_mach:1:state_mach|i_direction~q\ & (((!\SW[3]~input_o\) # (\Gen_state_mach:2:state_mach|i_current_floor\(3))))) ) ) ) # ( \Gen_state_mach:2:state_mach|i_direction~q\ & ( !\M_control|LessThan1~0_combout\ & ( 
-- ((\Gen_state_mach:1:state_mach|i_current_floor\(3) & !\SW[3]~input_o\)) # (\Gen_state_mach:1:state_mach|i_direction~q\) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_direction~q\ & ( !\M_control|LessThan1~0_combout\ & ( 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(3) & (!\SW[3]~input_o\ & ((\Gen_state_mach:1:state_mach|i_direction~q\) # (\Gen_state_mach:1:state_mach|i_current_floor\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000000010111110000111101011111000000110101111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\,
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\,
	dataf => \M_control|ALT_INV_LessThan1~0_combout\,
	combout => \M_control|i_enable_floor_control~18_combout\);

-- Location: LABCELL_X79_Y5_N36
\M_control|i_enable_floor_control~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~19_combout\ = ( \SW[3]~input_o\ & ( \M_control|LessThan1~0_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & ((!\Gen_state_mach:2:state_mach|i_direction~q\) # 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor\(3) & !\Gen_state_mach:1:state_mach|i_direction~q\)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(3) & (!\Gen_state_mach:1:state_mach|i_current_floor\(3) & 
-- (!\Gen_state_mach:1:state_mach|i_direction~q\))) ) ) ) # ( \SW[3]~input_o\ & ( !\M_control|LessThan1~0_combout\ & ( (!\Gen_state_mach:2:state_mach|i_direction~q\) # ((!\Gen_state_mach:1:state_mach|i_current_floor\(3) & 
-- !\Gen_state_mach:1:state_mach|i_direction~q\)) ) ) ) # ( !\SW[3]~input_o\ & ( !\M_control|LessThan1~0_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & !\Gen_state_mach:2:state_mach|i_direction~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000111111111100000000000000000000001110101011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\,
	datae => \ALT_INV_SW[3]~input_o\,
	dataf => \M_control|ALT_INV_LessThan1~0_combout\,
	combout => \M_control|i_enable_floor_control~19_combout\);

-- Location: LABCELL_X79_Y5_N27
\M_control|i_enable_floor_control~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~20_combout\ = ( \M_control|i_enable_floor_control~19_combout\ & ( (!\M_control|LessThan0~0_combout\ & \M_control|i_enable_floor_control~18_combout\) ) ) # ( !\M_control|i_enable_floor_control~19_combout\ & ( 
-- (\M_control|i_enable_floor_control~18_combout\) # (\M_control|LessThan0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_control|ALT_INV_LessThan0~0_combout\,
	datad => \M_control|ALT_INV_i_enable_floor_control~18_combout\,
	dataf => \M_control|ALT_INV_i_enable_floor_control~19_combout\,
	combout => \M_control|i_enable_floor_control~20_combout\);

-- Location: LABCELL_X75_Y4_N57
\M_control|input~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|input~3_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (\SW[1]~input_o\ & !\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( 
-- (!\SW[0]~input_o\ & (\SW[1]~input_o\ & !\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\)) # (\SW[0]~input_o\ & ((!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\) # (\SW[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100000101010111110000010100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \M_control|input~3_combout\);

-- Location: LABCELL_X75_Y4_N24
\M_control|input~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|input~4_combout\ = ( \SW[2]~input_o\ & ( \Gen_state_mach:3:state_mach|i_direction~q\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & (\Gen_state_mach:3:state_mach|i_current_floor\(2) & (!\M_control|input~3_combout\ & 
-- !\SW[3]~input_o\))) # (\Gen_state_mach:3:state_mach|i_current_floor\(3) & ((!\SW[3]~input_o\) # ((\Gen_state_mach:3:state_mach|i_current_floor\(2) & !\M_control|input~3_combout\)))) ) ) ) # ( !\SW[2]~input_o\ & ( 
-- \Gen_state_mach:3:state_mach|i_direction~q\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & (!\SW[3]~input_o\ & ((!\M_control|input~3_combout\) # (\Gen_state_mach:3:state_mach|i_current_floor\(2))))) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(3) & (((!\M_control|input~3_combout\) # (!\SW[3]~input_o\)) # (\Gen_state_mach:3:state_mach|i_current_floor\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011011111000011010100111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datab => \M_control|ALT_INV_input~3_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \ALT_INV_SW[3]~input_o\,
	datae => \ALT_INV_SW[2]~input_o\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~q\,
	combout => \M_control|input~4_combout\);

-- Location: LABCELL_X79_Y5_N12
\M_control|i_enable_floor_control~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~6_combout\ = ( \M_control|i_enable_floor_control~20_combout\ & ( \M_control|input~4_combout\ & ( (!\SW[4]~input_o\ & (!\M_control|input~2_combout\ & (\M_control|i_enable_floor_control~0_combout\))) # (\SW[4]~input_o\ & 
-- (((!\M_control|input~2_combout\ & \M_control|i_enable_floor_control~0_combout\)) # (\M_control|input~0_combout\))) ) ) ) # ( !\M_control|i_enable_floor_control~20_combout\ & ( \M_control|input~4_combout\ & ( (!\M_control|input~2_combout\ & 
-- \M_control|i_enable_floor_control~0_combout\) ) ) ) # ( \M_control|i_enable_floor_control~20_combout\ & ( !\M_control|input~4_combout\ & ( (\SW[4]~input_o\ & \M_control|input~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100001100000011000000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[4]~input_o\,
	datab => \M_control|ALT_INV_input~2_combout\,
	datac => \M_control|ALT_INV_i_enable_floor_control~0_combout\,
	datad => \M_control|ALT_INV_input~0_combout\,
	datae => \M_control|ALT_INV_i_enable_floor_control~20_combout\,
	dataf => \M_control|ALT_INV_input~4_combout\,
	combout => \M_control|i_enable_floor_control~6_combout\);

-- Location: LABCELL_X79_Y5_N9
\M_control|i_enable_floor_control~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~16_combout\ = ( \M_control|i_enable_floor_control~6_combout\ & ( (\Gen_seven_seg:1:hexF|Equal1~0_combout\ & \Gen_seven_seg:2:hexF|Equal1~0_combout\) ) ) # ( !\M_control|i_enable_floor_control~6_combout\ & ( 
-- (!\Gen_seven_seg:3:hexF|Equal1~0_combout\ & (\Gen_seven_seg:1:hexF|Equal1~0_combout\ & \Gen_seven_seg:2:hexF|Equal1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_seven_seg:3:hexF|ALT_INV_Equal1~0_combout\,
	datac => \Gen_seven_seg:1:hexF|ALT_INV_Equal1~0_combout\,
	datad => \Gen_seven_seg:2:hexF|ALT_INV_Equal1~0_combout\,
	dataf => \M_control|ALT_INV_i_enable_floor_control~6_combout\,
	combout => \M_control|i_enable_floor_control~16_combout\);

-- Location: LABCELL_X79_Y5_N24
\M_control|i_enable_floor_control~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~17_combout\ = ( \M_control|i_enable_floor_control~16_combout\ & ( (!\SW[5]~input_o\) # ((\SW[7]~input_o\ & !\SW[6]~input_o\)) ) ) # ( !\M_control|i_enable_floor_control~16_combout\ & ( (\SW[7]~input_o\ & (\SW[5]~input_o\ 
-- & !\SW[6]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011110011111100001111001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \ALT_INV_SW[5]~input_o\,
	datad => \ALT_INV_SW[6]~input_o\,
	dataf => \M_control|ALT_INV_i_enable_floor_control~16_combout\,
	combout => \M_control|i_enable_floor_control~17_combout\);

-- Location: LABCELL_X79_Y5_N0
\M_control|i_enable_floor_control~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~7_combout\ = ( \M_control|i_enable_floor_control\(2) & ( \M_control|i_enable_floor_control~17_combout\ & ( !\KEY~input_o\ ) ) ) # ( !\M_control|i_enable_floor_control\(2) & ( \M_control|i_enable_floor_control~17_combout\ 
-- & ( (!\KEY~input_o\ & (((\SW[5]~input_o\) # (\M_control|check2~0_combout\)) # (\M_control|check2~1_combout\))) ) ) ) # ( \M_control|i_enable_floor_control\(2) & ( !\M_control|i_enable_floor_control~17_combout\ & ( !\KEY~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000001111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_control|ALT_INV_check2~1_combout\,
	datab => \M_control|ALT_INV_check2~0_combout\,
	datac => \ALT_INV_SW[5]~input_o\,
	datad => \ALT_INV_KEY~input_o\,
	datae => \M_control|ALT_INV_i_enable_floor_control\(2),
	dataf => \M_control|ALT_INV_i_enable_floor_control~17_combout\,
	combout => \M_control|i_enable_floor_control~7_combout\);

-- Location: FF_X79_Y5_N2
\M_control|i_enable_floor_control[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \M_control|i_enable_floor_control~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M_control|i_enable_floor_control\(2));

-- Location: LABCELL_X77_Y3_N33
\Gen_floor_control:3:f_control|i_floor_call_array_down~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\ = ( \M_control|i_enable_floor_control\(2) & ( (!\SW[5]~input_o\ & !\SW[4]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[5]~input_o\,
	datad => \ALT_INV_SW[4]~input_o\,
	dataf => \M_control|ALT_INV_i_enable_floor_control\(2),
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\);

-- Location: LABCELL_X75_Y3_N27
\Gen_floor_control:3:f_control|i_floor_call_array_down~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~2_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(12) & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~1_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~0_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(12),
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~2_combout\);

-- Location: LABCELL_X75_Y3_N51
\Gen_floor_control:3:f_control|i_floor_call_array_down~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|i_floor_call_array_down~3_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down~2_combout\ & ((!\Gen_state_mach:3:state_mach|Mux2~4_combout\) # 
-- ((!\Gen_state_mach:3:state_mach|destination~0_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101000101010101010100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~2_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_destination~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:3:f_control|i_floor_call_array_down~3_combout\);

-- Location: FF_X75_Y3_N53
\Gen_floor_control:3:f_control|i_floor_call_array_down[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:3:f_control|i_floor_call_array_down~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:3:f_control|i_floor_call_array_down\(12));

-- Location: MLABCELL_X72_Y4_N3
\Gen_state_mach:3:state_mach|check_destination_bits~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~6_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(7) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(7),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(7),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~6_combout\);

-- Location: LABCELL_X73_Y4_N0
\Gen_state_mach:3:state_mach|check_destination_bits~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~9_combout\ = (!\Gen_floor_control:3:f_control|i_floor_call_array_down\(10) & !\Gen_floor_control:3:f_control|i_floor_call_array_up\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(10),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(10),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~9_combout\);

-- Location: MLABCELL_X72_Y4_N24
\Gen_state_mach:3:state_mach|check_destination_bits~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~7_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(8) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(8),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(8),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~7_combout\);

-- Location: LABCELL_X73_Y4_N21
\Gen_state_mach:3:state_mach|check_destination_bits~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~10_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(11) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(11),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(11),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~10_combout\);

-- Location: LABCELL_X73_Y2_N57
\Gen_state_mach:3:state_mach|check_destination_bits~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~8_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(9) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(9),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(9),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~8_combout\);

-- Location: LABCELL_X73_Y4_N24
\Gen_state_mach:3:state_mach|check_destination_bits~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~2_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(3) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(3),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(3),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~2_combout\);

-- Location: LABCELL_X75_Y3_N57
\Gen_state_mach:3:state_mach|check_destination_bits~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~3_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(4) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(4),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(4),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~3_combout\);

-- Location: LABCELL_X77_Y4_N27
\Gen_state_mach:3:state_mach|check_destination_bits~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~4_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_up\(5) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(5) & ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(5),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(5),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~4_combout\);

-- Location: LABCELL_X74_Y4_N57
\Gen_state_mach:3:state_mach|check_destination_bits~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~0_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(0) & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up\(0) & (!\Gen_floor_control:3:f_control|i_floor_call_array_down\(1) & 
-- !\Gen_floor_control:3:f_control|i_floor_call_array_up\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(0),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(1),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(1),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(0),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~0_combout\);

-- Location: LABCELL_X74_Y4_N15
\Gen_state_mach:3:state_mach|check_destination_bits~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up\(2) & !\Gen_floor_control:3:f_control|i_floor_call_array_down\(2)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(2),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(2),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~0_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~1_combout\);

-- Location: LABCELL_X74_Y4_N6
\Gen_state_mach:3:state_mach|check_destination_bits~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~5_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~4_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ ) ) # ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~4_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ & ( ((!\Gen_state_mach:3:state_mach|check_destination_bits~2_combout\) # 
-- ((!\Gen_state_mach:3:state_mach|check_destination_bits~3_combout\) # (\Gen_floor_control:3:f_control|i_floor_call_array_up\(6)))) # (\Gen_floor_control:3:f_control|i_floor_call_array_down\(6)) ) ) ) # ( 
-- \Gen_state_mach:3:state_mach|check_destination_bits~4_combout\ & ( !\Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~4_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111110111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(6),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~2_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(6),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~3_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~4_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~1_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~5_combout\);

-- Location: LABCELL_X74_Y4_N42
\Gen_state_mach:3:state_mach|check_destination_bits~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~11_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~8_combout\ & ( !\Gen_state_mach:3:state_mach|check_destination_bits~5_combout\ & ( 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~6_combout\ & (\Gen_state_mach:3:state_mach|check_destination_bits~9_combout\ & (\Gen_state_mach:3:state_mach|check_destination_bits~7_combout\ & 
-- \Gen_state_mach:3:state_mach|check_destination_bits~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~6_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~9_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~7_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~10_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~8_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~5_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~11_combout\);

-- Location: LABCELL_X74_Y4_N51
\Gen_state_mach:3:state_mach|check_destination_bits~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~12_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~11_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down\(12) & 
-- !\Gen_floor_control:3:f_control|i_floor_call_array_up\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(12),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(12),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~11_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~12_combout\);

-- Location: LABCELL_X73_Y5_N54
\Gen_state_mach:3:state_mach|i_direction~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~7_combout\ = ( !\Gen_state_mach:3:state_mach|i_direction~q\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~26_combout\ & ( (!\Gen_floor_control:3:f_control|i_destination_array\(1) & 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~25_combout\ & (!\Gen_floor_control:3:f_control|i_destination_array\(2) & !\Gen_floor_control:3:f_control|i_destination_array\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(1),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~25_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(2),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(0),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~26_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~7_combout\);

-- Location: LABCELL_X74_Y3_N57
\Gen_state_mach:3:state_mach|i_direction~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~29_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~29_combout\ & ( \Gen_state_mach:3:state_mach|i_current_floor\(0) & ( \Gen_floor_control:3:f_control|i_destination_array\(11) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~29_combout\ & ( \Gen_state_mach:3:state_mach|i_current_floor\(0) & ( (\Gen_floor_control:3:f_control|i_destination_array\(2) & (!\Gen_floor_control:3:f_control|i_destination_array\(0) & 
-- !\Gen_floor_control:3:f_control|i_destination_array\(1))) ) ) ) # ( \Gen_state_mach:3:state_mach|check_destination_bits~29_combout\ & ( !\Gen_state_mach:3:state_mach|i_current_floor\(0) & ( \Gen_floor_control:3:f_control|i_destination_array\(11) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~29_combout\ & ( !\Gen_state_mach:3:state_mach|i_current_floor\(0) & ( (!\Gen_floor_control:3:f_control|i_destination_array\(0) & ((\Gen_floor_control:3:f_control|i_destination_array\(1)) # 
-- (\Gen_floor_control:3:f_control|i_destination_array\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011110000010101010101010100110000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(11),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(2),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(0),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(1),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~29_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	combout => \Gen_state_mach:3:state_mach|i_direction~29_combout\);

-- Location: LABCELL_X74_Y3_N12
\Gen_state_mach:3:state_mach|i_direction~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~30_combout\ = ( \Gen_state_mach:3:state_mach|i_direction~29_combout\ & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (\Gen_state_mach:3:state_mach|check_destination_bits~30_combout\ & 
-- \Gen_state_mach:3:state_mach|check_destination_bits~29_combout\) ) ) ) # ( \Gen_state_mach:3:state_mach|i_direction~29_combout\ & ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~29_combout\ & 
-- (!\Gen_state_mach:3:state_mach|i_current_floor\(2) & ((!\Gen_state_mach:3:state_mach|i_current_floor\(3))))) # (\Gen_state_mach:3:state_mach|check_destination_bits~29_combout\ & (((\Gen_state_mach:3:state_mach|check_destination_bits~30_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000011001100000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~30_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~29_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~29_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:3:state_mach|i_direction~30_combout\);

-- Location: LABCELL_X74_Y3_N18
\Gen_state_mach:3:state_mach|i_direction~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~31_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~29_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~30_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array\(3) & 
-- (!\Gen_floor_control:3:f_control|i_destination_array\(2) & \Gen_state_mach:3:state_mach|check_destination_bits~31_combout\)) ) ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~29_combout\ & ( 
-- \Gen_state_mach:3:state_mach|i_direction~30_combout\ ) ) # ( \Gen_state_mach:3:state_mach|check_destination_bits~29_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~30_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array\(3) & 
-- (!\Gen_floor_control:3:f_control|i_destination_array\(2) & (!\Gen_state_mach:3:state_mach|check_destination_bits~30_combout\ & \Gen_state_mach:3:state_mach|check_destination_bits~31_combout\))) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~29_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~30_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array\(3) & (!\Gen_floor_control:3:f_control|i_destination_array\(2) & 
-- \Gen_state_mach:3:state_mach|check_destination_bits~31_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100000011111111111111110000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(3),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(2),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~30_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~31_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~29_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~30_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~31_combout\);

-- Location: LABCELL_X74_Y3_N24
\Gen_state_mach:3:state_mach|LessThan19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|LessThan19~0_combout\ = ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & ((!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\) # 
-- (!\Gen_state_mach:3:state_mach|i_current_floor\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:3:state_mach|LessThan19~0_combout\);

-- Location: LABCELL_X73_Y3_N54
\Gen_state_mach:3:state_mach|i_direction~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~24_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( \Gen_state_mach:3:state_mach|check_destination_bits~33_combout\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(1)) # 
-- ((!\Gen_floor_control:3:f_control|i_destination_array\(14) & !\Gen_state_mach:3:state_mach|i_current_floor\(0))) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( \Gen_state_mach:3:state_mach|check_destination_bits~33_combout\ ) ) # ( 
-- \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:3:state_mach|check_destination_bits~33_combout\ & ( (!\Gen_floor_control:3:f_control|i_destination_array\(12) & (!\Gen_state_mach:3:state_mach|i_current_floor\(1) & 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(0))) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:3:state_mach|check_destination_bits~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110000000000000011111111111111111111101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(14),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(12),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~33_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~24_combout\);

-- Location: LABCELL_X73_Y3_N27
\Gen_state_mach:3:state_mach|i_direction~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~25_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~33_combout\ & ( (\Gen_floor_control:3:f_control|i_destination_array\(15)) # (\Gen_floor_control:3:f_control|i_destination_array\(14)) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~33_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(14),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~32_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(15),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~33_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~25_combout\);

-- Location: LABCELL_X73_Y3_N12
\Gen_state_mach:3:state_mach|i_direction~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~23_combout\ = ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~30_combout\ & 
-- !\Gen_floor_control:3:f_control|i_destination_array\(9)) ) ) ) # ( \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~30_combout\ & 
-- (!\Gen_state_mach:3:state_mach|i_current_floor\(2) & ((!\Gen_state_mach:3:state_mach|i_current_floor\(0)) # (!\Gen_floor_control:3:f_control|i_destination_array\(9))))) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) & ( 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~30_combout\ & ((!\Gen_floor_control:3:f_control|i_destination_array\(9)) # ((!\Gen_state_mach:3:state_mach|i_current_floor\(0) & 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010100000101010000000000010100000101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~30_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(9),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:3:state_mach|i_direction~23_combout\);

-- Location: LABCELL_X73_Y3_N30
\Gen_state_mach:3:state_mach|i_direction~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~33_combout\ = ( !\Gen_state_mach:3:state_mach|i_direction~25_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~28_combout\ & ((!\Gen_floor_control:3:f_control|i_destination_array\(8) & 
-- (((\Gen_floor_control:3:f_control|i_destination_array\(9) & !\Gen_state_mach:3:state_mach|i_current_floor\(3))) # (\Gen_state_mach:3:state_mach|i_direction~23_combout\))) # (\Gen_floor_control:3:f_control|i_destination_array\(8) & 
-- (((!\Gen_state_mach:3:state_mach|i_current_floor\(3))))))) ) ) # ( \Gen_state_mach:3:state_mach|i_direction~25_combout\ & ( ((!\Gen_state_mach:3:state_mach|i_current_floor\(3)) # ((!\Gen_floor_control:3:f_control|i_destination_array\(8) & 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~28_combout\ & \Gen_state_mach:3:state_mach|i_direction~23_combout\)))) # (\Gen_state_mach:3:state_mach|i_direction~24_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001001100000000111111110000111100110011001000101111111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(8),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~28_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~24_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~25_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~23_combout\,
	datag => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(9),
	combout => \Gen_state_mach:3:state_mach|i_direction~33_combout\);

-- Location: LABCELL_X73_Y3_N36
\Gen_state_mach:3:state_mach|i_direction~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~32_combout\ = ( \Gen_state_mach:3:state_mach|i_direction~30_combout\ & ( (!\Gen_state_mach:3:state_mach|LessThan27~0_combout\) # (!\Gen_state_mach:3:state_mach|check_destination_bits~29_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:3:state_mach|ALT_INV_LessThan27~0_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~29_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~30_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~32_combout\);

-- Location: LABCELL_X73_Y1_N3
\Gen_state_mach:3:state_mach|i_direction~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~26_combout\ = ( \Gen_floor_control:3:f_control|i_destination_array\(5) & ( \Gen_state_mach:3:state_mach|check_destination_bits~27_combout\ ) ) # ( !\Gen_floor_control:3:f_control|i_destination_array\(5) & ( 
-- \Gen_state_mach:3:state_mach|check_destination_bits~27_combout\ & ( \Gen_floor_control:3:f_control|i_destination_array\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(4),
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(5),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~27_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~26_combout\);

-- Location: LABCELL_X73_Y1_N9
\Gen_state_mach:3:state_mach|i_direction~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~27_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~34_combout\ & ( (!\Gen_floor_control:3:f_control|i_destination_array\(7) & (\Gen_floor_control:3:f_control|i_destination_array\(6) & 
-- ((!\Gen_state_mach:3:state_mach|check_destination_bits~28_combout\) # (\Gen_floor_control:3:f_control|i_destination_array\(8))))) # (\Gen_floor_control:3:f_control|i_destination_array\(7) & 
-- (((!\Gen_state_mach:3:state_mach|check_destination_bits~28_combout\) # (\Gen_floor_control:3:f_control|i_destination_array\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111000001110111011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(7),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(6),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(8),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~28_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~34_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~27_combout\);

-- Location: LABCELL_X73_Y1_N24
\Gen_state_mach:3:state_mach|i_direction~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~28_combout\ = ( \Gen_state_mach:3:state_mach|i_direction~27_combout\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(1)) # ((!\Gen_floor_control:3:f_control|i_destination_array\(6) & 
-- !\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) ) # ( !\Gen_state_mach:3:state_mach|i_direction~27_combout\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & !\Gen_state_mach:3:state_mach|i_current_floor\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111110000001111111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(6),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~27_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~28_combout\);

-- Location: LABCELL_X73_Y1_N42
\Gen_state_mach:3:state_mach|i_direction~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~8_combout\ = ( \Gen_state_mach:3:state_mach|i_direction~27_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~28_combout\ & ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|i_direction~27_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~28_combout\ & ( (\Gen_state_mach:3:state_mach|i_direction~26_combout\ & (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- ((!\Gen_floor_control:3:f_control|i_destination_array\(4)) # (!\Gen_state_mach:3:state_mach|i_current_floor\(2))))) ) ) ) # ( \Gen_state_mach:3:state_mach|i_direction~27_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~28_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|i_current_floor\(2) & !\Gen_state_mach:3:state_mach|i_current_floor\(3)) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_direction~27_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~28_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|i_current_floor\(2) & (\Gen_state_mach:3:state_mach|i_direction~26_combout\ & !\Gen_state_mach:3:state_mach|i_current_floor\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000110011000000000000001110000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(4),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~26_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~27_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~28_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~8_combout\);

-- Location: LABCELL_X73_Y3_N42
\Gen_state_mach:3:state_mach|i_direction~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~9_combout\ = ( \Gen_state_mach:3:state_mach|i_direction~32_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~8_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~q\ ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|i_direction~32_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~8_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~q\ ) ) ) # ( \Gen_state_mach:3:state_mach|i_direction~32_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|i_direction~8_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~q\ ) ) ) # ( !\Gen_state_mach:3:state_mach|i_direction~32_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~8_combout\ & ( 
-- (\Gen_state_mach:3:state_mach|i_direction~q\ & (((\Gen_state_mach:3:state_mach|i_direction~31_combout\ & \Gen_state_mach:3:state_mach|LessThan19~0_combout\)) # (\Gen_state_mach:3:state_mach|i_direction~33_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~31_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_LessThan19~0_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~33_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~32_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~8_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~9_combout\);

-- Location: LABCELL_X73_Y2_N54
\Gen_state_mach:3:state_mach|i_direction~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~11_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( (!\Gen_floor_control:3:f_control|i_destination_array\(15) & (((\Gen_state_mach:3:state_mach|check_destination_bits~22_combout\) # 
-- (\Gen_floor_control:3:f_control|i_destination_array\(11))) # (\Gen_floor_control:3:f_control|i_destination_array\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000101010101010100010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(15),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(10),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(11),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~22_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	combout => \Gen_state_mach:3:state_mach|i_direction~11_combout\);

-- Location: LABCELL_X74_Y3_N0
\Gen_state_mach:3:state_mach|i_direction~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~13_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & ((!\Gen_state_mach:3:state_mach|i_current_floor\(2)) # 
-- ((\Gen_floor_control:3:f_control|i_destination_array\(6) & !\Gen_state_mach:3:state_mach|i_current_floor\(0))))) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010110000101000001011000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(6),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:3:state_mach|i_direction~13_combout\);

-- Location: LABCELL_X74_Y3_N33
\Gen_state_mach:3:state_mach|i_direction~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~12_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(0) & ( \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( (!\Gen_floor_control:3:f_control|i_destination_array\(9)) # 
-- ((\Gen_state_mach:3:state_mach|i_current_floor\(2)) # (\Gen_state_mach:3:state_mach|i_current_floor\(1))) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(0) & ( \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( 
-- (((!\Gen_floor_control:3:f_control|i_destination_array\(8) & !\Gen_floor_control:3:f_control|i_destination_array\(9))) # (\Gen_state_mach:3:state_mach|i_current_floor\(2))) # (\Gen_state_mach:3:state_mach|i_current_floor\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(8),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(9),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	combout => \Gen_state_mach:3:state_mach|i_direction~12_combout\);

-- Location: LABCELL_X73_Y2_N18
\Gen_state_mach:3:state_mach|i_direction~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~14_combout\ = ( \Gen_state_mach:3:state_mach|i_direction~13_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~12_combout\ & ( (!\Gen_floor_control:3:f_control|i_destination_array\(11) & 
-- (!\Gen_floor_control:3:f_control|i_destination_array\(10) & (\Gen_state_mach:3:state_mach|check_destination_bits~24_combout\ & !\Gen_state_mach:3:state_mach|check_destination_bits~22_combout\))) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|i_direction~13_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~12_combout\ & ( (!\Gen_floor_control:3:f_control|i_destination_array\(11) & (!\Gen_floor_control:3:f_control|i_destination_array\(10) & 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~22_combout\)) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_direction~13_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~12_combout\ & ( (!\Gen_floor_control:3:f_control|i_destination_array\(11) & 
-- (!\Gen_floor_control:3:f_control|i_destination_array\(10) & (!\Gen_state_mach:3:state_mach|check_destination_bits~24_combout\ & !\Gen_state_mach:3:state_mach|check_destination_bits~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(11),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(10),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~24_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~22_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~13_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~12_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~14_combout\);

-- Location: LABCELL_X74_Y3_N42
\Gen_state_mach:3:state_mach|i_direction~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~20_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_floor_control:3:f_control|i_destination_array\(13)) # (\Gen_state_mach:3:state_mach|i_current_floor\(1)) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:3:state_mach|i_current_floor\(1) & (!\Gen_floor_control:3:f_control|i_destination_array\(11) & !\Gen_floor_control:3:f_control|i_destination_array\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(11),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(13),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:3:state_mach|i_direction~20_combout\);

-- Location: LABCELL_X75_Y2_N42
\Gen_state_mach:3:state_mach|i_direction~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~10_combout\ = ( \Gen_state_mach:3:state_mach|i_direction~20_combout\ & ( \Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (!\Gen_floor_control:3:f_control|i_destination_array\(14) & 
-- (((!\Gen_floor_control:3:f_control|i_destination_array\(12) & \Gen_state_mach:3:state_mach|i_current_floor\(0))) # (\Gen_state_mach:3:state_mach|i_current_floor\(2)))) # (\Gen_floor_control:3:f_control|i_destination_array\(14) & 
-- (((\Gen_state_mach:3:state_mach|i_current_floor\(2) & \Gen_state_mach:3:state_mach|i_current_floor\(0))))) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_direction~20_combout\ & ( \Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(2) & ((!\Gen_floor_control:3:f_control|i_destination_array\(14)) # (\Gen_state_mach:3:state_mach|i_current_floor\(0)))) ) ) ) # ( \Gen_state_mach:3:state_mach|i_direction~20_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (!\Gen_floor_control:3:f_control|i_destination_array\(14) & ((!\Gen_floor_control:3:f_control|i_destination_array\(12)) # (\Gen_state_mach:3:state_mach|i_current_floor\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001010101000001010000011110000101010001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(14),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(12),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~20_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_state_mach:3:state_mach|i_direction~10_combout\);

-- Location: LABCELL_X75_Y2_N0
\Gen_state_mach:3:state_mach|i_direction~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~21_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( \Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ( \Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( !\Gen_floor_control:3:f_control|i_destination_array\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(2),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_state_mach:3:state_mach|i_direction~21_combout\);

-- Location: LABCELL_X75_Y2_N33
\Gen_state_mach:3:state_mach|i_direction~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~22_combout\ = ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (\Gen_floor_control:3:f_control|i_destination_array\(4) & 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~26_combout\) ) ) ) # ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:3:state_mach|check_destination_bits~26_combout\ ) ) ) # 
-- ( !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:3:state_mach|check_destination_bits~26_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000001010101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(4),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~26_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:3:state_mach|i_direction~22_combout\);

-- Location: LABCELL_X75_Y2_N24
\Gen_state_mach:3:state_mach|i_direction~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~15_combout\ = ( \Gen_state_mach:3:state_mach|i_direction~21_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~22_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~25_combout\ & 
-- (((\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & \Gen_state_mach:3:state_mach|i_current_floor\(2))) # (\Gen_state_mach:3:state_mach|i_current_floor\(3)))) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_direction~21_combout\ & ( 
-- \Gen_state_mach:3:state_mach|i_direction~22_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~25_combout\ & (((\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & \Gen_state_mach:3:state_mach|i_current_floor\(2))) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(3)))) ) ) ) # ( \Gen_state_mach:3:state_mach|i_direction~21_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~22_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~25_combout\ ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|i_direction~21_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~22_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~25_combout\ & ((\Gen_state_mach:3:state_mach|i_current_floor\(3)) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011001100110011001100000001001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~25_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~21_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~22_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~15_combout\);

-- Location: LABCELL_X74_Y2_N18
\Gen_state_mach:3:state_mach|i_direction~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~16_combout\ = ( !\Gen_state_mach:3:state_mach|i_direction~15_combout\ & ( ((!\Gen_state_mach:3:state_mach|i_direction~14_combout\ & ((!\Gen_state_mach:3:state_mach|i_direction~11_combout\) # 
-- (!\Gen_state_mach:3:state_mach|i_direction~10_combout\)))) # (\Gen_state_mach:3:state_mach|check_destination_bits~25_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111110001111110011111000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~11_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~14_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~25_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~10_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~15_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~16_combout\);

-- Location: LABCELL_X74_Y2_N12
\Gen_state_mach:3:state_mach|i_direction~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~17_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~36_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~16_combout\ & ( (!\Gen_state_mach:3:state_mach|i_direction~q\ & 
-- (((!\Gen_state_mach:3:state_mach|i_current_floor\(3) & \Gen_state_mach:3:state_mach|Add1~0_combout\)) # (\Gen_floor_control:3:f_control|i_destination_array\(1)))) ) ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~36_combout\ & ( 
-- \Gen_state_mach:3:state_mach|i_direction~16_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~q\ ) ) ) # ( \Gen_state_mach:3:state_mach|check_destination_bits~36_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~16_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|i_direction~q\ & (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & (\Gen_state_mach:3:state_mach|Add1~0_combout\ & !\Gen_floor_control:3:f_control|i_destination_array\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000010101010101010100000100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_Add1~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(1),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~36_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~16_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~17_combout\);

-- Location: LABCELL_X73_Y2_N48
\Gen_state_mach:3:state_mach|check_destination_bits~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~51_combout\ = ( \Gen_state_mach:3:state_mach|i_direction~9_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~14_combout\ & 
-- ((!\Gen_state_mach:3:state_mach|LessThan31~0_combout\) # (\Gen_state_mach:3:state_mach|destination~q\))) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_direction~9_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~14_combout\ & ((!\Gen_state_mach:3:state_mach|LessThan31~0_combout\) # (\Gen_state_mach:3:state_mach|destination~q\))) ) ) ) # ( \Gen_state_mach:3:state_mach|i_direction~9_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~14_combout\ & ((!\Gen_state_mach:3:state_mach|LessThan31~0_combout\) # (\Gen_state_mach:3:state_mach|destination~q\))) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|i_direction~9_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~14_combout\ & (\Gen_state_mach:3:state_mach|i_direction~7_combout\ & 
-- ((!\Gen_state_mach:3:state_mach|LessThan31~0_combout\) # (\Gen_state_mach:3:state_mach|destination~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000001010101010000010101010101000001010101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~14_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~7_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_destination~q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_LessThan31~0_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~9_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~17_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~51_combout\);

-- Location: LABCELL_X74_Y4_N36
\Gen_state_mach:3:state_mach|check_destination_bits~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~16_combout\ = ( !\Gen_state_mach:3:state_mach|check_destination_bits~5_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~6_combout\ & 
-- \Gen_state_mach:3:state_mach|check_destination_bits~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~6_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~7_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~5_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~16_combout\);

-- Location: LABCELL_X73_Y2_N33
\Gen_state_mach:3:state_mach|check_destination_bits~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~16_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~9_combout\ & 
-- \Gen_state_mach:3:state_mach|check_destination_bits~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~9_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~8_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~16_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~17_combout\);

-- Location: MLABCELL_X72_Y2_N21
\Gen_state_mach:3:state_mach|check_destination_bits~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~73_combout\ = ( !\Gen_state_mach:3:state_mach|check_destination_bits~10_combout\ & ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~10_combout\ & ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~10_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~73_combout\);

-- Location: LABCELL_X73_Y2_N3
\Gen_state_mach:3:state_mach|LessThan26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|LessThan26~0_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( (\Gen_state_mach:3:state_mach|i_current_floor\(1)) # (\Gen_state_mach:3:state_mach|i_current_floor\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	combout => \Gen_state_mach:3:state_mach|LessThan26~0_combout\);

-- Location: LABCELL_X73_Y2_N24
\Gen_state_mach:3:state_mach|check_destination_bits~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~38_combout\ = ( \Gen_state_mach:3:state_mach|LessThan26~0_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~16_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & (((!\Gen_state_mach:3:state_mach|LessThan27~0_combout\ & \Gen_state_mach:3:state_mach|check_destination_bits~8_combout\)))) # 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & (\Gen_state_mach:3:state_mach|check_destination_bits~73_combout\)) ) ) ) # ( !\Gen_state_mach:3:state_mach|LessThan26~0_combout\ & ( 
-- \Gen_state_mach:3:state_mach|check_destination_bits~16_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & (((!\Gen_state_mach:3:state_mach|LessThan27~0_combout\) # 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~8_combout\)))) # (\Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & (\Gen_state_mach:3:state_mach|check_destination_bits~73_combout\)) ) ) ) # ( 
-- \Gen_state_mach:3:state_mach|LessThan26~0_combout\ & ( !\Gen_state_mach:3:state_mach|check_destination_bits~16_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & \Gen_state_mach:3:state_mach|check_destination_bits~73_combout\) 
-- ) ) ) # ( !\Gen_state_mach:3:state_mach|LessThan26~0_combout\ & ( !\Gen_state_mach:3:state_mach|check_destination_bits~16_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & 
-- \Gen_state_mach:3:state_mach|check_destination_bits~73_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000110111011101100010001000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~17_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~73_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_LessThan27~0_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~8_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_LessThan26~0_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~16_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~38_combout\);

-- Location: LABCELL_X73_Y2_N30
\Gen_state_mach:3:state_mach|check_destination_bits~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~76_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & ( (\Gen_state_mach:3:state_mach|i_current_floor\(3) & !\Gen_state_mach:3:state_mach|check_destination_bits~10_combout\) ) 
-- ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~16_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~10_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~17_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~76_combout\);

-- Location: LABCELL_X73_Y2_N36
\Gen_state_mach:3:state_mach|check_destination_bits~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~37_combout\ = ( \Gen_state_mach:3:state_mach|LessThan26~0_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~76_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & (((!\Gen_state_mach:3:state_mach|check_destination_bits~8_combout\) # (\Gen_state_mach:3:state_mach|LessThan27~0_combout\)))) # 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & (\Gen_state_mach:3:state_mach|i_current_floor\(2))) ) ) ) # ( !\Gen_state_mach:3:state_mach|LessThan26~0_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~76_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & (((\Gen_state_mach:3:state_mach|LessThan27~0_combout\ & \Gen_state_mach:3:state_mach|check_destination_bits~8_combout\)))) # 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & (\Gen_state_mach:3:state_mach|i_current_floor\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000110111011101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~17_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_LessThan27~0_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~8_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_LessThan26~0_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~76_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~37_combout\);

-- Location: LABCELL_X73_Y2_N6
\Gen_state_mach:3:state_mach|check_destination_bits~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~39_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~37_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~38_combout\ & !\Gen_state_mach:3:state_mach|destination~q\) ) ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~37_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~38_combout\ ) ) ) # ( \Gen_state_mach:3:state_mach|check_destination_bits~37_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~38_combout\ & ((!\Gen_state_mach:3:state_mach|destination~q\) # ((!\Gen_state_mach:3:state_mach|i_direction~7_combout\ & !\Gen_state_mach:3:state_mach|i_direction~9_combout\)))) # 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~38_combout\ & (!\Gen_state_mach:3:state_mach|i_direction~7_combout\ & ((!\Gen_state_mach:3:state_mach|i_direction~9_combout\)))) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~37_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~38_combout\) # ((!\Gen_state_mach:3:state_mach|i_direction~7_combout\ & 
-- !\Gen_state_mach:3:state_mach|i_direction~9_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111010101010111011001010000010101010101010101010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~38_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~7_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_destination~q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~9_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~37_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~17_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~39_combout\);

-- Location: LABCELL_X74_Y4_N12
\Gen_state_mach:3:state_mach|check_destination_bits~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~15_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(14) & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_down\(14) & 
-- \Gen_state_mach:3:state_mach|check_destination_bits~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(14),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~14_combout\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(14),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~15_combout\);

-- Location: LABCELL_X74_Y4_N54
\Gen_state_mach:3:state_mach|check_destination_bits~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~18_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~2_combout\) # 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~3_combout\) ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~2_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~3_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~1_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~18_combout\);

-- Location: MLABCELL_X72_Y4_N42
\Gen_state_mach:3:state_mach|check_destination_bits~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~19_combout\ = ( !\Gen_floor_control:3:f_control|i_floor_call_array_up\(0) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(0),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(0),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~19_combout\);

-- Location: LABCELL_X74_Y4_N39
\Gen_state_mach:3:state_mach|i_direction~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~42_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:3:state_mach|check_destination_bits~18_combout\) # (\Gen_state_mach:3:state_mach|i_current_floor\(0)) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~0_combout\ & (\Gen_state_mach:3:state_mach|check_destination_bits~18_combout\ & ((!\Gen_state_mach:3:state_mach|check_destination_bits~19_combout\) 
-- # (\Gen_state_mach:3:state_mach|i_current_floor\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110000000000001011000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~19_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~0_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~18_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:3:state_mach|i_direction~42_combout\);

-- Location: LABCELL_X74_Y4_N48
\Gen_state_mach:3:state_mach|i_direction~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~41_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(0) & ( (\Gen_state_mach:3:state_mach|check_destination_bits~5_combout\ & ((!\Gen_state_mach:3:state_mach|check_destination_bits~1_combout\) # 
-- ((!\Gen_state_mach:3:state_mach|check_destination_bits~2_combout\) # (\Gen_state_mach:3:state_mach|i_current_floor\(2))))) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(0) & ( (\Gen_state_mach:3:state_mach|check_destination_bits~5_combout\ & 
-- ((!\Gen_state_mach:3:state_mach|check_destination_bits~1_combout\) # (\Gen_state_mach:3:state_mach|i_current_floor\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000000001011101100000000111110110000000011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~1_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~2_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~5_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	combout => \Gen_state_mach:3:state_mach|i_direction~41_combout\);

-- Location: LABCELL_X74_Y4_N30
\Gen_state_mach:3:state_mach|i_direction~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~37_combout\ = ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) & ( (\Gen_state_mach:3:state_mach|i_direction~41_combout\ & (((\Gen_state_mach:3:state_mach|i_direction~42_combout\ & 
-- ((\Gen_state_mach:3:state_mach|check_destination_bits~18_combout\) # (\Gen_state_mach:3:state_mach|check_destination_bits~4_combout\)))) # (\Gen_state_mach:3:state_mach|i_current_floor\(1)))) ) ) # ( \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( 
-- (((\Gen_state_mach:3:state_mach|check_destination_bits~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000011110000111100001111011111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~4_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~18_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~5_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~42_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~41_combout\,
	datag => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:3:state_mach|i_direction~37_combout\);

-- Location: LABCELL_X73_Y2_N12
\Gen_state_mach:3:state_mach|i_direction~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~1_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( \Gen_state_mach:3:state_mach|check_destination_bits~16_combout\ & ( \Gen_state_mach:3:state_mach|i_current_floor\(3) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( \Gen_state_mach:3:state_mach|check_destination_bits~16_combout\ & ( (\Gen_state_mach:3:state_mach|i_current_floor\(3) & (((!\Gen_state_mach:3:state_mach|check_destination_bits~8_combout\ & 
-- \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\)) # (\Gen_state_mach:3:state_mach|i_current_floor\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010111010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~8_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~16_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~1_combout\);

-- Location: LABCELL_X73_Y5_N42
\Gen_state_mach:3:state_mach|i_direction~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~0_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:3:state_mach|check_destination_bits~5_combout\ ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) & ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~5_combout\ & ( (\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_state_mach:3:state_mach|i_current_floor\(2) & 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~6_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~5_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~0_combout\);

-- Location: LABCELL_X74_Y4_N24
\Gen_state_mach:3:state_mach|i_direction~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~2_combout\ = ( \Gen_state_mach:3:state_mach|i_direction~1_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~0_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & 
-- !\Gen_state_mach:3:state_mach|LessThan27~0_combout\) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_direction~1_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~0_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~16_combout\)) # (\Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & ((!\Gen_state_mach:3:state_mach|LessThan27~0_combout\))) ) ) ) # ( \Gen_state_mach:3:state_mach|i_direction~1_combout\ 
-- & ( !\Gen_state_mach:3:state_mach|i_direction~0_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & !\Gen_state_mach:3:state_mach|LessThan27~0_combout\) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_direction~1_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|i_direction~0_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & (((!\Gen_state_mach:3:state_mach|i_direction~37_combout\)) # (\Gen_state_mach:3:state_mach|check_destination_bits~16_combout\))) # 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~17_combout\ & (((!\Gen_state_mach:3:state_mach|LessThan27~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111010000000011110000000001011111010100000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~16_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~37_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~17_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_LessThan27~0_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~1_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~0_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~2_combout\);

-- Location: LABCELL_X74_Y4_N0
\Gen_state_mach:3:state_mach|i_direction~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~5_combout\ = ( \Gen_state_mach:3:state_mach|LessThan30~0_combout\ & ( \Gen_state_mach:3:state_mach|LessThan31~0_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~13_combout\ & 
-- \Gen_state_mach:3:state_mach|check_destination_bits~12_combout\) ) ) ) # ( !\Gen_state_mach:3:state_mach|LessThan30~0_combout\ & ( \Gen_state_mach:3:state_mach|LessThan31~0_combout\ & ( (!\Gen_floor_control:3:f_control|i_floor_call_array_up\(14) & 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~13_combout\ & (\Gen_state_mach:3:state_mach|check_destination_bits~12_combout\ & !\Gen_floor_control:3:f_control|i_floor_call_array_down\(14)))) ) ) ) # ( 
-- \Gen_state_mach:3:state_mach|LessThan30~0_combout\ & ( !\Gen_state_mach:3:state_mach|LessThan31~0_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~13_combout\ & (\Gen_state_mach:3:state_mach|check_destination_bits~12_combout\ & 
-- ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(14)) # (\Gen_floor_control:3:f_control|i_floor_call_array_up\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000001100000010000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_up\(14),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~13_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~12_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(14),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_LessThan30~0_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_LessThan31~0_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~5_combout\);

-- Location: LABCELL_X73_Y2_N0
\Gen_state_mach:3:state_mach|i_direction~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~4_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~12_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~3_combout\ ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~12_combout\ & ( 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(2) & (\Gen_state_mach:3:state_mach|i_current_floor\(3) & \Gen_state_mach:3:state_mach|check_destination_bits~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~11_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~3_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~12_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~4_combout\);

-- Location: LABCELL_X74_Y4_N18
\Gen_state_mach:3:state_mach|i_direction~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~6_combout\ = ( \Gen_state_mach:3:state_mach|i_direction~4_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~14_combout\ & !\Gen_state_mach:3:state_mach|i_direction~5_combout\) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|i_direction~4_combout\ & ( (!\Gen_state_mach:3:state_mach|i_direction~5_combout\ & (((\Gen_state_mach:3:state_mach|i_direction~2_combout\) # (\Gen_state_mach:3:state_mach|check_destination_bits~11_combout\)) # 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100000000011111110000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~14_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~11_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~2_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~5_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~4_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~6_combout\);

-- Location: LABCELL_X75_Y4_N12
\Gen_state_mach:3:state_mach|check_destination_bits~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~21_combout\ = ( \Gen_state_mach:3:state_mach|i_direction~6_combout\ & ( (!\Gen_state_mach:3:state_mach|destination~q\ & \Gen_state_mach:3:state_mach|check_destination_bits~20_combout\) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|i_direction~6_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~20_combout\ & !\Gen_state_mach:3:state_mach|check_destination_bits~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_destination~q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~20_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~15_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~6_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~21_combout\);

-- Location: LABCELL_X75_Y2_N9
\Gen_floor_control:3:f_control|Decoder1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:3:f_control|Decoder1~0_combout\ = ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_floor_control:3:f_control|Decoder1~0_combout\);

-- Location: LABCELL_X75_Y2_N18
\Gen_state_mach:3:state_mach|LessThan21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|LessThan21~0_combout\ = ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) & ( \Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(2)) # (!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_state_mach:3:state_mach|LessThan21~0_combout\);

-- Location: LABCELL_X75_Y2_N36
\Gen_state_mach:3:state_mach|check_destination_bits~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~40_combout\ = ( \Gen_state_mach:3:state_mach|LessThan19~0_combout\ & ( \Gen_state_mach:3:state_mach|LessThan21~0_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~2_combout\ & 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ & !\Gen_floor_control:3:f_control|Decoder1~0_combout\)) ) ) ) # ( !\Gen_state_mach:3:state_mach|LessThan19~0_combout\ & ( \Gen_state_mach:3:state_mach|LessThan21~0_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ & (((\Gen_state_mach:3:state_mach|check_destination_bits~0_combout\)))) # (\Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ & 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~2_combout\ & ((!\Gen_floor_control:3:f_control|Decoder1~0_combout\)))) ) ) ) # ( \Gen_state_mach:3:state_mach|LessThan19~0_combout\ & ( !\Gen_state_mach:3:state_mach|LessThan21~0_combout\ & ( 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ & ((!\Gen_floor_control:3:f_control|Decoder1~0_combout\) # (\Gen_state_mach:3:state_mach|check_destination_bits~2_combout\))) ) ) ) # ( !\Gen_state_mach:3:state_mach|LessThan19~0_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|LessThan21~0_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ & (((\Gen_state_mach:3:state_mach|check_destination_bits~0_combout\)))) # 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ & (((!\Gen_floor_control:3:f_control|Decoder1~0_combout\)) # (\Gen_state_mach:3:state_mach|check_destination_bits~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100110101000011110000010100111010001100000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~2_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~0_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~0_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_LessThan19~0_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_LessThan21~0_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~40_combout\);

-- Location: LABCELL_X74_Y2_N24
\Gen_state_mach:3:state_mach|check_destination_bits~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~41_combout\ = ( \Gen_state_mach:3:state_mach|i_direction~9_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( (\Gen_state_mach:3:state_mach|destination~q\ & 
-- \Gen_state_mach:3:state_mach|check_destination_bits~40_combout\) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_direction~9_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( (\Gen_state_mach:3:state_mach|destination~q\ & 
-- \Gen_state_mach:3:state_mach|check_destination_bits~40_combout\) ) ) ) # ( \Gen_state_mach:3:state_mach|i_direction~9_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( (\Gen_state_mach:3:state_mach|destination~q\ & 
-- \Gen_state_mach:3:state_mach|check_destination_bits~40_combout\) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_direction~9_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( (\Gen_state_mach:3:state_mach|destination~q\ & 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~40_combout\ & \Gen_state_mach:3:state_mach|i_direction~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_destination~q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~40_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~7_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~9_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~17_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~41_combout\);

-- Location: LABCELL_X73_Y5_N39
\Gen_state_mach:3:state_mach|check_destination_bits~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~72_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( \Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ ) ) ) # 
-- ( !\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:3:state_mach|check_destination_bits~4_combout\ & \Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~4_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~72_combout\);

-- Location: LABCELL_X73_Y5_N48
\Gen_state_mach:3:state_mach|check_destination_bits~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~47_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~18_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~72_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~5_combout\ & ((!\Gen_state_mach:3:state_mach|i_current_floor\(3)) # ((\Gen_state_mach:3:state_mach|check_destination_bits~6_combout\ & \Gen_state_mach:3:state_mach|Add1~0_combout\)))) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~18_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~72_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~5_combout\ & 
-- ((!\Gen_state_mach:3:state_mach|i_current_floor\(3)) # ((\Gen_state_mach:3:state_mach|check_destination_bits~6_combout\ & \Gen_state_mach:3:state_mach|Add1~0_combout\)))) ) ) ) # ( \Gen_state_mach:3:state_mach|check_destination_bits~18_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~72_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~5_combout\ & ((!\Gen_state_mach:3:state_mach|i_current_floor\(3)) # ((\Gen_state_mach:3:state_mach|check_destination_bits~6_combout\ 
-- & \Gen_state_mach:3:state_mach|Add1~0_combout\)))) ) ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~18_combout\ & ( !\Gen_state_mach:3:state_mach|check_destination_bits~72_combout\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3)) # 
-- ((!\Gen_state_mach:3:state_mach|check_destination_bits~5_combout\ & (\Gen_state_mach:3:state_mach|check_destination_bits~6_combout\ & \Gen_state_mach:3:state_mach|Add1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110010101000001010001010100000101000101010000010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~5_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~6_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_Add1~0_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~18_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~72_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~47_combout\);

-- Location: LABCELL_X73_Y5_N24
\Gen_state_mach:3:state_mach|check_destination_bits~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~46_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~18_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~72_combout\ & ( (\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~5_combout\ & ((!\Gen_state_mach:3:state_mach|Add1~0_combout\) # (!\Gen_state_mach:3:state_mach|check_destination_bits~6_combout\)))) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~18_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~72_combout\ & ( ((\Gen_state_mach:3:state_mach|i_current_floor\(3) & ((!\Gen_state_mach:3:state_mach|Add1~0_combout\) # 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~6_combout\)))) # (\Gen_state_mach:3:state_mach|check_destination_bits~5_combout\) ) ) ) # ( \Gen_state_mach:3:state_mach|check_destination_bits~18_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~72_combout\ & ( (\Gen_state_mach:3:state_mach|i_current_floor\(3) & (!\Gen_state_mach:3:state_mach|check_destination_bits~5_combout\ & ((!\Gen_state_mach:3:state_mach|Add1~0_combout\) # 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~6_combout\)))) ) ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~18_combout\ & ( !\Gen_state_mach:3:state_mach|check_destination_bits~72_combout\ & ( 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(3) & ((!\Gen_state_mach:3:state_mach|Add1~0_combout\) # ((!\Gen_state_mach:3:state_mach|check_destination_bits~6_combout\) # (\Gen_state_mach:3:state_mach|check_destination_bits~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000101010100000100000001011111010011110101000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_Add1~0_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~5_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~6_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~18_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~72_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~46_combout\);

-- Location: LABCELL_X74_Y2_N6
\Gen_state_mach:3:state_mach|check_destination_bits~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~48_combout\ = ( \Gen_state_mach:3:state_mach|i_direction~7_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~47_combout\ & 
-- ((!\Gen_state_mach:3:state_mach|destination~q\) # (!\Gen_state_mach:3:state_mach|check_destination_bits~46_combout\))) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_direction~7_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~47_combout\ & ((!\Gen_state_mach:3:state_mach|destination~q\) # (!\Gen_state_mach:3:state_mach|check_destination_bits~46_combout\))) ) ) ) # ( \Gen_state_mach:3:state_mach|i_direction~7_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~47_combout\ & ((!\Gen_state_mach:3:state_mach|destination~q\) # (!\Gen_state_mach:3:state_mach|check_destination_bits~46_combout\))) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|i_direction~7_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( (!\Gen_state_mach:3:state_mach|i_direction~9_combout\) # ((!\Gen_state_mach:3:state_mach|check_destination_bits~47_combout\ & 
-- ((!\Gen_state_mach:3:state_mach|destination~q\) # (!\Gen_state_mach:3:state_mach|check_destination_bits~46_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001000110010001100100011001000110010001100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_destination~q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~47_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~46_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~9_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~7_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~17_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~48_combout\);

-- Location: LABCELL_X74_Y2_N21
\Gen_state_mach:3:state_mach|check_destination_bits~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~42_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~2_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~1_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~2_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~42_combout\);

-- Location: LABCELL_X75_Y2_N12
\Gen_state_mach:3:state_mach|check_destination_bits~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~43_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~19_combout\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(2) & 
-- (!\Gen_state_mach:3:state_mach|i_current_floor\(1) & !\Gen_state_mach:3:state_mach|i_current_floor\(3))) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~19_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|i_current_floor\(2) & (!\Gen_state_mach:3:state_mach|i_current_floor\(1) & !\Gen_state_mach:3:state_mach|i_current_floor\(3))) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~19_combout\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(2) & (!\Gen_state_mach:3:state_mach|i_current_floor\(1) & !\Gen_state_mach:3:state_mach|i_current_floor\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~19_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~43_combout\);

-- Location: LABCELL_X75_Y2_N48
\Gen_state_mach:3:state_mach|check_destination_bits~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~44_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~0_combout\ & ( \Gen_state_mach:3:state_mach|destination~q\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ & 
-- (!\Gen_state_mach:3:state_mach|LessThan19~0_combout\)) # (\Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ & ((!\Gen_floor_control:3:f_control|Decoder1~0_combout\))) ) ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~0_combout\ & 
-- ( \Gen_state_mach:3:state_mach|destination~q\ & ( (!\Gen_floor_control:3:f_control|Decoder1~0_combout\ & \Gen_state_mach:3:state_mach|check_destination_bits~1_combout\) ) ) ) # ( \Gen_state_mach:3:state_mach|check_destination_bits~0_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|destination~q\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ & (!\Gen_state_mach:3:state_mach|LessThan19~0_combout\)) # (\Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ & 
-- ((!\Gen_floor_control:3:f_control|Decoder1~0_combout\))) ) ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~0_combout\ & ( !\Gen_state_mach:3:state_mach|destination~q\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ & 
-- ((!\Gen_state_mach:3:state_mach|check_destination_bits~43_combout\))) # (\Gen_state_mach:3:state_mach|check_destination_bits~1_combout\ & (!\Gen_floor_control:3:f_control|Decoder1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000001100101011001010110000001100000011001010110010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_LessThan19~0_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder1~0_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~1_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~43_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~0_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_destination~q\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~44_combout\);

-- Location: LABCELL_X74_Y2_N0
\Gen_state_mach:3:state_mach|check_destination_bits~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~45_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~44_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~42_combout\ & \Gen_state_mach:3:state_mach|LessThan21~0_combout\) ) ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~44_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~42_combout\) # (\Gen_state_mach:3:state_mach|LessThan21~0_combout\) ) ) ) # ( \Gen_state_mach:3:state_mach|check_destination_bits~44_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~17_combout\ & 
-- ( (\Gen_state_mach:3:state_mach|check_destination_bits~42_combout\ & (\Gen_state_mach:3:state_mach|LessThan21~0_combout\ & ((\Gen_state_mach:3:state_mach|i_direction~9_combout\) # (\Gen_state_mach:3:state_mach|i_direction~7_combout\)))) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~44_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~17_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~42_combout\ & (((\Gen_state_mach:3:state_mach|i_direction~9_combout\) # 
-- (\Gen_state_mach:3:state_mach|i_direction~7_combout\)))) # (\Gen_state_mach:3:state_mach|check_destination_bits~42_combout\ & (\Gen_state_mach:3:state_mach|LessThan21~0_combout\ & ((\Gen_state_mach:3:state_mach|i_direction~9_combout\) # 
-- (\Gen_state_mach:3:state_mach|i_direction~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101110111011000000010001000110111011101110110001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~42_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_LessThan21~0_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~7_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~9_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~44_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~17_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~45_combout\);

-- Location: LABCELL_X74_Y2_N33
\Gen_state_mach:3:state_mach|check_destination_bits~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~49_combout\ = ( \Gen_state_mach:3:state_mach|i_direction~3_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~11_combout\ & ( (\Gen_state_mach:3:state_mach|destination~q\ & 
-- (((\Gen_state_mach:3:state_mach|i_direction~7_combout\) # (\Gen_state_mach:3:state_mach|i_direction~9_combout\)) # (\Gen_state_mach:3:state_mach|i_direction~17_combout\))) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_direction~3_combout\ & ( 
-- \Gen_state_mach:3:state_mach|check_destination_bits~11_combout\ & ( ((\Gen_state_mach:3:state_mach|i_direction~7_combout\) # (\Gen_state_mach:3:state_mach|i_direction~9_combout\)) # (\Gen_state_mach:3:state_mach|i_direction~17_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111111111110001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_destination~q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~17_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~9_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~7_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~3_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~11_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~49_combout\);

-- Location: LABCELL_X74_Y2_N54
\Gen_state_mach:3:state_mach|check_destination_bits~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~50_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~45_combout\ & ( !\Gen_state_mach:3:state_mach|check_destination_bits~49_combout\ & ( 
-- ((!\Gen_state_mach:3:state_mach|check_destination_bits~18_combout\ & \Gen_state_mach:3:state_mach|check_destination_bits~48_combout\)) # (\Gen_state_mach:3:state_mach|check_destination_bits~16_combout\) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~45_combout\ & ( !\Gen_state_mach:3:state_mach|check_destination_bits~49_combout\ & ( ((\Gen_state_mach:3:state_mach|check_destination_bits~48_combout\ & 
-- ((!\Gen_state_mach:3:state_mach|check_destination_bits~18_combout\) # (!\Gen_state_mach:3:state_mach|check_destination_bits~41_combout\)))) # (\Gen_state_mach:3:state_mach|check_destination_bits~16_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111101010101011101110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~16_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~18_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~41_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~48_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~45_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~49_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~50_combout\);

-- Location: LABCELL_X75_Y4_N0
\Gen_state_mach:3:state_mach|check_destination_bits~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~52_combout\ = (\Gen_state_mach:3:state_mach|check_destination_bits~12_combout\ & !\Gen_state_mach:3:state_mach|check_destination_bits~13_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~12_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~13_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~52_combout\);

-- Location: LABCELL_X74_Y2_N30
\Gen_state_mach:3:state_mach|check_destination_bits~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~53_combout\ = ( \Gen_state_mach:3:state_mach|LessThan30~0_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~52_combout\ & ( (\Gen_state_mach:3:state_mach|destination~q\ & 
-- (((\Gen_state_mach:3:state_mach|i_direction~9_combout\) # (\Gen_state_mach:3:state_mach|i_direction~7_combout\)) # (\Gen_state_mach:3:state_mach|i_direction~17_combout\))) ) ) ) # ( !\Gen_state_mach:3:state_mach|LessThan30~0_combout\ & ( 
-- \Gen_state_mach:3:state_mach|check_destination_bits~52_combout\ & ( ((\Gen_state_mach:3:state_mach|i_direction~9_combout\) # (\Gen_state_mach:3:state_mach|i_direction~7_combout\)) # (\Gen_state_mach:3:state_mach|i_direction~17_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111111111110001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_destination~q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~17_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~7_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~9_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_LessThan30~0_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~52_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~53_combout\);

-- Location: LABCELL_X73_Y5_N0
\Gen_state_mach:3:state_mach|i_direction~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~18_combout\ = ( !\Gen_state_mach:3:state_mach|i_direction~q\ & ( \Gen_state_mach:3:state_mach|Add1~0_combout\ & ( ((!\Gen_state_mach:3:state_mach|i_current_floor\(3)) # 
-- ((\Gen_state_mach:3:state_mach|check_destination_bits~35_combout\) # (\Gen_floor_control:3:f_control|i_destination_array\(1)))) # (\Gen_floor_control:3:f_control|i_destination_array\(2)) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_direction~q\ & ( 
-- !\Gen_state_mach:3:state_mach|Add1~0_combout\ & ( ((\Gen_state_mach:3:state_mach|check_destination_bits~35_combout\) # (\Gen_floor_control:3:f_control|i_destination_array\(1))) # (\Gen_floor_control:3:f_control|i_destination_array\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111000000000000000011011111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(2),
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(1),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~35_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Add1~0_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~18_combout\);

-- Location: LABCELL_X74_Y2_N36
\Gen_state_mach:3:state_mach|i_direction~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|i_direction~19_combout\ = ( !\Gen_state_mach:3:state_mach|i_direction~9_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~36_combout\ & ( (!\Gen_state_mach:3:state_mach|i_direction~7_combout\ & 
-- ((!\Gen_state_mach:3:state_mach|i_direction~18_combout\) # ((!\Gen_state_mach:3:state_mach|i_direction~16_combout\ & \Gen_floor_control:3:f_control|i_destination_array\(1))))) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_direction~9_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~36_combout\ & ( (!\Gen_state_mach:3:state_mach|i_direction~7_combout\ & ((!\Gen_state_mach:3:state_mach|i_direction~16_combout\) # (!\Gen_state_mach:3:state_mach|i_direction~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000000000000000000011000000111000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~16_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~18_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~7_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_destination_array\(1),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~9_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~36_combout\,
	combout => \Gen_state_mach:3:state_mach|i_direction~19_combout\);

-- Location: LABCELL_X74_Y2_N42
\Gen_state_mach:3:state_mach|check_destination_bits~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~54_combout\ = ( \Gen_state_mach:3:state_mach|i_direction~19_combout\ & ( \Gen_state_mach:3:state_mach|i_direction~6_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~20_combout\) # 
-- (\Gen_state_mach:3:state_mach|destination~q\) ) ) ) # ( \Gen_state_mach:3:state_mach|i_direction~19_combout\ & ( !\Gen_state_mach:3:state_mach|i_direction~6_combout\ & ( (!\Gen_state_mach:3:state_mach|check_destination_bits~20_combout\) # 
-- ((!\Gen_state_mach:3:state_mach|check_destination_bits~53_combout\) # (\Gen_state_mach:3:state_mach|check_destination_bits~15_combout\)) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_direction~19_combout\ & ( 
-- !\Gen_state_mach:3:state_mach|i_direction~6_combout\ & ( (\Gen_state_mach:3:state_mach|check_destination_bits~20_combout\ & (!\Gen_state_mach:3:state_mach|check_destination_bits~15_combout\ & 
-- !\Gen_state_mach:3:state_mach|check_destination_bits~53_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000111111111100111100000000000000001101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_destination~q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~20_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~15_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~53_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~19_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~6_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~54_combout\);

-- Location: LABCELL_X74_Y2_N48
\Gen_state_mach:3:state_mach|check_destination_bits~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|check_destination_bits~55_combout\ = ( \Gen_state_mach:3:state_mach|check_destination_bits~50_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~54_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~21_combout\) # ((!\Gen_state_mach:3:state_mach|check_destination_bits~51_combout\ & ((\Gen_state_mach:3:state_mach|check_destination_bits~39_combout\) # 
-- (\Gen_state_mach:3:state_mach|check_destination_bits~12_combout\)))) ) ) ) # ( !\Gen_state_mach:3:state_mach|check_destination_bits~50_combout\ & ( \Gen_state_mach:3:state_mach|check_destination_bits~54_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|check_destination_bits~21_combout\) # ((\Gen_state_mach:3:state_mach|check_destination_bits~12_combout\ & !\Gen_state_mach:3:state_mach|check_destination_bits~51_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010001001111111101001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~12_combout\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~51_combout\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~39_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~21_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~50_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_check_destination_bits~54_combout\,
	combout => \Gen_state_mach:3:state_mach|check_destination_bits~55_combout\);

-- Location: FF_X74_Y2_N50
\Gen_state_mach:3:state_mach|i_direction\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \Gen_state_mach:3:state_mach|check_destination_bits~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:3:state_mach|i_direction~q\);

-- Location: LABCELL_X77_Y4_N0
\Gen_state_mach:3:state_mach|floor_stop~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|floor_stop~0_combout\ = ( \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( \Gen_state_mach:3:state_mach|Mux1~4_combout\ ) ) # ( !\Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( \Gen_state_mach:3:state_mach|Mux1~4_combout\ & ( 
-- (!\Gen_state_mach:3:state_mach|i_direction~q\) # ((!\Gen_state_mach:3:state_mach|current_state.idle~q\) # ((!\Gen_state_mach:3:state_mach|destination~q\) # (\Gen_state_mach:3:state_mach|Mux2~4_combout\))) ) ) ) # ( 
-- \Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( !\Gen_state_mach:3:state_mach|Mux1~4_combout\ ) ) # ( !\Gen_state_mach:3:state_mach|Mux0~4_combout\ & ( !\Gen_state_mach:3:state_mach|Mux1~4_combout\ & ( (\Gen_state_mach:3:state_mach|Mux2~4_combout\ & 
-- (((!\Gen_state_mach:3:state_mach|current_state.idle~q\) # (!\Gen_state_mach:3:state_mach|destination~q\)) # (\Gen_state_mach:3:state_mach|i_direction~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101111111111111111111111110111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~q\,
	datab => \Gen_state_mach:3:state_mach|ALT_INV_current_state.idle~q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_destination~q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_Mux2~4_combout\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_Mux0~4_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Mux1~4_combout\,
	combout => \Gen_state_mach:3:state_mach|floor_stop~0_combout\);

-- Location: FF_X77_Y4_N2
\Gen_state_mach:3:state_mach|floor_stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \Gen_state_mach:3:state_mach|floor_stop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:3:state_mach|floor_stop~q\);

-- Location: LABCELL_X75_Y4_N48
\Gen_state_mach:3:state_mach|Selector2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:3:state_mach|Selector2~2_combout\ = ( \Gen_state_mach:3:state_mach|Selector2~0_combout\ & ( ((!\Gen_state_mach:3:state_mach|floor_stop~q\ & !\Gen_state_mach:3:state_mach|Selector2~1_combout\)) # 
-- (\Gen_state_mach:3:state_mach|i_direction~q\) ) ) # ( !\Gen_state_mach:3:state_mach|Selector2~0_combout\ & ( (!\Gen_state_mach:3:state_mach|floor_stop~q\ & !\Gen_state_mach:3:state_mach|Selector2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001111000011111100111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_floor_stop~q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_direction~q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_Selector2~1_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_Selector2~0_combout\,
	combout => \Gen_state_mach:3:state_mach|Selector2~2_combout\);

-- Location: FF_X75_Y4_N8
\Gen_state_mach:3:state_mach|current_state.down\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \Gen_state_mach:3:state_mach|Selector2~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:3:state_mach|current_state.down~q\);

-- Location: LABCELL_X79_Y5_N33
\Gen_seven_seg:3:hexF|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:3:hexF|Equal1~0_combout\ = ( \Gen_state_mach:3:state_mach|current_state.idle~q\ & ( (!\Gen_state_mach:3:state_mach|current_state.down~q\) # (!\Gen_state_mach:3:state_mach|current_state.up~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:3:state_mach|ALT_INV_current_state.down~q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_current_state.up~q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_current_state.idle~q\,
	combout => \Gen_seven_seg:3:hexF|Equal1~0_combout\);

-- Location: LABCELL_X80_Y5_N15
\M_control|i_enable_floor_control~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~13_combout\ = ( \M_control|i_enable_floor_control~9_combout\ & ( \Gen_seven_seg:3:hexF|Equal1~0_combout\ & ( (!\Gen_seven_seg:1:hexF|Equal1~0_combout\ & ((!\Gen_seven_seg:2:hexF|Equal1~0_combout\) # 
-- (!\M_control|i_enable_floor_control~10_combout\))) ) ) ) # ( !\M_control|i_enable_floor_control~9_combout\ & ( \Gen_seven_seg:3:hexF|Equal1~0_combout\ & ( !\Gen_seven_seg:1:hexF|Equal1~0_combout\ ) ) ) # ( \M_control|i_enable_floor_control~9_combout\ & ( 
-- !\Gen_seven_seg:3:hexF|Equal1~0_combout\ & ( !\Gen_seven_seg:1:hexF|Equal1~0_combout\ ) ) ) # ( !\M_control|i_enable_floor_control~9_combout\ & ( !\Gen_seven_seg:3:hexF|Equal1~0_combout\ & ( !\Gen_seven_seg:1:hexF|Equal1~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_seven_seg:2:hexF|ALT_INV_Equal1~0_combout\,
	datab => \Gen_seven_seg:1:hexF|ALT_INV_Equal1~0_combout\,
	datad => \M_control|ALT_INV_i_enable_floor_control~10_combout\,
	datae => \M_control|ALT_INV_i_enable_floor_control~9_combout\,
	dataf => \Gen_seven_seg:3:hexF|ALT_INV_Equal1~0_combout\,
	combout => \M_control|i_enable_floor_control~13_combout\);

-- Location: LABCELL_X80_Y5_N36
\M_control|i_enable_floor_control~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~15_combout\ = ( \M_control|i_enable_floor_control~13_combout\ & ( (!\KEY~input_o\ & ((\M_control|i_enable_floor_control\(1)) # (\SW[5]~input_o\))) ) ) # ( !\M_control|i_enable_floor_control~13_combout\ & ( !\KEY~input_o\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[5]~input_o\,
	datac => \M_control|ALT_INV_i_enable_floor_control\(1),
	datad => \ALT_INV_KEY~input_o\,
	dataf => \M_control|ALT_INV_i_enable_floor_control~13_combout\,
	combout => \M_control|i_enable_floor_control~15_combout\);

-- Location: LABCELL_X79_Y5_N18
\M_control|i_enable_floor_control~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~11_combout\ = ( \M_control|i_enable_floor_control~20_combout\ & ( (\Gen_seven_seg:2:hexF|Equal1~0_combout\ & (\Gen_seven_seg:3:hexF|Equal1~0_combout\ & ((!\M_control|input~0_combout\) # (!\SW[4]~input_o\)))) ) ) # ( 
-- !\M_control|i_enable_floor_control~20_combout\ & ( (\Gen_seven_seg:2:hexF|Equal1~0_combout\ & (\Gen_seven_seg:3:hexF|Equal1~0_combout\ & !\SW[4]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101000001000000010100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_seven_seg:2:hexF|ALT_INV_Equal1~0_combout\,
	datab => \M_control|ALT_INV_input~0_combout\,
	datac => \Gen_seven_seg:3:hexF|ALT_INV_Equal1~0_combout\,
	datad => \ALT_INV_SW[4]~input_o\,
	dataf => \M_control|ALT_INV_i_enable_floor_control~20_combout\,
	combout => \M_control|i_enable_floor_control~11_combout\);

-- Location: LABCELL_X79_Y5_N54
\M_control|i_enable_floor_control~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~12_combout\ = ( \M_control|i_enable_floor_control~10_combout\ & ( \M_control|i_enable_floor_control~11_combout\ & ( (!\M_control|i_enable_floor_control~9_combout\ & (((\M_control|input~2_combout\ & 
-- \M_control|i_enable_floor_control~0_combout\)))) # (\M_control|i_enable_floor_control~9_combout\ & (((\M_control|input~2_combout\ & \M_control|i_enable_floor_control~0_combout\)) # (\Gen_seven_seg:3:hexF|Equal1~0_combout\))) ) ) ) # ( 
-- !\M_control|i_enable_floor_control~10_combout\ & ( \M_control|i_enable_floor_control~11_combout\ & ( (\M_control|input~2_combout\ & \M_control|i_enable_floor_control~0_combout\) ) ) ) # ( \M_control|i_enable_floor_control~10_combout\ & ( 
-- !\M_control|i_enable_floor_control~11_combout\ & ( (\M_control|i_enable_floor_control~9_combout\ & \Gen_seven_seg:3:hexF|Equal1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000000000011110001000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_control|ALT_INV_i_enable_floor_control~9_combout\,
	datab => \Gen_seven_seg:3:hexF|ALT_INV_Equal1~0_combout\,
	datac => \M_control|ALT_INV_input~2_combout\,
	datad => \M_control|ALT_INV_i_enable_floor_control~0_combout\,
	datae => \M_control|ALT_INV_i_enable_floor_control~10_combout\,
	dataf => \M_control|ALT_INV_i_enable_floor_control~11_combout\,
	combout => \M_control|i_enable_floor_control~12_combout\);

-- Location: LABCELL_X79_Y5_N30
\M_control|i_enable_floor_control~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~14_combout\ = ( \Gen_seven_seg:2:hexF|Equal1~0_combout\ & ( (!\SW[5]~input_o\ & (((\M_control|i_enable_floor_control~12_combout\)))) # (\SW[5]~input_o\ & (\SW[6]~input_o\ & (!\SW[7]~input_o\))) ) ) # ( 
-- !\Gen_seven_seg:2:hexF|Equal1~0_combout\ & ( (!\SW[5]~input_o\) # ((\SW[6]~input_o\ & !\SW[7]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010011110100111101001111010000000100111101000000010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[6]~input_o\,
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \ALT_INV_SW[5]~input_o\,
	datad => \M_control|ALT_INV_i_enable_floor_control~12_combout\,
	dataf => \Gen_seven_seg:2:hexF|ALT_INV_Equal1~0_combout\,
	combout => \M_control|i_enable_floor_control~14_combout\);

-- Location: LABCELL_X79_Y5_N48
\M_control|i_enable_floor_control~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~5_combout\ = ( \M_control|i_enable_floor_control\(1) & ( \M_control|i_enable_floor_control~14_combout\ & ( \M_control|i_enable_floor_control~15_combout\ ) ) ) # ( !\M_control|i_enable_floor_control\(1) & ( 
-- \M_control|i_enable_floor_control~14_combout\ & ( (\M_control|i_enable_floor_control~15_combout\ & (((\M_control|check2~0_combout\) # (\SW[5]~input_o\)) # (\M_control|check2~1_combout\))) ) ) ) # ( \M_control|i_enable_floor_control\(1) & ( 
-- !\M_control|i_enable_floor_control~14_combout\ & ( \M_control|i_enable_floor_control~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100010011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_control|ALT_INV_check2~1_combout\,
	datab => \M_control|ALT_INV_i_enable_floor_control~15_combout\,
	datac => \ALT_INV_SW[5]~input_o\,
	datad => \M_control|ALT_INV_check2~0_combout\,
	datae => \M_control|ALT_INV_i_enable_floor_control\(1),
	dataf => \M_control|ALT_INV_i_enable_floor_control~14_combout\,
	combout => \M_control|i_enable_floor_control~5_combout\);

-- Location: FF_X79_Y5_N50
\M_control|i_enable_floor_control[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \M_control|i_enable_floor_control~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M_control|i_enable_floor_control\(1));

-- Location: LABCELL_X80_Y9_N48
\Gen_floor_control:2:f_control|i_floor_call_array_up~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ = ( \M_control|i_enable_floor_control\(1) & ( (!\SW[5]~input_o\ & \SW[4]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[5]~input_o\,
	datac => \ALT_INV_SW[4]~input_o\,
	dataf => \M_control|ALT_INV_i_enable_floor_control\(1),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\);

-- Location: LABCELL_X79_Y8_N24
\Gen_floor_control:2:f_control|i_floor_call_array_up~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~6_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(2) & ( \Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ & ( !\Gen_floor_control:3:f_control|Decoder0~2_combout\ ) ) ) 
-- # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(2) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~2_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(2),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~6_combout\);

-- Location: LABCELL_X77_Y8_N12
\Gen_floor_control:2:f_control|i_floor_call_array_up~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~7_combout\ = ( \Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~6_combout\ & (((!\rtl~0_combout\) # 
-- (!\Gen_floor_control:2:f_control|Decoder1~2_combout\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\))) ) ) # ( !\Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~2_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~6_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~7_combout\);

-- Location: FF_X77_Y8_N14
\Gen_floor_control:2:f_control|i_floor_call_array_up[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_up~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_up\(2));

-- Location: LABCELL_X77_Y8_N42
\Gen_state_mach:2:state_mach|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Mux1~0_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(0) & ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(3) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (((!\Gen_state_mach:2:state_mach|i_current_floor\(0)) # (\Gen_floor_control:2:f_control|i_floor_call_array_up\(1))))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (((\Gen_state_mach:2:state_mach|i_current_floor\(0))) # 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_up\(2)))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(0) & ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(3) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (((\Gen_state_mach:2:state_mach|i_current_floor\(0) & \Gen_floor_control:2:f_control|i_floor_call_array_up\(1))))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (((\Gen_state_mach:2:state_mach|i_current_floor\(0))) # 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_up\(2)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(0) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(3) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (((!\Gen_state_mach:2:state_mach|i_current_floor\(0)) # (\Gen_floor_control:2:f_control|i_floor_call_array_up\(1))))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (\Gen_floor_control:2:f_control|i_floor_call_array_up\(2) & 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(0)))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(0) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(3) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (((\Gen_state_mach:2:state_mach|i_current_floor\(0) & \Gen_floor_control:2:f_control|i_floor_call_array_up\(1))))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (\Gen_floor_control:2:f_control|i_floor_call_array_up\(2) & 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(2),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(1),
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(0),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(3),
	combout => \Gen_state_mach:2:state_mach|Mux1~0_combout\);

-- Location: LABCELL_X77_Y8_N24
\Gen_state_mach:2:state_mach|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Mux1~1_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(5) & ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(7) & ( ((!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_up\(4))) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(6))))) # (\Gen_state_mach:2:state_mach|i_current_floor\(0)) ) ) ) # ( 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_up\(5) & ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(7) & ( (!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:2:f_control|i_floor_call_array_up\(4) & 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(0)))) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (((\Gen_floor_control:2:f_control|i_floor_call_array_up\(6)) # (\Gen_state_mach:2:state_mach|i_current_floor\(0))))) ) ) ) # ( 
-- \Gen_floor_control:2:f_control|i_floor_call_array_up\(5) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(7) & ( (!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (((\Gen_state_mach:2:state_mach|i_current_floor\(0))) # 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_up\(4)))) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (((!\Gen_state_mach:2:state_mach|i_current_floor\(0) & \Gen_floor_control:2:f_control|i_floor_call_array_up\(6))))) ) ) ) # ( 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_up\(5) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(7) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(0) & ((!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_up\(4))) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(6)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(4),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(6),
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(5),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(7),
	combout => \Gen_state_mach:2:state_mach|Mux1~1_combout\);

-- Location: LABCELL_X77_Y8_N18
\Gen_state_mach:2:state_mach|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Mux1~3_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(14) & ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(13) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (((\Gen_state_mach:2:state_mach|i_current_floor\(0))) # (\Gen_floor_control:2:f_control|i_floor_call_array_up\(12)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (((!\Gen_state_mach:2:state_mach|i_current_floor\(0)) # 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_up\(15))))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(14) & ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(13) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (((\Gen_state_mach:2:state_mach|i_current_floor\(0))) # (\Gen_floor_control:2:f_control|i_floor_call_array_up\(12)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (((\Gen_state_mach:2:state_mach|i_current_floor\(0) & 
-- \Gen_floor_control:2:f_control|i_floor_call_array_up\(15))))) ) ) ) # ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(14) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(13) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_up\(12) & (!\Gen_state_mach:2:state_mach|i_current_floor\(0)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (((!\Gen_state_mach:2:state_mach|i_current_floor\(0)) # 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_up\(15))))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(14) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(13) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_up\(12) & (!\Gen_state_mach:2:state_mach|i_current_floor\(0)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (((\Gen_state_mach:2:state_mach|i_current_floor\(0) & 
-- \Gen_floor_control:2:f_control|i_floor_call_array_up\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(12),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(15),
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(14),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(13),
	combout => \Gen_state_mach:2:state_mach|Mux1~3_combout\);

-- Location: LABCELL_X77_Y9_N12
\Gen_state_mach:2:state_mach|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Mux1~2_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(11) & ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(8) & ( (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor\(1)) # ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(10))))) # (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & (((\Gen_floor_control:2:f_control|i_floor_call_array_up\(9))) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(1)))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(11) & ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(8) & ( (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor\(1)) # ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(10))))) # (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_up\(9)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(11) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(8) & ( 
-- (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_state_mach:2:state_mach|i_current_floor\(1) & ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(10))))) # (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (((\Gen_floor_control:2:f_control|i_floor_call_array_up\(9))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1)))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(11) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(8) & ( 
-- (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_state_mach:2:state_mach|i_current_floor\(1) & ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(10))))) # (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & (\Gen_floor_control:2:f_control|i_floor_call_array_up\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(9),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(10),
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(11),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(8),
	combout => \Gen_state_mach:2:state_mach|Mux1~2_combout\);

-- Location: LABCELL_X77_Y8_N48
\Gen_state_mach:2:state_mach|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Mux1~4_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(2) & ( \Gen_state_mach:2:state_mach|Mux1~2_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & (\Gen_state_mach:2:state_mach|Mux1~1_combout\)) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(3) & ((\Gen_state_mach:2:state_mach|Mux1~3_combout\))) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(2) & ( \Gen_state_mach:2:state_mach|Mux1~2_combout\ & ( 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(3)) # (\Gen_state_mach:2:state_mach|Mux1~0_combout\) ) ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:2:state_mach|Mux1~2_combout\ & ( 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & (\Gen_state_mach:2:state_mach|Mux1~1_combout\)) # (\Gen_state_mach:2:state_mach|i_current_floor\(3) & ((\Gen_state_mach:2:state_mach|Mux1~3_combout\))) ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:2:state_mach|Mux1~2_combout\ & ( (\Gen_state_mach:2:state_mach|Mux1~0_combout\ & !\Gen_state_mach:2:state_mach|i_current_floor\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~0_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~1_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~3_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~2_combout\,
	combout => \Gen_state_mach:2:state_mach|Mux1~4_combout\);

-- Location: LABCELL_X77_Y9_N39
\Gen_floor_control:2:f_control|i_floor_call_array_up~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~28_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(14) & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up~1_combout\) # (!\Gen_floor_control:3:f_control|Decoder0~13_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~13_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(14),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~28_combout\);

-- Location: LABCELL_X77_Y9_N9
\Gen_floor_control:2:f_control|i_floor_call_array_up~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_up~29_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up~28_combout\ & ( ((!\rtl~0_combout\) # ((!\Gen_floor_control:2:f_control|Decoder1~13_combout\) # 
-- (!\Gen_state_mach:2:state_mach|Mux1~4_combout\))) # (\Gen_floor_control:2:f_control|i_floor_call_array_up~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111101111111111111110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~13_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up~28_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_up~29_combout\);

-- Location: FF_X77_Y9_N11
\Gen_floor_control:2:f_control|i_floor_call_array_up[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_up~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_up\(14));

-- Location: LABCELL_X80_Y9_N42
\Gen_floor_control:2:f_control|i_floor_call_array_down~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\ = ( \M_control|i_enable_floor_control\(1) & ( (!\SW[5]~input_o\ & !\SW[4]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[5]~input_o\,
	datac => \ALT_INV_SW[4]~input_o\,
	dataf => \M_control|ALT_INV_i_enable_floor_control\(1),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\);

-- Location: LABCELL_X75_Y9_N48
\Gen_floor_control:2:f_control|i_floor_call_array_down~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~8_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(1) & ( (!\Gen_floor_control:3:f_control|Decoder0~3_combout\) # 
-- (!\Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~3_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(1),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~8_combout\);

-- Location: LABCELL_X75_Y9_N39
\Gen_floor_control:2:f_control|i_floor_call_array_down~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~9_combout\ = ( \Gen_floor_control:2:f_control|Decoder1~3_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~8_combout\ & (((!\Gen_state_mach:2:state_mach|Mux2~4_combout\) # 
-- (!\rtl~0_combout\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\))) ) ) # ( !\Gen_floor_control:2:f_control|Decoder1~3_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101000101010101010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~8_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\,
	datad => \ALT_INV_rtl~0_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~3_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~9_combout\);

-- Location: FF_X75_Y9_N41
\Gen_floor_control:2:f_control|i_floor_call_array_down[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_down~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_down\(1));

-- Location: LABCELL_X79_Y9_N57
\Gen_floor_control:2:f_control|i_floor_call_array_down~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~12_combout\ = ( \Gen_floor_control:3:f_control|Decoder0~5_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\ & 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_down\(3)) ) ) # ( !\Gen_floor_control:3:f_control|Decoder0~5_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(3),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~5_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~12_combout\);

-- Location: LABCELL_X79_Y9_N54
\Gen_floor_control:2:f_control|i_floor_call_array_down~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~13_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~12_combout\ & (((!\Gen_floor_control:2:f_control|Decoder1~5_combout\) # 
-- (!\Gen_state_mach:2:state_mach|Mux2~4_combout\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000110100001111000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~5_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~12_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~13_combout\);

-- Location: FF_X79_Y9_N56
\Gen_floor_control:2:f_control|i_floor_call_array_down[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_down~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_down\(3));

-- Location: LABCELL_X75_Y9_N27
\Gen_floor_control:2:f_control|i_floor_call_array_down~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~10_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(0) & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~4_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(0),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~10_combout\);

-- Location: LABCELL_X75_Y9_N51
\Gen_floor_control:2:f_control|i_floor_call_array_down~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~11_combout\ = ( \Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~10_combout\ & ((!\Gen_floor_control:2:f_control|Decoder1~4_combout\) # 
-- ((!\rtl~0_combout\) # (\Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111011000000001111101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~4_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datac => \ALT_INV_rtl~0_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~10_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~11_combout\);

-- Location: FF_X75_Y9_N53
\Gen_floor_control:2:f_control|i_floor_call_array_down[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_down~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_down\(0));

-- Location: LABCELL_X75_Y9_N36
\Gen_floor_control:2:f_control|i_floor_call_array_down~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~6_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(2) & ( (!\Gen_floor_control:3:f_control|Decoder0~2_combout\) # 
-- (!\Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~2_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(2),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~6_combout\);

-- Location: LABCELL_X75_Y9_N42
\Gen_floor_control:2:f_control|i_floor_call_array_down~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~7_combout\ = ( \Gen_floor_control:2:f_control|Decoder1~2_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~6_combout\ & (((!\Gen_state_mach:2:state_mach|Mux2~4_combout\) # 
-- (!\rtl~0_combout\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\))) ) ) # ( !\Gen_floor_control:2:f_control|Decoder1~2_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101000101010101010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~6_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\,
	datad => \ALT_INV_rtl~0_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~2_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~7_combout\);

-- Location: FF_X75_Y9_N44
\Gen_floor_control:2:f_control|i_floor_call_array_down[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_down~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_down\(2));

-- Location: LABCELL_X77_Y8_N6
\Gen_state_mach:2:state_mach|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Mux2~0_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(0) & ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(2) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(0)) # 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:2:f_control|i_floor_call_array_down\(1))) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:2:f_control|i_floor_call_array_down\(3))))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(0) & ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(2) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(0) & 
-- (((\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(0) & ((!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:2:f_control|i_floor_call_array_down\(1))) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_floor_control:2:f_control|i_floor_call_array_down\(3)))))) ) ) ) # ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(0) & ( 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_down\(2) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(0) & (((!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(0) & 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:2:f_control|i_floor_call_array_down\(1))) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:2:f_control|i_floor_call_array_down\(3)))))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(0) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(2) & ( (\Gen_state_mach:2:state_mach|i_current_floor\(0) & 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:2:f_control|i_floor_call_array_down\(1))) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:2:f_control|i_floor_call_array_down\(3)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(1),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(3),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(0),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(2),
	combout => \Gen_state_mach:2:state_mach|Mux2~0_combout\);

-- Location: MLABCELL_X78_Y8_N27
\Gen_floor_control:2:f_control|i_floor_call_array_down~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~18_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder0~8_combout\ & 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_down\(7)) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~8_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(7),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~18_combout\);

-- Location: MLABCELL_X78_Y8_N21
\Gen_floor_control:2:f_control|i_floor_call_array_down~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~19_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\ & ( \Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_down~18_combout\ ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\ & ( \Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( 
-- (!\Gen_floor_control:2:f_control|i_floor_call_array_down~18_combout\ & ((!\Gen_floor_control:2:f_control|Decoder1~8_combout\) # (!\rtl~0_combout\))) ) ) ) # ( \Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~18_combout\ ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\ & ( !\Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_down~18_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101000101010001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~18_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~8_combout\,
	datac => \ALT_INV_rtl~0_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~19_combout\);

-- Location: FF_X78_Y8_N23
\Gen_floor_control:2:f_control|i_floor_call_array_down[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_down~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_down\(7));

-- Location: MLABCELL_X78_Y8_N39
\Gen_floor_control:2:f_control|i_floor_call_array_down~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~16_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down\(5) & 
-- !\Gen_floor_control:3:f_control|Decoder0~7_combout\) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(5),
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~7_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~16_combout\);

-- Location: MLABCELL_X78_Y9_N21
\Gen_floor_control:2:f_control|i_floor_call_array_down~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~17_combout\ = ( \Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~16_combout\ & ((!\rtl~0_combout\) # 
-- ((!\Gen_floor_control:2:f_control|Decoder1~7_combout\) # (\Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~16_combout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100100011001100110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~16_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~7_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~17_combout\);

-- Location: FF_X78_Y9_N23
\Gen_floor_control:2:f_control|i_floor_call_array_down[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_down~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_down\(5));

-- Location: LABCELL_X80_Y9_N39
\Gen_floor_control:2:f_control|i_floor_call_array_down~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~4_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(6) & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~1_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(6),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~4_combout\);

-- Location: LABCELL_X75_Y9_N24
\Gen_floor_control:2:f_control|i_floor_call_array_down~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~5_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~4_combout\ & ((!\Gen_floor_control:2:f_control|Decoder1~1_combout\) # 
-- ((!\Gen_state_mach:2:state_mach|Mux2~4_combout\) # (\Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111011000000001111101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~1_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~4_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~5_combout\);

-- Location: FF_X75_Y9_N26
\Gen_floor_control:2:f_control|i_floor_call_array_down[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_down~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_down\(6));

-- Location: MLABCELL_X78_Y8_N57
\Gen_floor_control:2:f_control|i_floor_call_array_down~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~14_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder0~6_combout\ & 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_down\(4)) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~6_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(4),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~14_combout\);

-- Location: MLABCELL_X78_Y9_N15
\Gen_floor_control:2:f_control|i_floor_call_array_down~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~15_combout\ = ( \Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~14_combout\ & ((!\rtl~0_combout\) # 
-- ((!\Gen_floor_control:2:f_control|Decoder1~6_combout\) # (\Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~14_combout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011101111000000001110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~6_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~14_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~15_combout\);

-- Location: FF_X78_Y9_N17
\Gen_floor_control:2:f_control|i_floor_call_array_down[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_down~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_down\(4));

-- Location: LABCELL_X77_Y8_N36
\Gen_state_mach:2:state_mach|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Mux2~1_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(6) & ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(4) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(0)) # 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_floor_control:2:f_control|i_floor_call_array_down\(5)))) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_down\(7)))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(6) & ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(4) & ( 
-- (!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (((!\Gen_state_mach:2:state_mach|i_current_floor\(0)) # (\Gen_floor_control:2:f_control|i_floor_call_array_down\(5))))) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_down\(7) & (\Gen_state_mach:2:state_mach|i_current_floor\(0)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(6) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(4) & ( 
-- (!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (((\Gen_state_mach:2:state_mach|i_current_floor\(0) & \Gen_floor_control:2:f_control|i_floor_call_array_down\(5))))) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- (((!\Gen_state_mach:2:state_mach|i_current_floor\(0))) # (\Gen_floor_control:2:f_control|i_floor_call_array_down\(7)))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(6) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(4) & 
-- ( (\Gen_state_mach:2:state_mach|i_current_floor\(0) & ((!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_floor_control:2:f_control|i_floor_call_array_down\(5)))) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_down\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(7),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(5),
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(6),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(4),
	combout => \Gen_state_mach:2:state_mach|Mux2~1_combout\);

-- Location: LABCELL_X77_Y9_N21
\Gen_floor_control:2:f_control|i_floor_call_array_down~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~24_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(10) & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder0~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~11_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(10),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~24_combout\);

-- Location: LABCELL_X77_Y9_N24
\Gen_floor_control:2:f_control|i_floor_call_array_down~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~25_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~24_combout\ & (((!\Gen_state_mach:2:state_mach|Mux2~4_combout\) # 
-- (!\Gen_floor_control:2:f_control|Decoder1~11_combout\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~11_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~24_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~25_combout\);

-- Location: FF_X77_Y9_N26
\Gen_floor_control:2:f_control|i_floor_call_array_down[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_down~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_down\(10));

-- Location: LABCELL_X80_Y9_N3
\Gen_floor_control:2:f_control|i_floor_call_array_down~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~20_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(8) & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder0~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~9_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(8),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~20_combout\);

-- Location: LABCELL_X80_Y9_N33
\Gen_floor_control:2:f_control|i_floor_call_array_down~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~21_combout\ = ( \Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( \rtl~0_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~20_combout\ & 
-- ((!\Gen_floor_control:2:f_control|Decoder1~9_combout\) # (\Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\))) ) ) ) # ( !\Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( \rtl~0_combout\ & ( 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_down~20_combout\ ) ) ) # ( \Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( !\rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~20_combout\ ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( !\rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~20_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~9_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~20_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~21_combout\);

-- Location: FF_X80_Y9_N35
\Gen_floor_control:2:f_control|i_floor_call_array_down[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_down~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_down\(8));

-- Location: LABCELL_X79_Y9_N0
\Gen_floor_control:2:f_control|i_floor_call_array_down~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~22_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(9) & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder0~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~10_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(9),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~22_combout\);

-- Location: LABCELL_X79_Y9_N9
\Gen_floor_control:2:f_control|i_floor_call_array_down~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~23_combout\ = ( \Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~22_combout\ & ((!\rtl~0_combout\) # 
-- ((!\Gen_floor_control:2:f_control|Decoder1~10_combout\) # (\Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~22_combout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111011000000001111101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~10_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~22_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~23_combout\);

-- Location: FF_X79_Y9_N11
\Gen_floor_control:2:f_control|i_floor_call_array_down[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_down~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_down\(9));

-- Location: LABCELL_X77_Y8_N30
\Gen_state_mach:2:state_mach|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Mux2~2_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(0) & ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(11) & ( (\Gen_floor_control:2:f_control|i_floor_call_array_down\(9)) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(1)) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(0) & ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(11) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- ((\Gen_floor_control:2:f_control|i_floor_call_array_down\(8)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (\Gen_floor_control:2:f_control|i_floor_call_array_down\(10))) ) ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor\(0) & ( 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_down\(11) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & \Gen_floor_control:2:f_control|i_floor_call_array_down\(9)) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(0) & ( 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_down\(11) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & ((\Gen_floor_control:2:f_control|i_floor_call_array_down\(8)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_down\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(10),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(8),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(9),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(11),
	combout => \Gen_state_mach:2:state_mach|Mux2~2_combout\);

-- Location: LABCELL_X80_Y9_N36
\Gen_floor_control:2:f_control|i_floor_call_array_down~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~32_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(15) & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder0~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~15_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(15),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~32_combout\);

-- Location: LABCELL_X77_Y9_N18
\Gen_floor_control:2:f_control|i_floor_call_array_down~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~33_combout\ = ( \Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~32_combout\ & (((!\Gen_state_mach:2:state_mach|LessThan31~0_combout\) # 
-- (!\rtl~0_combout\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\))) ) ) # ( !\Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_LessThan31~0_combout\,
	datac => \ALT_INV_rtl~0_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~32_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~33_combout\);

-- Location: FF_X77_Y9_N20
\Gen_floor_control:2:f_control|i_floor_call_array_down[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_down~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_down\(15));

-- Location: LABCELL_X79_Y9_N6
\Gen_floor_control:2:f_control|i_floor_call_array_down~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~30_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(13) & ( (!\Gen_floor_control:3:f_control|Decoder0~14_combout\) # 
-- (!\Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~14_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(13),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~30_combout\);

-- Location: LABCELL_X79_Y9_N18
\Gen_floor_control:2:f_control|i_floor_call_array_down~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~31_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~30_combout\ & (((!\Gen_state_mach:2:state_mach|Mux2~4_combout\) # 
-- (!\Gen_floor_control:2:f_control|Decoder1~14_combout\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~14_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~30_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~31_combout\);

-- Location: FF_X79_Y9_N20
\Gen_floor_control:2:f_control|i_floor_call_array_down[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_down~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_down\(13));

-- Location: LABCELL_X79_Y9_N3
\Gen_floor_control:2:f_control|i_floor_call_array_down~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~2_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(12) & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~0_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(12),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~2_combout\);

-- Location: LABCELL_X79_Y9_N39
\Gen_floor_control:2:f_control|i_floor_call_array_down~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~3_combout\ = ( \Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( \rtl~0_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~2_combout\ & 
-- ((!\Gen_state_mach:2:state_mach|destination~0_combout\) # (\Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\))) ) ) ) # ( !\Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( \rtl~0_combout\ & ( 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_down~2_combout\ ) ) ) # ( \Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( !\rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~2_combout\ ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|Mux2~4_combout\ & ( !\rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_destination~0_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~2_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~3_combout\);

-- Location: FF_X79_Y9_N41
\Gen_floor_control:2:f_control|i_floor_call_array_down[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_down~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_down\(12));

-- Location: LABCELL_X75_Y8_N6
\Gen_state_mach:2:state_mach|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Mux2~3_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(14) & ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(12) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(0)) # 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor\(1) & ((\Gen_floor_control:2:f_control|i_floor_call_array_down\(13)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (\Gen_floor_control:2:f_control|i_floor_call_array_down\(15)))) ) ) ) # ( 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_down\(14) & ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(12) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(0) & (!\Gen_state_mach:2:state_mach|i_current_floor\(1))) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(0) & ((!\Gen_state_mach:2:state_mach|i_current_floor\(1) & ((\Gen_floor_control:2:f_control|i_floor_call_array_down\(13)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_down\(15))))) ) ) ) # ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(14) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(12) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(0) 
-- & (\Gen_state_mach:2:state_mach|i_current_floor\(1))) # (\Gen_state_mach:2:state_mach|i_current_floor\(0) & ((!\Gen_state_mach:2:state_mach|i_current_floor\(1) & ((\Gen_floor_control:2:f_control|i_floor_call_array_down\(13)))) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (\Gen_floor_control:2:f_control|i_floor_call_array_down\(15))))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(14) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(12) & 
-- ( (\Gen_state_mach:2:state_mach|i_current_floor\(0) & ((!\Gen_state_mach:2:state_mach|i_current_floor\(1) & ((\Gen_floor_control:2:f_control|i_floor_call_array_down\(13)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_down\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(15),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(13),
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(14),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(12),
	combout => \Gen_state_mach:2:state_mach|Mux2~3_combout\);

-- Location: LABCELL_X77_Y8_N0
\Gen_state_mach:2:state_mach|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Mux2~4_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(2) & ( \Gen_state_mach:2:state_mach|Mux2~3_combout\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(3)) # (\Gen_state_mach:2:state_mach|Mux2~1_combout\) ) ) 
-- ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(2) & ( \Gen_state_mach:2:state_mach|Mux2~3_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & (\Gen_state_mach:2:state_mach|Mux2~0_combout\)) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(3) & ((\Gen_state_mach:2:state_mach|Mux2~2_combout\))) ) ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:2:state_mach|Mux2~3_combout\ & ( 
-- (\Gen_state_mach:2:state_mach|Mux2~1_combout\ & !\Gen_state_mach:2:state_mach|i_current_floor\(3)) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:2:state_mach|Mux2~3_combout\ & ( 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & (\Gen_state_mach:2:state_mach|Mux2~0_combout\)) # (\Gen_state_mach:2:state_mach|i_current_floor\(3) & ((\Gen_state_mach:2:state_mach|Mux2~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000000001010101000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~0_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~1_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~2_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~3_combout\,
	combout => \Gen_state_mach:2:state_mach|Mux2~4_combout\);

-- Location: LABCELL_X77_Y9_N33
\Gen_floor_control:2:f_control|i_floor_call_array_down~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~28_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(14) & ( (!\Gen_floor_control:3:f_control|Decoder0~13_combout\) # 
-- (!\Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~13_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(14),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~28_combout\);

-- Location: LABCELL_X77_Y9_N30
\Gen_floor_control:2:f_control|i_floor_call_array_down~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~29_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~28_combout\ & (((!\Gen_state_mach:2:state_mach|Mux2~4_combout\) # 
-- (!\Gen_floor_control:2:f_control|Decoder1~13_combout\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~28_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000110100001111000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~28_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~13_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~29_combout\);

-- Location: FF_X77_Y9_N32
\Gen_floor_control:2:f_control|i_floor_call_array_down[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_down~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_down\(14));

-- Location: LABCELL_X80_Y9_N15
\Gen_state_mach:2:state_mach|check_destination_bits~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~13_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(13) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(13),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(13),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~13_combout\);

-- Location: LABCELL_X77_Y9_N54
\Gen_state_mach:2:state_mach|check_destination_bits~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~9_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(10) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(10),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(10),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~9_combout\);

-- Location: LABCELL_X80_Y9_N0
\Gen_state_mach:2:state_mach|check_destination_bits~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~7_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(8) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(8),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(8),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~7_combout\);

-- Location: LABCELL_X79_Y9_N51
\Gen_state_mach:2:state_mach|check_destination_bits~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~8_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(9) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(9),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(9),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~8_combout\);

-- Location: LABCELL_X77_Y9_N27
\Gen_state_mach:2:state_mach|check_destination_bits~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~10_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(11) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(11),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(11),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~10_combout\);

-- Location: MLABCELL_X78_Y8_N42
\Gen_state_mach:2:state_mach|check_destination_bits~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~6_combout\ = (!\Gen_floor_control:2:f_control|i_floor_call_array_up\(7) & !\Gen_floor_control:2:f_control|i_floor_call_array_down\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(7),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(7),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~6_combout\);

-- Location: LABCELL_X74_Y9_N51
\Gen_state_mach:2:state_mach|check_destination_bits~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~2_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(3) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(3),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(3),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~2_combout\);

-- Location: MLABCELL_X78_Y9_N39
\Gen_state_mach:2:state_mach|check_destination_bits~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~4_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_up\(5) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(5) & ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(5),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(5),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~4_combout\);

-- Location: MLABCELL_X78_Y9_N18
\Gen_state_mach:2:state_mach|check_destination_bits~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~3_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(4) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(4),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(4),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~3_combout\);

-- Location: LABCELL_X75_Y9_N6
\Gen_state_mach:2:state_mach|check_destination_bits~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~0_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(0) & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down\(1) & (!\Gen_floor_control:2:f_control|i_floor_call_array_down\(0) & 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_up\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(1),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(0),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(1),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(0),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~0_combout\);

-- Location: LABCELL_X74_Y9_N9
\Gen_state_mach:2:state_mach|check_destination_bits~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(2) & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down\(2) & \Gen_state_mach:2:state_mach|check_destination_bits~0_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(2),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~0_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(2),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~1_combout\);

-- Location: LABCELL_X74_Y9_N18
\Gen_state_mach:2:state_mach|check_destination_bits~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~5_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~3_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ & ( 
-- (((!\Gen_state_mach:2:state_mach|check_destination_bits~2_combout\) # (\Gen_state_mach:2:state_mach|check_destination_bits~4_combout\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_down\(6))) # 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_up\(6)) ) ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~3_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ ) ) # ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~3_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~3_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(6),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(6),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~2_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~4_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~3_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~1_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~5_combout\);

-- Location: LABCELL_X74_Y9_N24
\Gen_state_mach:2:state_mach|check_destination_bits~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~11_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~6_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~5_combout\ & ( 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~9_combout\ & (\Gen_state_mach:2:state_mach|check_destination_bits~7_combout\ & (\Gen_state_mach:2:state_mach|check_destination_bits~8_combout\ & 
-- \Gen_state_mach:2:state_mach|check_destination_bits~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~9_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~7_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~8_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~10_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~6_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~5_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~11_combout\);

-- Location: LABCELL_X74_Y9_N42
\Gen_state_mach:2:state_mach|check_destination_bits~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~12_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~11_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down\(12) & 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_up\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(12),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(12),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~11_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~12_combout\);

-- Location: LABCELL_X74_Y9_N15
\Gen_state_mach:2:state_mach|check_destination_bits~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~14_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~12_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~13_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~12_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~14_combout\);

-- Location: LABCELL_X74_Y9_N45
\Gen_state_mach:2:state_mach|check_destination_bits~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~20_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~14_combout\ & ( (((\Gen_floor_control:2:f_control|i_floor_call_array_down\(15)) # 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_up\(15))) # (\Gen_floor_control:2:f_control|i_floor_call_array_down\(14))) # (\Gen_floor_control:2:f_control|i_floor_call_array_up\(14)) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(14),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(14),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(15),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(15),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~14_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~20_combout\);

-- Location: LABCELL_X73_Y9_N48
\Gen_state_mach:2:state_mach|check_destination_bits~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~15_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~14_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_up\(14) & 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_down\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(14),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(14),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~14_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~15_combout\);

-- Location: LABCELL_X73_Y9_N3
\Gen_state_mach:2:state_mach|i_direction~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~3_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:2:state_mach|i_current_floor\(3) & ((\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:2:state_mach|i_direction~3_combout\);

-- Location: LABCELL_X74_Y9_N33
\Gen_state_mach:2:state_mach|i_direction~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~4_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~12_combout\ & ( \Gen_state_mach:2:state_mach|i_direction~3_combout\ ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~12_combout\ & ( 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~11_combout\ & (\Gen_state_mach:2:state_mach|i_current_floor\(2) & \Gen_state_mach:2:state_mach|i_current_floor\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~11_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~3_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~12_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~4_combout\);

-- Location: LABCELL_X73_Y9_N30
\Gen_state_mach:2:state_mach|check_destination_bits~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~16_combout\ = ( !\Gen_state_mach:2:state_mach|check_destination_bits~5_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~6_combout\ & 
-- \Gen_state_mach:2:state_mach|check_destination_bits~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~6_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~7_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~5_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~16_combout\);

-- Location: LABCELL_X73_Y9_N36
\Gen_state_mach:2:state_mach|LessThan27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|LessThan27~0_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(3) & ((\Gen_state_mach:2:state_mach|i_current_floor\(2)) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(1)))) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(3) & \Gen_state_mach:2:state_mach|i_current_floor\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_state_mach:2:state_mach|LessThan27~0_combout\);

-- Location: LABCELL_X74_Y9_N36
\Gen_state_mach:2:state_mach|i_direction~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~0_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~6_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~5_combout\ & ( \Gen_state_mach:2:state_mach|i_current_floor\(3) ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~6_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~5_combout\ & ( ((\Gen_state_mach:2:state_mach|i_current_floor\(1) & (\Gen_state_mach:2:state_mach|i_current_floor\(2) & 
-- \Gen_state_mach:2:state_mach|i_current_floor\(0)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010111010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~6_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~5_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~0_combout\);

-- Location: LABCELL_X73_Y9_N42
\Gen_state_mach:2:state_mach|i_direction~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~1_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~8_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~16_combout\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(3) & 
-- ((\Gen_state_mach:2:state_mach|i_current_floor\(2)) # (\Gen_state_mach:2:state_mach|i_current_floor\(1)))) ) ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~8_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~16_combout\ & ( 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(3) & (((\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\) # (\Gen_state_mach:2:state_mach|i_current_floor\(2))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010011001100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~8_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~16_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~1_combout\);

-- Location: LABCELL_X75_Y9_N18
\Gen_state_mach:2:state_mach|check_destination_bits~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~19_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_up\(0) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(0),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(0),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~19_combout\);

-- Location: LABCELL_X74_Y9_N30
\Gen_state_mach:2:state_mach|check_destination_bits~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~18_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~2_combout\) # 
-- (!\Gen_state_mach:2:state_mach|check_destination_bits~3_combout\) ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~2_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~3_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~1_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~18_combout\);

-- Location: LABCELL_X75_Y9_N30
\Gen_state_mach:2:state_mach|i_direction~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~42_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~18_combout\ ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ 
-- & ( \Gen_state_mach:2:state_mach|check_destination_bits~18_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~0_combout\ & ((!\Gen_state_mach:2:state_mach|check_destination_bits~19_combout\) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(0)))) ) ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~18_combout\ & ( \Gen_state_mach:2:state_mach|i_current_floor\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111000000110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~0_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~19_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~18_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~42_combout\);

-- Location: LABCELL_X74_Y9_N48
\Gen_state_mach:2:state_mach|i_direction~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~41_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~5_combout\ & 
-- (((!\Gen_state_mach:2:state_mach|check_destination_bits~2_combout\ & \Gen_state_mach:2:state_mach|i_current_floor\(0))) # (\Gen_state_mach:2:state_mach|i_current_floor\(2)))) ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ & ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000010000011110000001000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~2_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~5_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~1_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~41_combout\);

-- Location: LABCELL_X74_Y9_N0
\Gen_state_mach:2:state_mach|i_direction~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~37_combout\ = ( !\Gen_state_mach:2:state_mach|i_current_floor\(3) & ( (\Gen_state_mach:2:state_mach|i_direction~41_combout\ & (((\Gen_state_mach:2:state_mach|i_direction~42_combout\ & 
-- ((\Gen_state_mach:2:state_mach|check_destination_bits~4_combout\) # (\Gen_state_mach:2:state_mach|check_destination_bits~18_combout\)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1)))) ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( 
-- (((\Gen_state_mach:2:state_mach|check_destination_bits~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000011110000111100011111010111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~42_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~18_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~5_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~4_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~41_combout\,
	datag => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:2:state_mach|i_direction~37_combout\);

-- Location: LABCELL_X73_Y9_N51
\Gen_state_mach:2:state_mach|check_destination_bits~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~17_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~16_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~9_combout\ & 
-- \Gen_state_mach:2:state_mach|check_destination_bits~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~9_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~8_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~16_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~17_combout\);

-- Location: LABCELL_X74_Y9_N54
\Gen_state_mach:2:state_mach|i_direction~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~2_combout\ = ( \Gen_state_mach:2:state_mach|i_direction~37_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~17_combout\ & ( !\Gen_state_mach:2:state_mach|LessThan27~0_combout\ ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|i_direction~37_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~17_combout\ & ( !\Gen_state_mach:2:state_mach|LessThan27~0_combout\ ) ) ) # ( \Gen_state_mach:2:state_mach|i_direction~37_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~17_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~16_combout\ & !\Gen_state_mach:2:state_mach|i_direction~1_combout\) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_direction~37_combout\ & 
-- ( !\Gen_state_mach:2:state_mach|check_destination_bits~17_combout\ & ( (!\Gen_state_mach:2:state_mach|i_direction~1_combout\ & ((!\Gen_state_mach:2:state_mach|i_direction~0_combout\) # (\Gen_state_mach:2:state_mach|check_destination_bits~16_combout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000000010101010000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~16_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_LessThan27~0_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~0_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~1_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~37_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~17_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~2_combout\);

-- Location: LABCELL_X73_Y7_N36
\Gen_state_mach:2:state_mach|LessThan30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|LessThan30~0_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( (\Gen_state_mach:2:state_mach|i_current_floor\(2) & \Gen_state_mach:2:state_mach|i_current_floor\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	combout => \Gen_state_mach:2:state_mach|LessThan30~0_combout\);

-- Location: LABCELL_X73_Y9_N18
\Gen_state_mach:2:state_mach|i_direction~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~5_combout\ = ( \Gen_state_mach:2:state_mach|LessThan31~0_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~12_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~13_combout\ & 
-- (((!\Gen_floor_control:2:f_control|i_floor_call_array_down\(14) & !\Gen_floor_control:2:f_control|i_floor_call_array_up\(14))) # (\Gen_state_mach:2:state_mach|LessThan30~0_combout\))) ) ) ) # ( !\Gen_state_mach:2:state_mach|LessThan31~0_combout\ & ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~12_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~13_combout\ & (\Gen_state_mach:2:state_mach|LessThan30~0_combout\ & ((\Gen_floor_control:2:f_control|i_floor_call_array_up\(14)) # 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_down\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100110010000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(14),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~13_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_up\(14),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_LessThan30~0_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_LessThan31~0_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~12_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~5_combout\);

-- Location: LABCELL_X74_Y9_N6
\Gen_state_mach:2:state_mach|i_direction~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~6_combout\ = ( !\Gen_state_mach:2:state_mach|i_direction~5_combout\ & ( ((!\Gen_state_mach:2:state_mach|i_direction~4_combout\ & ((\Gen_state_mach:2:state_mach|i_direction~2_combout\) # 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~11_combout\)))) # (\Gen_state_mach:2:state_mach|check_destination_bits~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001111110011011100111111001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~11_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~14_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~4_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~2_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~5_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~6_combout\);

-- Location: LABCELL_X74_Y9_N12
\Gen_state_mach:2:state_mach|check_destination_bits~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~21_combout\ = ( \Gen_state_mach:2:state_mach|i_direction~6_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~20_combout\ & !\Gen_state_mach:2:state_mach|destination~q\) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|i_direction~6_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~20_combout\ & !\Gen_state_mach:2:state_mach|check_destination_bits~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~20_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_destination~q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~15_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~6_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~21_combout\);

-- Location: LABCELL_X80_Y9_N51
\Gen_floor_control:2:f_control|i_destination_array~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_destination_array~0_combout\ = ( \M_control|i_enable_floor_control\(1) & ( \SW[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[5]~input_o\,
	dataf => \M_control|ALT_INV_i_enable_floor_control\(1),
	combout => \Gen_floor_control:2:f_control|i_destination_array~0_combout\);

-- Location: LABCELL_X75_Y9_N0
\Gen_floor_control:2:f_control|i_destination_array~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_destination_array~16_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(0) & ( \rtl~0_combout\ & ( (!\Gen_floor_control:2:f_control|Decoder1~4_combout\) # (!\Gen_state_mach:2:state_mach|Mux0~4_combout\) ) ) ) 
-- # ( !\Gen_floor_control:2:f_control|i_destination_array\(0) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~4_combout\ & (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & 
-- ((!\Gen_floor_control:2:f_control|Decoder1~4_combout\) # (!\Gen_state_mach:2:state_mach|Mux0~4_combout\)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(0) & ( !\rtl~0_combout\ ) ) # ( 
-- !\Gen_floor_control:2:f_control|i_destination_array\(0) & ( !\rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~4_combout\ & \Gen_floor_control:2:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~4_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~4_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(0),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_destination_array~16_combout\);

-- Location: FF_X75_Y9_N2
\Gen_floor_control:2:f_control|i_destination_array[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_destination_array~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_destination_array\(0));

-- Location: LABCELL_X74_Y7_N24
\Gen_floor_control:2:f_control|i_destination_array~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_destination_array~1_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(1) & ( \rtl~0_combout\ & ( (!\Gen_floor_control:2:f_control|Decoder1~3_combout\) # (!\Gen_state_mach:2:state_mach|Mux0~4_combout\) ) ) ) 
-- # ( !\Gen_floor_control:2:f_control|i_destination_array\(1) & ( \rtl~0_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~3_combout\ & 
-- ((!\Gen_floor_control:2:f_control|Decoder1~3_combout\) # (!\Gen_state_mach:2:state_mach|Mux0~4_combout\)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(1) & ( !\rtl~0_combout\ ) ) # ( 
-- !\Gen_floor_control:2:f_control|i_destination_array\(1) & ( !\rtl~0_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~3_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~3_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(1),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_destination_array~1_combout\);

-- Location: FF_X74_Y7_N26
\Gen_floor_control:2:f_control|i_destination_array[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_destination_array~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_destination_array\(1));

-- Location: LABCELL_X75_Y9_N12
\Gen_floor_control:2:f_control|i_destination_array~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_destination_array~2_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(2) & ( \Gen_floor_control:2:f_control|Decoder1~2_combout\ & ( (!\Gen_state_mach:2:state_mach|Mux0~4_combout\) # (!\rtl~0_combout\) ) ) ) 
-- # ( !\Gen_floor_control:2:f_control|i_destination_array\(2) & ( \Gen_floor_control:2:f_control|Decoder1~2_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~2_combout\ & 
-- ((!\Gen_state_mach:2:state_mach|Mux0~4_combout\) # (!\rtl~0_combout\)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(2) & ( !\Gen_floor_control:2:f_control|Decoder1~2_combout\ ) ) # ( 
-- !\Gen_floor_control:2:f_control|i_destination_array\(2) & ( !\Gen_floor_control:2:f_control|Decoder1~2_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111111111111111100000101000001001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~2_combout\,
	datad => \ALT_INV_rtl~0_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(2),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~2_combout\,
	combout => \Gen_floor_control:2:f_control|i_destination_array~2_combout\);

-- Location: FF_X75_Y9_N14
\Gen_floor_control:2:f_control|i_destination_array[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_destination_array~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_destination_array\(2));

-- Location: LABCELL_X74_Y8_N0
\Gen_floor_control:2:f_control|i_destination_array~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_destination_array~3_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(5) & ( \Gen_state_mach:2:state_mach|Mux0~4_combout\ & ( (!\rtl~0_combout\) # (!\Gen_floor_control:2:f_control|Decoder1~7_combout\) ) ) ) 
-- # ( !\Gen_floor_control:2:f_control|i_destination_array\(5) & ( \Gen_state_mach:2:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~7_combout\ & (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & ((!\rtl~0_combout\) # 
-- (!\Gen_floor_control:2:f_control|Decoder1~7_combout\)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(5) & ( !\Gen_state_mach:2:state_mach|Mux0~4_combout\ ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(5) & ( 
-- !\Gen_state_mach:2:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~7_combout\ & \Gen_floor_control:2:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111111111111100000000010101001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~7_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~7_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(5),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\,
	combout => \Gen_floor_control:2:f_control|i_destination_array~3_combout\);

-- Location: FF_X74_Y8_N2
\Gen_floor_control:2:f_control|i_destination_array[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_destination_array~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_destination_array\(5));

-- Location: LABCELL_X75_Y6_N24
\Gen_floor_control:2:f_control|i_destination_array~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_destination_array~9_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(10) & ( \rtl~0_combout\ & ( (!\Gen_state_mach:2:state_mach|Mux0~4_combout\) # (!\Gen_floor_control:2:f_control|Decoder1~11_combout\) ) ) 
-- ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(10) & ( \rtl~0_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~11_combout\ & ((!\Gen_state_mach:2:state_mach|Mux0~4_combout\) 
-- # (!\Gen_floor_control:2:f_control|Decoder1~11_combout\)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(10) & ( !\rtl~0_combout\ ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(10) & ( !\rtl~0_combout\ & ( 
-- (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~11_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~11_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(10),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_destination_array~9_combout\);

-- Location: FF_X75_Y6_N26
\Gen_floor_control:2:f_control|i_destination_array[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_destination_array~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_destination_array\(10));

-- Location: LABCELL_X75_Y6_N42
\Gen_floor_control:2:f_control|i_destination_array~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_destination_array~10_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(11) & ( \rtl~0_combout\ & ( (!\Gen_state_mach:2:state_mach|Mux0~4_combout\) # (!\Gen_floor_control:2:f_control|Decoder1~12_combout\) ) ) 
-- ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(11) & ( \rtl~0_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~12_combout\ & ((!\Gen_state_mach:2:state_mach|Mux0~4_combout\) 
-- # (!\Gen_floor_control:2:f_control|Decoder1~12_combout\)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(11) & ( !\rtl~0_combout\ ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(11) & ( !\rtl~0_combout\ & ( 
-- (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~12_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~12_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(11),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_destination_array~10_combout\);

-- Location: FF_X75_Y6_N44
\Gen_floor_control:2:f_control|i_destination_array[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_destination_array~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_destination_array\(11));

-- Location: LABCELL_X75_Y6_N6
\Gen_floor_control:2:f_control|i_destination_array~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_destination_array~7_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(12) & ( \rtl~0_combout\ & ( (!\Gen_state_mach:2:state_mach|Mux0~4_combout\) # (!\Gen_state_mach:2:state_mach|destination~0_combout\) ) ) 
-- ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(12) & ( \rtl~0_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~0_combout\ & ((!\Gen_state_mach:2:state_mach|Mux0~4_combout\) 
-- # (!\Gen_state_mach:2:state_mach|destination~0_combout\)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(12) & ( !\rtl~0_combout\ ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(12) & ( !\rtl~0_combout\ & ( 
-- (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_destination~0_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~0_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(12),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_destination_array~7_combout\);

-- Location: FF_X75_Y6_N8
\Gen_floor_control:2:f_control|i_destination_array[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_destination_array~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_destination_array\(12));

-- Location: LABCELL_X75_Y6_N30
\Gen_floor_control:2:f_control|i_destination_array~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_destination_array~8_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(13) & ( \rtl~0_combout\ & ( (!\Gen_state_mach:2:state_mach|Mux0~4_combout\) # (!\Gen_floor_control:2:f_control|Decoder1~14_combout\) ) ) 
-- ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(13) & ( \rtl~0_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~14_combout\ & ((!\Gen_state_mach:2:state_mach|Mux0~4_combout\) 
-- # (!\Gen_floor_control:2:f_control|Decoder1~14_combout\)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(13) & ( !\rtl~0_combout\ ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(13) & ( !\rtl~0_combout\ & ( 
-- (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~14_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~14_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(13),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_destination_array~8_combout\);

-- Location: FF_X75_Y6_N32
\Gen_floor_control:2:f_control|i_destination_array[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_destination_array~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_destination_array\(13));

-- Location: LABCELL_X75_Y6_N0
\Gen_floor_control:2:f_control|i_destination_array~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_destination_array~6_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(15) & ( \rtl~0_combout\ & ( (!\Gen_state_mach:2:state_mach|Mux0~4_combout\) # (!\Gen_state_mach:2:state_mach|LessThan31~0_combout\) ) ) ) 
-- # ( !\Gen_floor_control:2:f_control|i_destination_array\(15) & ( \rtl~0_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~15_combout\ & ((!\Gen_state_mach:2:state_mach|Mux0~4_combout\) # 
-- (!\Gen_state_mach:2:state_mach|LessThan31~0_combout\)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(15) & ( !\rtl~0_combout\ ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(15) & ( !\rtl~0_combout\ & ( 
-- (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~15_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_LessThan31~0_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~15_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(15),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_destination_array~6_combout\);

-- Location: FF_X75_Y6_N2
\Gen_floor_control:2:f_control|i_destination_array[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_destination_array~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_destination_array\(15));

-- Location: LABCELL_X75_Y6_N39
\Gen_state_mach:2:state_mach|check_destination_bits~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~22_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(14) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(14) & ( ((\Gen_floor_control:2:f_control|i_destination_array\(15)) # 
-- (\Gen_floor_control:2:f_control|i_destination_array\(13))) # (\Gen_floor_control:2:f_control|i_destination_array\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111111111001111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(12),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(13),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(15),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(14),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~22_combout\);

-- Location: LABCELL_X75_Y6_N36
\Gen_state_mach:2:state_mach|check_destination_bits~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~23_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~22_combout\ ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~22_combout\ & ( 
-- (\Gen_floor_control:2:f_control|i_destination_array\(11)) # (\Gen_floor_control:2:f_control|i_destination_array\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(10),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(11),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~22_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~23_combout\);

-- Location: LABCELL_X74_Y8_N12
\Gen_floor_control:2:f_control|i_destination_array~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_destination_array~11_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(7) & ( \Gen_state_mach:2:state_mach|Mux0~4_combout\ & ( (!\rtl~0_combout\) # (!\Gen_floor_control:2:f_control|Decoder1~8_combout\) ) ) ) 
-- # ( !\Gen_floor_control:2:f_control|i_destination_array\(7) & ( \Gen_state_mach:2:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~8_combout\ & (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & ((!\rtl~0_combout\) # 
-- (!\Gen_floor_control:2:f_control|Decoder1~8_combout\)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(7) & ( !\Gen_state_mach:2:state_mach|Mux0~4_combout\ ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(7) & ( 
-- !\Gen_state_mach:2:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~8_combout\ & \Gen_floor_control:2:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~8_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~8_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(7),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\,
	combout => \Gen_floor_control:2:f_control|i_destination_array~11_combout\);

-- Location: FF_X74_Y8_N14
\Gen_floor_control:2:f_control|i_destination_array[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_destination_array~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_destination_array\(7));

-- Location: LABCELL_X74_Y8_N42
\Gen_floor_control:2:f_control|i_destination_array~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_destination_array~12_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(8) & ( \Gen_state_mach:2:state_mach|Mux0~4_combout\ & ( (!\rtl~0_combout\) # (!\Gen_floor_control:2:f_control|Decoder1~9_combout\) ) ) ) 
-- # ( !\Gen_floor_control:2:f_control|i_destination_array\(8) & ( \Gen_state_mach:2:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~9_combout\ & (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & ((!\rtl~0_combout\) # 
-- (!\Gen_floor_control:2:f_control|Decoder1~9_combout\)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(8) & ( !\Gen_state_mach:2:state_mach|Mux0~4_combout\ ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(8) & ( 
-- !\Gen_state_mach:2:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~9_combout\ & \Gen_floor_control:2:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~9_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~9_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(8),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\,
	combout => \Gen_floor_control:2:f_control|i_destination_array~12_combout\);

-- Location: FF_X74_Y8_N44
\Gen_floor_control:2:f_control|i_destination_array[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_destination_array~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_destination_array\(8));

-- Location: LABCELL_X75_Y6_N54
\Gen_floor_control:2:f_control|i_destination_array~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_destination_array~13_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(9) & ( \rtl~0_combout\ & ( (!\Gen_state_mach:2:state_mach|Mux0~4_combout\) # (!\Gen_floor_control:2:f_control|Decoder1~10_combout\) ) ) 
-- ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(9) & ( \rtl~0_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~10_combout\ & ((!\Gen_state_mach:2:state_mach|Mux0~4_combout\) 
-- # (!\Gen_floor_control:2:f_control|Decoder1~10_combout\)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(9) & ( !\rtl~0_combout\ ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(9) & ( !\rtl~0_combout\ & ( 
-- (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~10_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~10_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(9),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_destination_array~13_combout\);

-- Location: FF_X75_Y6_N56
\Gen_floor_control:2:f_control|i_destination_array[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_destination_array~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_destination_array\(9));

-- Location: LABCELL_X74_Y8_N33
\Gen_state_mach:2:state_mach|check_destination_bits~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~24_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(9) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(9) & ( (\Gen_floor_control:2:f_control|i_destination_array\(8)) # 
-- (\Gen_floor_control:2:f_control|i_destination_array\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(7),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(8),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(9),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~24_combout\);

-- Location: LABCELL_X74_Y6_N15
\Gen_state_mach:2:state_mach|check_destination_bits~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~25_combout\ = ( !\Gen_state_mach:2:state_mach|check_destination_bits~24_combout\ & ( (!\Gen_floor_control:2:f_control|i_destination_array\(6) & (!\Gen_floor_control:2:f_control|i_destination_array\(5) & 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~23_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(6),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(5),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~23_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~24_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~25_combout\);

-- Location: LABCELL_X73_Y7_N18
\Gen_floor_control:2:f_control|i_destination_array~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_destination_array~14_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(3) & ( \rtl~0_combout\ & ( (!\Gen_floor_control:2:f_control|Decoder1~5_combout\) # (!\Gen_state_mach:2:state_mach|Mux0~4_combout\) ) ) ) 
-- # ( !\Gen_floor_control:2:f_control|i_destination_array\(3) & ( \rtl~0_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~5_combout\ & 
-- ((!\Gen_floor_control:2:f_control|Decoder1~5_combout\) # (!\Gen_state_mach:2:state_mach|Mux0~4_combout\)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(3) & ( !\rtl~0_combout\ ) ) # ( 
-- !\Gen_floor_control:2:f_control|i_destination_array\(3) & ( !\rtl~0_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~5_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~5_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(3),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_destination_array~14_combout\);

-- Location: FF_X73_Y7_N20
\Gen_floor_control:2:f_control|i_destination_array[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_destination_array~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_destination_array\(3));

-- Location: LABCELL_X73_Y7_N24
\Gen_floor_control:2:f_control|i_destination_array~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_destination_array~15_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(4) & ( \rtl~0_combout\ & ( (!\Gen_floor_control:2:f_control|Decoder1~6_combout\) # (!\Gen_state_mach:2:state_mach|Mux0~4_combout\) ) ) ) 
-- # ( !\Gen_floor_control:2:f_control|i_destination_array\(4) & ( \rtl~0_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~6_combout\ & 
-- ((!\Gen_floor_control:2:f_control|Decoder1~6_combout\) # (!\Gen_state_mach:2:state_mach|Mux0~4_combout\)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(4) & ( !\rtl~0_combout\ ) ) # ( 
-- !\Gen_floor_control:2:f_control|i_destination_array\(4) & ( !\rtl~0_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~6_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~6_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(4),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_destination_array~15_combout\);

-- Location: FF_X73_Y7_N26
\Gen_floor_control:2:f_control|i_destination_array[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_destination_array~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_destination_array\(4));

-- Location: LABCELL_X73_Y7_N9
\Gen_state_mach:2:state_mach|check_destination_bits~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~26_combout\ = ( !\Gen_floor_control:2:f_control|i_destination_array\(4) & ( !\Gen_floor_control:2:f_control|i_destination_array\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(3),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(4),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~26_combout\);

-- Location: LABCELL_X74_Y6_N48
\Gen_state_mach:2:state_mach|i_direction~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~7_combout\ = ( !\Gen_state_mach:2:state_mach|i_direction~q\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~26_combout\ & ( (!\Gen_floor_control:2:f_control|i_destination_array\(0) & 
-- (!\Gen_floor_control:2:f_control|i_destination_array\(1) & (!\Gen_floor_control:2:f_control|i_destination_array\(2) & \Gen_state_mach:2:state_mach|check_destination_bits~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(0),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(1),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(2),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~25_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~26_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~7_combout\);

-- Location: LABCELL_X73_Y7_N6
\Gen_state_mach:2:state_mach|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Add1~0_combout\ = (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & !\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_state_mach:2:state_mach|Add1~0_combout\);

-- Location: LABCELL_X77_Y7_N33
\Gen_state_mach:2:state_mach|check_destination_bits~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~35_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~25_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~26_combout\ ) ) # ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~26_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~25_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~35_combout\);

-- Location: LABCELL_X77_Y7_N12
\Gen_state_mach:2:state_mach|check_destination_bits~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~36_combout\ = ( !\Gen_state_mach:2:state_mach|check_destination_bits~35_combout\ & ( !\Gen_floor_control:2:f_control|i_destination_array\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(2),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~35_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~36_combout\);

-- Location: LABCELL_X73_Y6_N24
\Gen_state_mach:2:state_mach|i_direction~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~11_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(11) & ( \Gen_state_mach:2:state_mach|check_destination_bits~22_combout\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(3) & 
-- !\Gen_floor_control:2:f_control|i_destination_array\(15)) ) ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(11) & ( \Gen_state_mach:2:state_mach|check_destination_bits~22_combout\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(3) & 
-- !\Gen_floor_control:2:f_control|i_destination_array\(15)) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(11) & ( !\Gen_state_mach:2:state_mach|check_destination_bits~22_combout\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(3) & 
-- !\Gen_floor_control:2:f_control|i_destination_array\(15)) ) ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(11) & ( !\Gen_state_mach:2:state_mach|check_destination_bits~22_combout\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(3) & 
-- (!\Gen_floor_control:2:f_control|i_destination_array\(15) & \Gen_floor_control:2:f_control|i_destination_array\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(15),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(10),
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(11),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~22_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~11_combout\);

-- Location: LABCELL_X75_Y6_N48
\Gen_state_mach:2:state_mach|i_direction~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~20_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(2) & ( (!\Gen_floor_control:2:f_control|i_destination_array\(13)) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (!\Gen_floor_control:2:f_control|i_destination_array\(13) & !\Gen_floor_control:2:f_control|i_destination_array\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(13),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(11),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:2:state_mach|i_direction~20_combout\);

-- Location: LABCELL_X75_Y6_N12
\Gen_state_mach:2:state_mach|i_direction~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~10_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(0) & ( \Gen_state_mach:2:state_mach|i_direction~20_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- (((!\Gen_floor_control:2:f_control|i_destination_array\(14))))) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (((!\Gen_floor_control:2:f_control|i_destination_array\(14) & !\Gen_floor_control:2:f_control|i_destination_array\(12))) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(2)))) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(0) & ( \Gen_state_mach:2:state_mach|i_direction~20_combout\ & ( (!\Gen_floor_control:2:f_control|i_destination_array\(14) & 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((!\Gen_floor_control:2:f_control|i_destination_array\(12)))) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_state_mach:2:state_mach|i_current_floor\(2))))) ) ) ) # 
-- ( \Gen_state_mach:2:state_mach|i_current_floor\(0) & ( !\Gen_state_mach:2:state_mach|i_direction~20_combout\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(2) & \Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(0) & ( !\Gen_state_mach:2:state_mach|i_direction~20_combout\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(2) & (!\Gen_floor_control:2:f_control|i_destination_array\(14) & 
-- \Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000101010111000000010001001100110011010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(14),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(12),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~20_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~10_combout\);

-- Location: LABCELL_X74_Y6_N21
\Gen_state_mach:2:state_mach|i_direction~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~12_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( \Gen_state_mach:2:state_mach|i_current_floor\(0) & ( (!\Gen_floor_control:2:f_control|i_destination_array\(9)) # 
-- ((\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\)) ) ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:2:state_mach|i_current_floor\(0) & ( 
-- (((!\Gen_floor_control:2:f_control|i_destination_array\(8) & !\Gen_floor_control:2:f_control|i_destination_array\(9))) # (\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\)) # (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011111111111100000000000000001100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(8),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(9),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	combout => \Gen_state_mach:2:state_mach|i_direction~12_combout\);

-- Location: LABCELL_X74_Y6_N30
\Gen_state_mach:2:state_mach|i_direction~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~13_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(0) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & ((!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\) # 
-- (!\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\))) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(0) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & ((!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\) # 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\) # (\Gen_floor_control:2:f_control|i_destination_array\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101010101010001010101010101000101010001010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(6),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	combout => \Gen_state_mach:2:state_mach|i_direction~13_combout\);

-- Location: LABCELL_X74_Y6_N6
\Gen_state_mach:2:state_mach|i_direction~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~14_combout\ = ( \Gen_state_mach:2:state_mach|i_direction~12_combout\ & ( \Gen_state_mach:2:state_mach|i_direction~13_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~22_combout\ & 
-- (!\Gen_floor_control:2:f_control|i_destination_array\(10) & (\Gen_state_mach:2:state_mach|check_destination_bits~24_combout\ & !\Gen_floor_control:2:f_control|i_destination_array\(11)))) ) ) ) # ( \Gen_state_mach:2:state_mach|i_direction~12_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|i_direction~13_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~22_combout\ & (!\Gen_floor_control:2:f_control|i_destination_array\(10) & !\Gen_floor_control:2:f_control|i_destination_array\(11))) ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|i_direction~12_combout\ & ( !\Gen_state_mach:2:state_mach|i_direction~13_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~22_combout\ & (!\Gen_floor_control:2:f_control|i_destination_array\(10) & 
-- (!\Gen_state_mach:2:state_mach|check_destination_bits~24_combout\ & !\Gen_floor_control:2:f_control|i_destination_array\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100010000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~22_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(10),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~24_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(11),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~12_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~13_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~14_combout\);

-- Location: LABCELL_X74_Y6_N42
\Gen_state_mach:2:state_mach|i_direction~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~22_combout\ = ( !\Gen_state_mach:2:state_mach|check_destination_bits~26_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(2)) # ((!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- \Gen_floor_control:2:f_control|i_destination_array\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001010111111110000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(4),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~26_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~22_combout\);

-- Location: LABCELL_X73_Y8_N39
\Gen_state_mach:2:state_mach|i_direction~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~21_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(1) & ( \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor\(1) & ( 
-- !\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( !\Gen_floor_control:2:f_control|i_destination_array\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(2),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_state_mach:2:state_mach|i_direction~21_combout\);

-- Location: LABCELL_X74_Y6_N54
\Gen_state_mach:2:state_mach|i_direction~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~15_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( \Gen_state_mach:2:state_mach|i_direction~21_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~25_combout\ ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(3) & ( \Gen_state_mach:2:state_mach|i_direction~21_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~25_combout\ & ((!\Gen_state_mach:2:state_mach|i_direction~22_combout\) # 
-- ((\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & \Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\)))) ) ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:2:state_mach|i_direction~21_combout\ & ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~25_combout\ ) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:2:state_mach|i_direction~21_combout\ & ( (\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~25_combout\ & ((!\Gen_state_mach:2:state_mach|i_direction~22_combout\) # (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000001111111100000000110011010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~22_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~25_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~21_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~15_combout\);

-- Location: LABCELL_X75_Y7_N30
\Gen_state_mach:2:state_mach|i_direction~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~16_combout\ = ( !\Gen_state_mach:2:state_mach|i_direction~15_combout\ & ( ((!\Gen_state_mach:2:state_mach|i_direction~14_combout\ & ((!\Gen_state_mach:2:state_mach|i_direction~11_combout\) # 
-- (!\Gen_state_mach:2:state_mach|i_direction~10_combout\)))) # (\Gen_state_mach:2:state_mach|check_destination_bits~25_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100110011111110110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~11_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~25_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~10_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~14_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~15_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~16_combout\);

-- Location: LABCELL_X75_Y7_N54
\Gen_state_mach:2:state_mach|i_direction~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~17_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~36_combout\ & ( \Gen_state_mach:2:state_mach|i_direction~16_combout\ & ( (!\Gen_state_mach:2:state_mach|i_direction~q\ & 
-- (((\Gen_state_mach:2:state_mach|Add1~0_combout\ & !\Gen_state_mach:2:state_mach|i_current_floor\(3))) # (\Gen_floor_control:2:f_control|i_destination_array\(1)))) ) ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~36_combout\ & ( 
-- \Gen_state_mach:2:state_mach|i_direction~16_combout\ & ( !\Gen_state_mach:2:state_mach|i_direction~q\ ) ) ) # ( \Gen_state_mach:2:state_mach|check_destination_bits~36_combout\ & ( !\Gen_state_mach:2:state_mach|i_direction~16_combout\ & ( 
-- (\Gen_state_mach:2:state_mach|Add1~0_combout\ & (!\Gen_state_mach:2:state_mach|i_direction~q\ & (!\Gen_floor_control:2:f_control|i_destination_array\(1) & !\Gen_state_mach:2:state_mach|i_current_floor\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000011001100110011000100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_Add1~0_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(1),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~36_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~16_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~17_combout\);

-- Location: LABCELL_X74_Y6_N45
\Gen_state_mach:2:state_mach|LessThan19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|LessThan19~0_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(0) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(3))) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(0) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & !\Gen_state_mach:2:state_mach|i_current_floor\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	combout => \Gen_state_mach:2:state_mach|LessThan19~0_combout\);

-- Location: LABCELL_X74_Y7_N12
\Gen_state_mach:2:state_mach|check_destination_bits~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~27_combout\ = ( !\Gen_floor_control:2:f_control|i_destination_array\(0) & ( (!\Gen_floor_control:2:f_control|i_destination_array\(1) & (!\Gen_floor_control:2:f_control|i_destination_array\(2) & 
-- !\Gen_floor_control:2:f_control|i_destination_array\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(1),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(2),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(3),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(0),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~27_combout\);

-- Location: LABCELL_X73_Y7_N0
\Gen_state_mach:2:state_mach|check_destination_bits~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~34_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~27_combout\ & ( (!\Gen_floor_control:2:f_control|i_destination_array\(4) & !\Gen_floor_control:2:f_control|i_destination_array\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(4),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(5),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~27_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~34_combout\);

-- Location: LABCELL_X74_Y7_N30
\Gen_state_mach:2:state_mach|check_destination_bits~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~28_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~27_combout\ & ( (!\Gen_floor_control:2:f_control|i_destination_array\(4) & (!\Gen_floor_control:2:f_control|i_destination_array\(7) & 
-- (!\Gen_floor_control:2:f_control|i_destination_array\(5) & !\Gen_floor_control:2:f_control|i_destination_array\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(4),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(7),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(5),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(6),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~27_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~28_combout\);

-- Location: LABCELL_X73_Y7_N15
\Gen_state_mach:2:state_mach|i_direction~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~27_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~28_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array\(8) & (\Gen_state_mach:2:state_mach|check_destination_bits~34_combout\ & 
-- ((\Gen_floor_control:2:f_control|i_destination_array\(7)) # (\Gen_floor_control:2:f_control|i_destination_array\(6))))) ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~28_combout\ & ( 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~34_combout\ & ((\Gen_floor_control:2:f_control|i_destination_array\(7)) # (\Gen_floor_control:2:f_control|i_destination_array\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000000100110000000000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(6),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(8),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(7),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~34_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~28_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~27_combout\);

-- Location: LABCELL_X73_Y7_N3
\Gen_state_mach:2:state_mach|i_direction~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~26_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(5) & ( \Gen_state_mach:2:state_mach|check_destination_bits~27_combout\ ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(5) & ( 
-- (\Gen_floor_control:2:f_control|i_destination_array\(4) & \Gen_state_mach:2:state_mach|check_destination_bits~27_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(4),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~27_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(5),
	combout => \Gen_state_mach:2:state_mach|i_direction~26_combout\);

-- Location: LABCELL_X73_Y7_N30
\Gen_state_mach:2:state_mach|i_direction~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~28_combout\ = ( \Gen_state_mach:2:state_mach|i_direction~27_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1)) # ((!\Gen_floor_control:2:f_control|i_destination_array\(6) & 
-- !\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) ) # ( !\Gen_state_mach:2:state_mach|i_direction~27_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & !\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011111100110011001111110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(6),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~27_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~28_combout\);

-- Location: LABCELL_X73_Y7_N42
\Gen_state_mach:2:state_mach|i_direction~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~8_combout\ = ( \Gen_state_mach:2:state_mach|i_direction~26_combout\ & ( \Gen_state_mach:2:state_mach|i_direction~28_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor\(2)) # ((!\Gen_floor_control:2:f_control|i_destination_array\(4)) # (\Gen_state_mach:2:state_mach|i_direction~27_combout\)))) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_direction~26_combout\ & ( 
-- \Gen_state_mach:2:state_mach|i_direction~28_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & \Gen_state_mach:2:state_mach|i_direction~27_combout\) ) ) ) # ( \Gen_state_mach:2:state_mach|i_direction~26_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|i_direction~28_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & !\Gen_state_mach:2:state_mach|i_current_floor\(3)) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_direction~26_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|i_direction~28_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & \Gen_state_mach:2:state_mach|i_direction~27_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000101000001010000000000000111100001110000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(4),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~27_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~26_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~28_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~8_combout\);

-- Location: LABCELL_X75_Y6_N51
\Gen_state_mach:2:state_mach|check_destination_bits~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~30_combout\ = ( !\Gen_floor_control:2:f_control|i_destination_array\(10) & ( !\Gen_floor_control:2:f_control|i_destination_array\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(9),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(10),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~30_combout\);

-- Location: LABCELL_X74_Y7_N21
\Gen_state_mach:2:state_mach|check_destination_bits~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~29_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~28_combout\ & ( !\Gen_floor_control:2:f_control|i_destination_array\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(8),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~28_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~29_combout\);

-- Location: LABCELL_X74_Y7_N57
\Gen_state_mach:2:state_mach|i_direction~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~29_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~29_combout\ & ( \Gen_floor_control:2:f_control|i_destination_array\(0) & ( \Gen_floor_control:2:f_control|i_destination_array\(11) ) ) ) # ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~29_combout\ & ( !\Gen_floor_control:2:f_control|i_destination_array\(0) & ( \Gen_floor_control:2:f_control|i_destination_array\(11) ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~29_combout\ & ( !\Gen_floor_control:2:f_control|i_destination_array\(0) & ( (!\Gen_floor_control:2:f_control|i_destination_array\(1) & ((\Gen_floor_control:2:f_control|i_destination_array\(2)))) # 
-- (\Gen_floor_control:2:f_control|i_destination_array\(1) & (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101010001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(11),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(2),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(1),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~29_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(0),
	combout => \Gen_state_mach:2:state_mach|i_direction~29_combout\);

-- Location: LABCELL_X74_Y7_N48
\Gen_state_mach:2:state_mach|i_direction~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~30_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~29_combout\ & ( \Gen_state_mach:2:state_mach|i_direction~29_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~30_combout\ ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~29_combout\ & ( \Gen_state_mach:2:state_mach|i_direction~29_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & (!\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~30_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~29_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~29_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~30_combout\);

-- Location: LABCELL_X74_Y7_N18
\Gen_state_mach:2:state_mach|i_direction~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~32_combout\ = ( \Gen_state_mach:2:state_mach|LessThan27~0_combout\ & ( (\Gen_state_mach:2:state_mach|i_direction~30_combout\ & !\Gen_state_mach:2:state_mach|check_destination_bits~29_combout\) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|LessThan27~0_combout\ & ( \Gen_state_mach:2:state_mach|i_direction~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~30_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~29_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_LessThan27~0_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~32_combout\);

-- Location: LABCELL_X73_Y7_N12
\Gen_state_mach:2:state_mach|check_destination_bits~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~31_combout\ = ( !\Gen_floor_control:2:f_control|i_destination_array\(1) & ( !\Gen_floor_control:2:f_control|i_destination_array\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(0),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(1),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~31_combout\);

-- Location: LABCELL_X74_Y7_N6
\Gen_state_mach:2:state_mach|i_direction~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~31_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~29_combout\ & ( \Gen_state_mach:2:state_mach|i_direction~30_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array\(3) & 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~31_combout\ & !\Gen_floor_control:2:f_control|i_destination_array\(2))) ) ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~29_combout\ & ( 
-- \Gen_state_mach:2:state_mach|i_direction~30_combout\ ) ) # ( \Gen_state_mach:2:state_mach|check_destination_bits~29_combout\ & ( !\Gen_state_mach:2:state_mach|i_direction~30_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~30_combout\ & 
-- (\Gen_floor_control:2:f_control|i_destination_array\(3) & (\Gen_state_mach:2:state_mach|check_destination_bits~31_combout\ & !\Gen_floor_control:2:f_control|i_destination_array\(2)))) ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~29_combout\ & ( !\Gen_state_mach:2:state_mach|i_direction~30_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array\(3) & (\Gen_state_mach:2:state_mach|check_destination_bits~31_combout\ & 
-- !\Gen_floor_control:2:f_control|i_destination_array\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000100000000011111111111111110000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~30_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(3),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~31_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(2),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~29_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~30_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~31_combout\);

-- Location: LABCELL_X74_Y7_N15
\Gen_state_mach:2:state_mach|check_destination_bits~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~32_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~28_combout\ & ( (!\Gen_floor_control:2:f_control|i_destination_array\(11) & (!\Gen_floor_control:2:f_control|i_destination_array\(8) & 
-- \Gen_state_mach:2:state_mach|check_destination_bits~30_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(11),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(8),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~30_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~28_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~32_combout\);

-- Location: LABCELL_X74_Y7_N33
\Gen_state_mach:2:state_mach|check_destination_bits~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~33_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~32_combout\ & ( (!\Gen_floor_control:2:f_control|i_destination_array\(12) & !\Gen_floor_control:2:f_control|i_destination_array\(13)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(12),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(13),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~32_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~33_combout\);

-- Location: LABCELL_X74_Y7_N0
\Gen_state_mach:2:state_mach|i_direction~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~24_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~33_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1)) # 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & !\Gen_floor_control:2:f_control|i_destination_array\(14))) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~33_combout\ ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~33_combout\ & ( 
-- (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_floor_control:2:f_control|i_destination_array\(12) & !\Gen_state_mach:2:state_mach|i_current_floor\(1))) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111100010000000000011111111111111111111111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(12),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(14),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~33_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~24_combout\);

-- Location: LABCELL_X75_Y8_N42
\Gen_state_mach:2:state_mach|i_direction~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~25_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~33_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array\(15)) # (\Gen_floor_control:2:f_control|i_destination_array\(14)) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~33_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(14),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(15),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~32_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~33_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~25_combout\);

-- Location: LABCELL_X73_Y6_N57
\Gen_state_mach:2:state_mach|i_direction~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~23_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & (!\Gen_floor_control:2:f_control|i_destination_array\(9) & !\Gen_state_mach:2:state_mach|check_destination_bits~30_combout\))) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(3) & ( 
-- \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_floor_control:2:f_control|i_destination_array\(9) & !\Gen_state_mach:2:state_mach|check_destination_bits~30_combout\) ) ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( 
-- !\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & !\Gen_state_mach:2:state_mach|check_destination_bits~30_combout\)) ) ) 
-- ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~30_combout\ & ((!\Gen_floor_control:2:f_control|i_destination_array\(9)) # 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & !\Gen_state_mach:2:state_mach|i_current_floor\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100000000000100010000000000011110000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(9),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~30_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_state_mach:2:state_mach|i_direction~23_combout\);

-- Location: LABCELL_X74_Y7_N42
\Gen_state_mach:2:state_mach|i_direction~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~33_combout\ = ( !\Gen_state_mach:2:state_mach|i_direction~25_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~28_combout\ & ((!\Gen_floor_control:2:f_control|i_destination_array\(8) & 
-- (((!\Gen_state_mach:2:state_mach|i_current_floor\(3) & \Gen_floor_control:2:f_control|i_destination_array\(9))) # (\Gen_state_mach:2:state_mach|i_direction~23_combout\))) # (\Gen_floor_control:2:f_control|i_destination_array\(8) & 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(3))))) ) ) # ( \Gen_state_mach:2:state_mach|i_direction~25_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3)) # (((\Gen_state_mach:2:state_mach|check_destination_bits~28_combout\ & 
-- (!\Gen_floor_control:2:f_control|i_destination_array\(8) & \Gen_state_mach:2:state_mach|i_direction~23_combout\))) # (\Gen_state_mach:2:state_mach|i_direction~24_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000100010101011111010111100110011001000101011111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~28_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~24_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(8),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~25_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~23_combout\,
	datag => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(9),
	combout => \Gen_state_mach:2:state_mach|i_direction~33_combout\);

-- Location: LABCELL_X74_Y7_N36
\Gen_state_mach:2:state_mach|i_direction~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~9_combout\ = ( \Gen_state_mach:2:state_mach|i_direction~q\ & ( \Gen_state_mach:2:state_mach|i_direction~33_combout\ ) ) # ( \Gen_state_mach:2:state_mach|i_direction~q\ & ( 
-- !\Gen_state_mach:2:state_mach|i_direction~33_combout\ & ( (((\Gen_state_mach:2:state_mach|LessThan19~0_combout\ & \Gen_state_mach:2:state_mach|i_direction~31_combout\)) # (\Gen_state_mach:2:state_mach|i_direction~32_combout\)) # 
-- (\Gen_state_mach:2:state_mach|i_direction~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_LessThan19~0_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~8_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~32_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~31_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~33_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~9_combout\);

-- Location: MLABCELL_X72_Y9_N36
\Gen_state_mach:2:state_mach|LessThan26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|LessThan26~0_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(2) & ( \Gen_state_mach:2:state_mach|i_current_floor\(3) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(2) & ( 
-- \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( \Gen_state_mach:2:state_mach|i_current_floor\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	combout => \Gen_state_mach:2:state_mach|LessThan26~0_combout\);

-- Location: LABCELL_X73_Y9_N24
\Gen_state_mach:2:state_mach|check_destination_bits~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~76_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~17_combout\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(3) & !\Gen_state_mach:2:state_mach|check_destination_bits~10_combout\) ) 
-- ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~17_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~16_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~10_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~17_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~76_combout\);

-- Location: LABCELL_X73_Y9_N12
\Gen_state_mach:2:state_mach|check_destination_bits~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~37_combout\ = ( \Gen_state_mach:2:state_mach|LessThan26~0_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~76_combout\ & ( 
-- (!\Gen_state_mach:2:state_mach|check_destination_bits~17_combout\ & (((!\Gen_state_mach:2:state_mach|check_destination_bits~8_combout\)) # (\Gen_state_mach:2:state_mach|LessThan27~0_combout\))) # 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~17_combout\ & (((\Gen_state_mach:2:state_mach|i_current_floor\(2))))) ) ) ) # ( !\Gen_state_mach:2:state_mach|LessThan26~0_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~76_combout\ & 
-- ( (!\Gen_state_mach:2:state_mach|check_destination_bits~17_combout\ & (\Gen_state_mach:2:state_mach|LessThan27~0_combout\ & ((\Gen_state_mach:2:state_mach|check_destination_bits~8_combout\)))) # 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~17_combout\ & (((\Gen_state_mach:2:state_mach|i_current_floor\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011010100111111001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_LessThan27~0_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~17_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~8_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_LessThan26~0_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~76_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~37_combout\);

-- Location: LABCELL_X73_Y9_N27
\Gen_state_mach:2:state_mach|check_destination_bits~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~73_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & !\Gen_state_mach:2:state_mach|check_destination_bits~10_combout\) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:2:state_mach|check_destination_bits~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~10_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~73_combout\);

-- Location: LABCELL_X73_Y9_N54
\Gen_state_mach:2:state_mach|check_destination_bits~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~38_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~73_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~17_combout\ ) ) # ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~73_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~17_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~16_combout\ & 
-- ((!\Gen_state_mach:2:state_mach|check_destination_bits~8_combout\ & ((!\Gen_state_mach:2:state_mach|LessThan26~0_combout\))) # (\Gen_state_mach:2:state_mach|check_destination_bits~8_combout\ & (!\Gen_state_mach:2:state_mach|LessThan27~0_combout\)))) ) ) ) 
-- # ( !\Gen_state_mach:2:state_mach|check_destination_bits~73_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~17_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~16_combout\ & 
-- ((!\Gen_state_mach:2:state_mach|check_destination_bits~8_combout\ & ((!\Gen_state_mach:2:state_mach|LessThan26~0_combout\))) # (\Gen_state_mach:2:state_mach|check_destination_bits~8_combout\ & (!\Gen_state_mach:2:state_mach|LessThan27~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001010000011000000101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_LessThan27~0_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_LessThan26~0_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~16_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~8_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~73_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~17_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~38_combout\);

-- Location: LABCELL_X75_Y7_N21
\Gen_state_mach:2:state_mach|check_destination_bits~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~39_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~37_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~38_combout\ & ( 
-- (!\Gen_state_mach:2:state_mach|i_direction~7_combout\ & (!\Gen_state_mach:2:state_mach|i_direction~17_combout\ & !\Gen_state_mach:2:state_mach|i_direction~9_combout\)) ) ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~37_combout\ & ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~38_combout\ & ( (!\Gen_state_mach:2:state_mach|i_direction~7_combout\ & (!\Gen_state_mach:2:state_mach|i_direction~17_combout\ & !\Gen_state_mach:2:state_mach|i_direction~9_combout\)) ) ) ) # ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~37_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~38_combout\ & ( (!\Gen_state_mach:2:state_mach|destination~q\) # ((!\Gen_state_mach:2:state_mach|i_direction~7_combout\ & 
-- (!\Gen_state_mach:2:state_mach|i_direction~17_combout\ & !\Gen_state_mach:2:state_mach|i_direction~9_combout\))) ) ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~37_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~38_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111011001100110010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~7_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_destination~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~17_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~9_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~37_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~38_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~39_combout\);

-- Location: LABCELL_X75_Y7_N15
\Gen_state_mach:2:state_mach|check_destination_bits~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~51_combout\ = ( \Gen_state_mach:2:state_mach|LessThan31~0_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~14_combout\ & ( (\Gen_state_mach:2:state_mach|destination~q\ & 
-- (((\Gen_state_mach:2:state_mach|i_direction~9_combout\) # (\Gen_state_mach:2:state_mach|i_direction~17_combout\)) # (\Gen_state_mach:2:state_mach|i_direction~7_combout\))) ) ) ) # ( !\Gen_state_mach:2:state_mach|LessThan31~0_combout\ & ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~14_combout\ & ( ((\Gen_state_mach:2:state_mach|i_direction~9_combout\) # (\Gen_state_mach:2:state_mach|i_direction~17_combout\)) # (\Gen_state_mach:2:state_mach|i_direction~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111111111110001001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~7_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_destination~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~17_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~9_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_LessThan31~0_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~14_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~51_combout\);

-- Location: LABCELL_X75_Y7_N33
\Gen_state_mach:2:state_mach|check_destination_bits~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~52_combout\ = ( !\Gen_state_mach:2:state_mach|check_destination_bits~13_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~12_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~13_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~52_combout\);

-- Location: LABCELL_X75_Y7_N12
\Gen_state_mach:2:state_mach|check_destination_bits~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~53_combout\ = ( \Gen_state_mach:2:state_mach|LessThan30~0_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~52_combout\ & ( (\Gen_state_mach:2:state_mach|destination~q\ & 
-- (((\Gen_state_mach:2:state_mach|i_direction~17_combout\) # (\Gen_state_mach:2:state_mach|i_direction~9_combout\)) # (\Gen_state_mach:2:state_mach|i_direction~7_combout\))) ) ) ) # ( !\Gen_state_mach:2:state_mach|LessThan30~0_combout\ & ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~52_combout\ & ( ((\Gen_state_mach:2:state_mach|i_direction~17_combout\) # (\Gen_state_mach:2:state_mach|i_direction~9_combout\)) # (\Gen_state_mach:2:state_mach|i_direction~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111111111110001001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~7_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_destination~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~9_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~17_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_LessThan30~0_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~52_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~53_combout\);

-- Location: MLABCELL_X78_Y7_N0
\Gen_state_mach:2:state_mach|i_direction~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~18_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~35_combout\ & ( \Gen_state_mach:2:state_mach|Add1~0_combout\ & ( !\Gen_state_mach:2:state_mach|i_direction~q\ ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~35_combout\ & ( \Gen_state_mach:2:state_mach|Add1~0_combout\ & ( (!\Gen_state_mach:2:state_mach|i_direction~q\ & (((!\Gen_state_mach:2:state_mach|i_current_floor\(3)) # 
-- (\Gen_floor_control:2:f_control|i_destination_array\(1))) # (\Gen_floor_control:2:f_control|i_destination_array\(2)))) ) ) ) # ( \Gen_state_mach:2:state_mach|check_destination_bits~35_combout\ & ( !\Gen_state_mach:2:state_mach|Add1~0_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|i_direction~q\ ) ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~35_combout\ & ( !\Gen_state_mach:2:state_mach|Add1~0_combout\ & ( (!\Gen_state_mach:2:state_mach|i_direction~q\ & 
-- ((\Gen_floor_control:2:f_control|i_destination_array\(1)) # (\Gen_floor_control:2:f_control|i_destination_array\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100000000111111110000000011110111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(2),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(1),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~35_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Add1~0_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~18_combout\);

-- Location: LABCELL_X75_Y7_N24
\Gen_state_mach:2:state_mach|i_direction~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_direction~19_combout\ = ( !\Gen_state_mach:2:state_mach|i_direction~7_combout\ & ( !\Gen_state_mach:2:state_mach|i_direction~9_combout\ & ( (!\Gen_state_mach:2:state_mach|i_direction~18_combout\) # 
-- ((!\Gen_state_mach:2:state_mach|i_direction~16_combout\ & ((!\Gen_state_mach:2:state_mach|check_destination_bits~36_combout\) # (\Gen_floor_control:2:f_control|i_destination_array\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011011100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(1),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~18_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~16_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~36_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~7_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~9_combout\,
	combout => \Gen_state_mach:2:state_mach|i_direction~19_combout\);

-- Location: LABCELL_X75_Y7_N48
\Gen_state_mach:2:state_mach|check_destination_bits~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~54_combout\ = ( \Gen_state_mach:2:state_mach|i_direction~6_combout\ & ( \Gen_state_mach:2:state_mach|i_direction~19_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~20_combout\) # 
-- (\Gen_state_mach:2:state_mach|destination~q\) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_direction~6_combout\ & ( \Gen_state_mach:2:state_mach|i_direction~19_combout\ & ( ((!\Gen_state_mach:2:state_mach|check_destination_bits~20_combout\) # 
-- (!\Gen_state_mach:2:state_mach|check_destination_bits~53_combout\)) # (\Gen_state_mach:2:state_mach|check_destination_bits~15_combout\) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_direction~6_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|i_direction~19_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~15_combout\ & (\Gen_state_mach:2:state_mach|check_destination_bits~20_combout\ & 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~53_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000000000000000011111111111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~15_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_destination~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~20_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~53_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~6_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~19_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~54_combout\);

-- Location: LABCELL_X73_Y7_N33
\Gen_state_mach:2:state_mach|check_destination_bits~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~72_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (\Gen_state_mach:2:state_mach|i_current_floor\(2) & ((\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\) # 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~4_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~72_combout\);

-- Location: LABCELL_X73_Y7_N54
\Gen_state_mach:2:state_mach|check_destination_bits~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~46_combout\ = ( !\Gen_state_mach:2:state_mach|check_destination_bits~5_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~18_combout\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(3) & 
-- ((!\Gen_state_mach:2:state_mach|Add1~0_combout\) # (!\Gen_state_mach:2:state_mach|check_destination_bits~6_combout\))) ) ) ) # ( \Gen_state_mach:2:state_mach|check_destination_bits~5_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~18_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~72_combout\) # (\Gen_state_mach:2:state_mach|i_current_floor\(3)) ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~5_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~18_combout\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(3) & ((!\Gen_state_mach:2:state_mach|Add1~0_combout\) # 
-- (!\Gen_state_mach:2:state_mach|check_destination_bits~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000100010111110101111101010101010001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_Add1~0_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~72_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~6_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~5_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~18_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~46_combout\);

-- Location: LABCELL_X73_Y7_N48
\Gen_state_mach:2:state_mach|check_destination_bits~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~47_combout\ = ( !\Gen_state_mach:2:state_mach|check_destination_bits~5_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~18_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3)) 
-- # ((\Gen_state_mach:2:state_mach|Add1~0_combout\ & \Gen_state_mach:2:state_mach|check_destination_bits~6_combout\)) ) ) ) # ( \Gen_state_mach:2:state_mach|check_destination_bits~5_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~18_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & !\Gen_state_mach:2:state_mach|check_destination_bits~72_combout\) ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~5_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~18_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3)) # ((\Gen_state_mach:2:state_mach|Add1~0_combout\ & 
-- \Gen_state_mach:2:state_mach|check_destination_bits~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010111011101000001010000010101010101110110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_Add1~0_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~72_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~6_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~5_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~18_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~47_combout\);

-- Location: LABCELL_X75_Y7_N18
\Gen_state_mach:2:state_mach|check_destination_bits~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~48_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~46_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~47_combout\ & ( 
-- (!\Gen_state_mach:2:state_mach|i_direction~7_combout\ & (!\Gen_state_mach:2:state_mach|i_direction~9_combout\ & !\Gen_state_mach:2:state_mach|i_direction~17_combout\)) ) ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~46_combout\ & ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~47_combout\ & ( (!\Gen_state_mach:2:state_mach|i_direction~7_combout\ & (!\Gen_state_mach:2:state_mach|i_direction~9_combout\ & !\Gen_state_mach:2:state_mach|i_direction~17_combout\)) ) ) ) # ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~46_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~47_combout\ & ( (!\Gen_state_mach:2:state_mach|destination~q\) # ((!\Gen_state_mach:2:state_mach|i_direction~7_combout\ & 
-- (!\Gen_state_mach:2:state_mach|i_direction~9_combout\ & !\Gen_state_mach:2:state_mach|i_direction~17_combout\))) ) ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~46_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~47_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111011001100110010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~7_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_destination~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~9_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~17_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~46_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~47_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~48_combout\);

-- Location: LABCELL_X77_Y7_N15
\Gen_floor_control:2:f_control|Decoder1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|Decoder1~0_combout\ = (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & !\Gen_state_mach:2:state_mach|i_current_floor\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	combout => \Gen_floor_control:2:f_control|Decoder1~0_combout\);

-- Location: LABCELL_X77_Y7_N30
\Gen_state_mach:2:state_mach|LessThan21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|LessThan21~0_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & !\Gen_state_mach:2:state_mach|i_current_floor\(3)) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & ((!\Gen_state_mach:2:state_mach|i_current_floor\(0)) # (!\Gen_state_mach:2:state_mach|i_current_floor\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:2:state_mach|LessThan21~0_combout\);

-- Location: LABCELL_X77_Y7_N18
\Gen_state_mach:2:state_mach|check_destination_bits~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~40_combout\ = ( \Gen_state_mach:2:state_mach|LessThan19~0_combout\ & ( \Gen_state_mach:2:state_mach|LessThan21~0_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ & 
-- (!\Gen_state_mach:2:state_mach|check_destination_bits~2_combout\ & !\Gen_floor_control:2:f_control|Decoder1~0_combout\)) ) ) ) # ( !\Gen_state_mach:2:state_mach|LessThan19~0_combout\ & ( \Gen_state_mach:2:state_mach|LessThan21~0_combout\ & ( 
-- (!\Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ & (\Gen_state_mach:2:state_mach|check_destination_bits~0_combout\)) # (\Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ & 
-- (((!\Gen_state_mach:2:state_mach|check_destination_bits~2_combout\ & !\Gen_floor_control:2:f_control|Decoder1~0_combout\)))) ) ) ) # ( \Gen_state_mach:2:state_mach|LessThan19~0_combout\ & ( !\Gen_state_mach:2:state_mach|LessThan21~0_combout\ & ( 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ & ((!\Gen_floor_control:2:f_control|Decoder1~0_combout\) # (\Gen_state_mach:2:state_mach|check_destination_bits~2_combout\))) ) ) ) # ( !\Gen_state_mach:2:state_mach|LessThan19~0_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|LessThan21~0_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ & (\Gen_state_mach:2:state_mach|check_destination_bits~0_combout\)) # (\Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ 
-- & (((!\Gen_floor_control:2:f_control|Decoder1~0_combout\) # (\Gen_state_mach:2:state_mach|check_destination_bits~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101000111001100110000001101110100010001000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~0_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~1_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~2_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~0_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_LessThan19~0_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_LessThan21~0_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~40_combout\);

-- Location: LABCELL_X75_Y7_N0
\Gen_state_mach:2:state_mach|check_destination_bits~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~41_combout\ = ( \Gen_state_mach:2:state_mach|i_direction~17_combout\ & ( (\Gen_state_mach:2:state_mach|destination~q\ & \Gen_state_mach:2:state_mach|check_destination_bits~40_combout\) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|i_direction~17_combout\ & ( (\Gen_state_mach:2:state_mach|destination~q\ & (\Gen_state_mach:2:state_mach|check_destination_bits~40_combout\ & ((\Gen_state_mach:2:state_mach|i_direction~9_combout\) # 
-- (\Gen_state_mach:2:state_mach|i_direction~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011000000000001001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~7_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_destination~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~9_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~40_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~17_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~41_combout\);

-- Location: LABCELL_X75_Y7_N3
\Gen_state_mach:2:state_mach|check_destination_bits~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~42_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~2_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~1_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~2_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~42_combout\);

-- Location: LABCELL_X77_Y7_N24
\Gen_state_mach:2:state_mach|check_destination_bits~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~43_combout\ = ( !\Gen_state_mach:2:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor\(0)) # (\Gen_state_mach:2:state_mach|check_destination_bits~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~19_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~43_combout\);

-- Location: LABCELL_X77_Y7_N48
\Gen_state_mach:2:state_mach|check_destination_bits~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~44_combout\ = ( \Gen_state_mach:2:state_mach|LessThan19~0_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~43_combout\ & ( (!\Gen_floor_control:2:f_control|Decoder1~0_combout\ & 
-- \Gen_state_mach:2:state_mach|check_destination_bits~1_combout\) ) ) ) # ( !\Gen_state_mach:2:state_mach|LessThan19~0_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~43_combout\ & ( 
-- (!\Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ & (\Gen_state_mach:2:state_mach|check_destination_bits~0_combout\)) # (\Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ & 
-- ((!\Gen_floor_control:2:f_control|Decoder1~0_combout\))) ) ) ) # ( \Gen_state_mach:2:state_mach|LessThan19~0_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~43_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ 
-- & (!\Gen_state_mach:2:state_mach|check_destination_bits~0_combout\ & ((!\Gen_state_mach:2:state_mach|destination~q\)))) # (\Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ & (((!\Gen_floor_control:2:f_control|Decoder1~0_combout\)))) ) ) ) # 
-- ( !\Gen_state_mach:2:state_mach|LessThan19~0_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~43_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ & (((!\Gen_state_mach:2:state_mach|destination~q\)) # 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~0_combout\))) # (\Gen_state_mach:2:state_mach|check_destination_bits~1_combout\ & (((!\Gen_floor_control:2:f_control|Decoder1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111001100101000001100110001010101110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~0_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~0_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_destination~q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~1_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_LessThan19~0_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~43_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~44_combout\);

-- Location: LABCELL_X75_Y7_N36
\Gen_state_mach:2:state_mach|check_destination_bits~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~45_combout\ = ( \Gen_state_mach:2:state_mach|i_direction~17_combout\ & ( \Gen_state_mach:2:state_mach|i_direction~9_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~42_combout\ & 
-- ((!\Gen_state_mach:2:state_mach|check_destination_bits~44_combout\))) # (\Gen_state_mach:2:state_mach|check_destination_bits~42_combout\ & (\Gen_state_mach:2:state_mach|LessThan21~0_combout\)) ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|i_direction~17_combout\ & ( \Gen_state_mach:2:state_mach|i_direction~9_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~42_combout\ & ((!\Gen_state_mach:2:state_mach|check_destination_bits~44_combout\))) # 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~42_combout\ & (\Gen_state_mach:2:state_mach|LessThan21~0_combout\)) ) ) ) # ( \Gen_state_mach:2:state_mach|i_direction~17_combout\ & ( !\Gen_state_mach:2:state_mach|i_direction~9_combout\ & ( 
-- (!\Gen_state_mach:2:state_mach|check_destination_bits~42_combout\ & ((!\Gen_state_mach:2:state_mach|check_destination_bits~44_combout\))) # (\Gen_state_mach:2:state_mach|check_destination_bits~42_combout\ & 
-- (\Gen_state_mach:2:state_mach|LessThan21~0_combout\)) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_direction~17_combout\ & ( !\Gen_state_mach:2:state_mach|i_direction~9_combout\ & ( (\Gen_state_mach:2:state_mach|i_direction~7_combout\ & 
-- ((!\Gen_state_mach:2:state_mach|check_destination_bits~42_combout\ & ((!\Gen_state_mach:2:state_mach|check_destination_bits~44_combout\))) # (\Gen_state_mach:2:state_mach|check_destination_bits~42_combout\ & 
-- (\Gen_state_mach:2:state_mach|LessThan21~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000100000001111100110000001111110011000000111111001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~7_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_LessThan21~0_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~42_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~44_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~17_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~9_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~45_combout\);

-- Location: LABCELL_X74_Y8_N48
\Gen_state_mach:2:state_mach|check_destination_bits~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~49_combout\ = ( \Gen_state_mach:2:state_mach|i_direction~9_combout\ & ( \Gen_state_mach:2:state_mach|i_direction~17_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~11_combout\ & 
-- ((!\Gen_state_mach:2:state_mach|i_direction~3_combout\) # (\Gen_state_mach:2:state_mach|destination~q\))) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_direction~9_combout\ & ( \Gen_state_mach:2:state_mach|i_direction~17_combout\ & ( 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~11_combout\ & ((!\Gen_state_mach:2:state_mach|i_direction~3_combout\) # (\Gen_state_mach:2:state_mach|destination~q\))) ) ) ) # ( \Gen_state_mach:2:state_mach|i_direction~9_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|i_direction~17_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~11_combout\ & ((!\Gen_state_mach:2:state_mach|i_direction~3_combout\) # (\Gen_state_mach:2:state_mach|destination~q\))) ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|i_direction~9_combout\ & ( !\Gen_state_mach:2:state_mach|i_direction~17_combout\ & ( (\Gen_state_mach:2:state_mach|i_direction~7_combout\ & (\Gen_state_mach:2:state_mach|check_destination_bits~11_combout\ & 
-- ((!\Gen_state_mach:2:state_mach|i_direction~3_combout\) # (\Gen_state_mach:2:state_mach|destination~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000001000011110000001100001111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~7_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_destination~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~11_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~3_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~9_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~17_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~49_combout\);

-- Location: LABCELL_X75_Y7_N42
\Gen_state_mach:2:state_mach|check_destination_bits~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~50_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~45_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~49_combout\ & ( 
-- ((\Gen_state_mach:2:state_mach|check_destination_bits~48_combout\ & !\Gen_state_mach:2:state_mach|check_destination_bits~18_combout\)) # (\Gen_state_mach:2:state_mach|check_destination_bits~16_combout\) ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~45_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~49_combout\ & ( ((\Gen_state_mach:2:state_mach|check_destination_bits~48_combout\ & 
-- ((!\Gen_state_mach:2:state_mach|check_destination_bits~41_combout\) # (!\Gen_state_mach:2:state_mach|check_destination_bits~18_combout\)))) # (\Gen_state_mach:2:state_mach|check_destination_bits~16_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110011011101110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~48_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~16_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~41_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~18_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~45_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~49_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~50_combout\);

-- Location: LABCELL_X75_Y7_N6
\Gen_state_mach:2:state_mach|check_destination_bits~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~55_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~54_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~50_combout\ & ( 
-- (!\Gen_state_mach:2:state_mach|check_destination_bits~21_combout\) # ((!\Gen_state_mach:2:state_mach|check_destination_bits~51_combout\ & ((\Gen_state_mach:2:state_mach|check_destination_bits~39_combout\) # 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~12_combout\)))) ) ) ) # ( \Gen_state_mach:2:state_mach|check_destination_bits~54_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~50_combout\ & ( 
-- (!\Gen_state_mach:2:state_mach|check_destination_bits~21_combout\) # ((\Gen_state_mach:2:state_mach|check_destination_bits~12_combout\ & !\Gen_state_mach:2:state_mach|check_destination_bits~51_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110111010101000000000000000001011111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~21_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~12_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~39_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~51_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~54_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~50_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~55_combout\);

-- Location: FF_X75_Y7_N8
\Gen_state_mach:2:state_mach|i_direction\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \Gen_state_mach:2:state_mach|check_destination_bits~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:2:state_mach|i_direction~q\);

-- Location: MLABCELL_X78_Y8_N12
\Gen_state_mach:2:state_mach|floor_stop~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|floor_stop~0_combout\ = ( \Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( \Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\ & ( (!\Gen_state_mach:2:state_mach|i_direction~q\) # 
-- ((!\Gen_state_mach:2:state_mach|destination~q\) # ((\Gen_state_mach:2:state_mach|Mux2~4_combout\) # (\Gen_state_mach:2:state_mach|Mux0~4_combout\))) ) ) ) # ( !\Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( 
-- \Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\ & ( ((\Gen_state_mach:2:state_mach|Mux2~4_combout\ & ((!\Gen_state_mach:2:state_mach|destination~q\) # (\Gen_state_mach:2:state_mach|i_direction~q\)))) # 
-- (\Gen_state_mach:2:state_mach|Mux0~4_combout\) ) ) ) # ( \Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( !\Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\ ) ) # ( !\Gen_state_mach:2:state_mach|Mux1~4_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\ & ( (\Gen_state_mach:2:state_mach|Mux2~4_combout\) # (\Gen_state_mach:2:state_mach|Mux0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111111111111111111100001111110111111110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_destination~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_Mux1~4_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~DUPLICATE_q\,
	combout => \Gen_state_mach:2:state_mach|floor_stop~0_combout\);

-- Location: FF_X78_Y8_N14
\Gen_state_mach:2:state_mach|floor_stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \Gen_state_mach:2:state_mach|floor_stop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:2:state_mach|floor_stop~q\);

-- Location: MLABCELL_X78_Y6_N33
\Gen_state_mach:2:state_mach|i_current_floor~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_current_floor~0_combout\ = ( \Gen_state_mach:2:state_mach|Selector1~0_combout\ & ( \Gen_state_mach:2:state_mach|Selector2~0_combout\ ) ) # ( !\Gen_state_mach:2:state_mach|Selector1~0_combout\ & ( 
-- \Gen_state_mach:2:state_mach|Selector2~0_combout\ & ( \Gen_state_mach:2:state_mach|Selector1~1_combout\ ) ) ) # ( \Gen_state_mach:2:state_mach|Selector1~0_combout\ & ( !\Gen_state_mach:2:state_mach|Selector2~0_combout\ ) ) # ( 
-- !\Gen_state_mach:2:state_mach|Selector1~0_combout\ & ( !\Gen_state_mach:2:state_mach|Selector2~0_combout\ & ( (!\Gen_state_mach:2:state_mach|floor_stop~q\) # (\Gen_state_mach:2:state_mach|Selector1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_floor_stop~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_Selector1~1_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_Selector1~0_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Selector2~0_combout\,
	combout => \Gen_state_mach:2:state_mach|i_current_floor~0_combout\);

-- Location: FF_X74_Y6_N20
\Gen_state_mach:2:state_mach|i_current_floor[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:2:state_mach|i_current_floor~1_combout\,
	sload => VCC,
	ena => \Gen_state_mach:2:state_mach|i_current_floor~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:2:state_mach|i_current_floor\(1));

-- Location: MLABCELL_X78_Y6_N51
\Gen_state_mach:2:state_mach|i_current_floor~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|i_current_floor~1_combout\ = ( \Gen_state_mach:2:state_mach|Selector1~1_combout\ & ( !\Gen_state_mach:2:state_mach|i_current_floor\(1) $ (!\Gen_state_mach:2:state_mach|i_current_floor\(0)) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|Selector1~1_combout\ & ( !\Gen_state_mach:2:state_mach|i_current_floor\(1) $ (!\Gen_state_mach:2:state_mach|i_current_floor\(0) $ (((!\Gen_state_mach:2:state_mach|Selector1~0_combout\) # 
-- (\Gen_state_mach:2:state_mach|i_direction~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101101001100110010110100101100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_Selector1~0_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Selector1~1_combout\,
	combout => \Gen_state_mach:2:state_mach|i_current_floor~1_combout\);

-- Location: FF_X74_Y6_N19
\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:2:state_mach|i_current_floor~1_combout\,
	sload => VCC,
	ena => \Gen_state_mach:2:state_mach|i_current_floor~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\);

-- Location: LABCELL_X77_Y8_N57
\Gen_floor_control:2:f_control|Decoder1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|Decoder1~1_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_floor_control:2:f_control|Decoder1~1_combout\);

-- Location: LABCELL_X73_Y8_N9
\Gen_floor_control:2:f_control|i_destination_array~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_destination_array~4_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(6) & ( \Gen_state_mach:2:state_mach|Mux0~4_combout\ & ( (!\Gen_floor_control:2:f_control|Decoder1~1_combout\) # (!\rtl~0_combout\) ) ) ) 
-- # ( !\Gen_floor_control:2:f_control|i_destination_array\(6) & ( \Gen_state_mach:2:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~1_combout\ & (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & 
-- ((!\Gen_floor_control:2:f_control|Decoder1~1_combout\) # (!\rtl~0_combout\)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(6) & ( !\Gen_state_mach:2:state_mach|Mux0~4_combout\ ) ) # ( 
-- !\Gen_floor_control:2:f_control|i_destination_array\(6) & ( !\Gen_state_mach:2:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~1_combout\ & \Gen_floor_control:2:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~1_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~1_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(6),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\,
	combout => \Gen_floor_control:2:f_control|i_destination_array~4_combout\);

-- Location: FF_X73_Y8_N11
\Gen_floor_control:2:f_control|i_destination_array[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_destination_array~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_destination_array\(6));

-- Location: LABCELL_X74_Y8_N54
\Gen_state_mach:2:state_mach|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Mux0~1_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(4) & ( \Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (\Gen_floor_control:2:f_control|i_destination_array\(6))) # (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((\Gen_floor_control:2:f_control|i_destination_array\(7)))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(4) & ( 
-- \Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:2:f_control|i_destination_array\(6))) # (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:2:f_control|i_destination_array\(7)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(4) & ( !\Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\) # 
-- (\Gen_floor_control:2:f_control|i_destination_array\(5)) ) ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(4) & ( !\Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- \Gen_floor_control:2:f_control|i_destination_array\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(6),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(5),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(7),
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(4),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:2:state_mach|Mux0~1_combout\);

-- Location: LABCELL_X74_Y8_N18
\Gen_state_mach:2:state_mach|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Mux0~0_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(0) & ( \Gen_floor_control:2:f_control|i_destination_array\(3) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\) # ((\Gen_floor_control:2:f_control|i_destination_array\(1))))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (((\Gen_floor_control:2:f_control|i_destination_array\(2))) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(0) & ( \Gen_floor_control:2:f_control|i_destination_array\(3) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:2:f_control|i_destination_array\(1)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (((\Gen_floor_control:2:f_control|i_destination_array\(2))) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(0) & ( !\Gen_floor_control:2:f_control|i_destination_array\(3) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\) # ((\Gen_floor_control:2:f_control|i_destination_array\(1))))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:2:f_control|i_destination_array\(2))))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(0) & ( !\Gen_floor_control:2:f_control|i_destination_array\(3) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:2:f_control|i_destination_array\(1)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:2:f_control|i_destination_array\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(1),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(2),
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(0),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(3),
	combout => \Gen_state_mach:2:state_mach|Mux0~0_combout\);

-- Location: LABCELL_X74_Y8_N6
\Gen_state_mach:2:state_mach|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Mux0~2_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(11) & ( \Gen_floor_control:2:f_control|i_destination_array\(10) & ( ((!\Gen_state_mach:2:state_mach|i_current_floor\(0) & 
-- (\Gen_floor_control:2:f_control|i_destination_array\(8))) # (\Gen_state_mach:2:state_mach|i_current_floor\(0) & ((\Gen_floor_control:2:f_control|i_destination_array\(9))))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1)) ) ) ) # ( 
-- !\Gen_floor_control:2:f_control|i_destination_array\(11) & ( \Gen_floor_control:2:f_control|i_destination_array\(10) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & ((!\Gen_state_mach:2:state_mach|i_current_floor\(0) & 
-- (\Gen_floor_control:2:f_control|i_destination_array\(8))) # (\Gen_state_mach:2:state_mach|i_current_floor\(0) & ((\Gen_floor_control:2:f_control|i_destination_array\(9)))))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (((!\Gen_state_mach:2:state_mach|i_current_floor\(0))))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(11) & ( !\Gen_floor_control:2:f_control|i_destination_array\(10) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor\(0) & (\Gen_floor_control:2:f_control|i_destination_array\(8))) # (\Gen_state_mach:2:state_mach|i_current_floor\(0) & ((\Gen_floor_control:2:f_control|i_destination_array\(9)))))) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (((\Gen_state_mach:2:state_mach|i_current_floor\(0))))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(11) & ( !\Gen_floor_control:2:f_control|i_destination_array\(10) & ( 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & ((!\Gen_state_mach:2:state_mach|i_current_floor\(0) & (\Gen_floor_control:2:f_control|i_destination_array\(8))) # (\Gen_state_mach:2:state_mach|i_current_floor\(0) & 
-- ((\Gen_floor_control:2:f_control|i_destination_array\(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(8),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(9),
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(11),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(10),
	combout => \Gen_state_mach:2:state_mach|Mux0~2_combout\);

-- Location: LABCELL_X75_Y8_N12
\Gen_state_mach:2:state_mach|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Mux0~3_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(12) & ( \Gen_floor_control:2:f_control|i_destination_array\(13) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1)) # 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor\(0) & ((\Gen_floor_control:2:f_control|i_destination_array\(14)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(0) & (\Gen_floor_control:2:f_control|i_destination_array\(15)))) ) ) ) # ( 
-- !\Gen_floor_control:2:f_control|i_destination_array\(12) & ( \Gen_floor_control:2:f_control|i_destination_array\(13) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & (((\Gen_state_mach:2:state_mach|i_current_floor\(0))))) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(1) & ((!\Gen_state_mach:2:state_mach|i_current_floor\(0) & ((\Gen_floor_control:2:f_control|i_destination_array\(14)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(0) & 
-- (\Gen_floor_control:2:f_control|i_destination_array\(15))))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(12) & ( !\Gen_floor_control:2:f_control|i_destination_array\(13) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (((!\Gen_state_mach:2:state_mach|i_current_floor\(0))))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & ((!\Gen_state_mach:2:state_mach|i_current_floor\(0) & ((\Gen_floor_control:2:f_control|i_destination_array\(14)))) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(0) & (\Gen_floor_control:2:f_control|i_destination_array\(15))))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(12) & ( !\Gen_floor_control:2:f_control|i_destination_array\(13) & ( 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(1) & ((!\Gen_state_mach:2:state_mach|i_current_floor\(0) & ((\Gen_floor_control:2:f_control|i_destination_array\(14)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(0) & 
-- (\Gen_floor_control:2:f_control|i_destination_array\(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(15),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(14),
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(12),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(13),
	combout => \Gen_state_mach:2:state_mach|Mux0~3_combout\);

-- Location: LABCELL_X74_Y8_N24
\Gen_state_mach:2:state_mach|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Mux0~4_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( \Gen_state_mach:2:state_mach|Mux0~3_combout\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(2)) # (\Gen_state_mach:2:state_mach|Mux0~2_combout\) ) ) 
-- ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(3) & ( \Gen_state_mach:2:state_mach|Mux0~3_combout\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & ((\Gen_state_mach:2:state_mach|Mux0~0_combout\))) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(2) & (\Gen_state_mach:2:state_mach|Mux0~1_combout\)) ) ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:2:state_mach|Mux0~3_combout\ & ( 
-- (\Gen_state_mach:2:state_mach|Mux0~2_combout\ & !\Gen_state_mach:2:state_mach|i_current_floor\(2)) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:2:state_mach|Mux0~3_combout\ & ( 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & ((\Gen_state_mach:2:state_mach|Mux0~0_combout\))) # (\Gen_state_mach:2:state_mach|i_current_floor\(2) & (\Gen_state_mach:2:state_mach|Mux0~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000000110011010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~1_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~0_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~2_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~3_combout\,
	combout => \Gen_state_mach:2:state_mach|Mux0~4_combout\);

-- Location: LABCELL_X75_Y6_N18
\Gen_floor_control:2:f_control|i_destination_array~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_destination_array~5_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(14) & ( \rtl~0_combout\ & ( (!\Gen_state_mach:2:state_mach|Mux0~4_combout\) # (!\Gen_floor_control:2:f_control|Decoder1~13_combout\) ) ) 
-- ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(14) & ( \rtl~0_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~13_combout\ & ((!\Gen_state_mach:2:state_mach|Mux0~4_combout\) 
-- # (!\Gen_floor_control:2:f_control|Decoder1~13_combout\)))) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(14) & ( !\rtl~0_combout\ ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(14) & ( !\rtl~0_combout\ & ( 
-- (\Gen_floor_control:2:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_Mux0~4_combout\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~13_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~13_combout\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(14),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_destination_array~5_combout\);

-- Location: FF_X75_Y6_N20
\Gen_floor_control:2:f_control|i_destination_array[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_destination_array~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_destination_array\(14));

-- Location: LABCELL_X73_Y9_N33
\Gen_state_mach:2:state_mach|check_destination_bits~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~62_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~33_combout\ & ( !\Gen_floor_control:2:f_control|i_destination_array\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(14),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~33_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~62_combout\);

-- Location: MLABCELL_X78_Y7_N51
\Gen_state_mach:2:state_mach|check_destination_bits~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~70_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~32_combout\ & ( !\Gen_floor_control:2:f_control|i_destination_array\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(12),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~32_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~70_combout\);

-- Location: LABCELL_X73_Y9_N6
\Gen_state_mach:2:state_mach|destination~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|destination~2_combout\ = ( \Gen_state_mach:2:state_mach|i_direction~3_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~62_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array\(15) & 
-- !\Gen_state_mach:2:state_mach|LessThan31~0_combout\) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_direction~3_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~62_combout\ & ( (\Gen_floor_control:2:f_control|i_destination_array\(15) & 
-- !\Gen_state_mach:2:state_mach|LessThan31~0_combout\) ) ) ) # ( \Gen_state_mach:2:state_mach|i_direction~3_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~62_combout\ & ( (!\Gen_floor_control:2:f_control|i_destination_array\(13) & 
-- ((!\Gen_state_mach:2:state_mach|LessThan30~0_combout\) # (\Gen_state_mach:2:state_mach|LessThan31~0_combout\))) # (\Gen_floor_control:2:f_control|i_destination_array\(13) & ((\Gen_state_mach:2:state_mach|LessThan30~0_combout\))) ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|i_direction~3_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~62_combout\ & ( ((!\Gen_state_mach:2:state_mach|LessThan30~0_combout\) # (\Gen_state_mach:2:state_mach|LessThan31~0_combout\)) # 
-- (\Gen_floor_control:2:f_control|i_destination_array\(13)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101011111101010100101111100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(13),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(15),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_LessThan31~0_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_LessThan30~0_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~3_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~62_combout\,
	combout => \Gen_state_mach:2:state_mach|destination~2_combout\);

-- Location: LABCELL_X75_Y8_N48
\Gen_state_mach:2:state_mach|check_destination_bits~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~65_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(2) & ( \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~31_combout\ ) ) ) 
-- # ( !\Gen_state_mach:2:state_mach|i_current_floor\(2) & ( \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~31_combout\ & (((!\Gen_state_mach:2:state_mach|i_current_floor\(1)) # 
-- (\Gen_floor_control:2:f_control|i_destination_array\(2))) # (\Gen_state_mach:2:state_mach|i_current_floor\(3)))) ) ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~31_combout\ ) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~31_combout\ & (((!\Gen_state_mach:2:state_mach|i_current_floor\(1)) # (!\Gen_floor_control:2:f_control|i_destination_array\(2))) # (\Gen_state_mach:2:state_mach|i_current_floor\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001101000011110000111100001101000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~31_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(2),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~65_combout\);

-- Location: LABCELL_X75_Y8_N30
\Gen_state_mach:2:state_mach|check_destination_bits~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~66_combout\ = ( !\Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (\Gen_state_mach:2:state_mach|i_current_floor\(2) & (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & 
-- (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ $ (!\Gen_floor_control:2:f_control|i_destination_array\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000000000000101000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(4),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~66_combout\);

-- Location: LABCELL_X75_Y8_N36
\Gen_state_mach:2:state_mach|check_destination_bits~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~63_combout\ = ( !\Gen_state_mach:2:state_mach|i_current_floor\(3) & ( \Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (\Gen_state_mach:2:state_mach|i_current_floor\(2) & 
-- ((!\Gen_floor_control:2:f_control|i_destination_array\(6) & (\Gen_floor_control:2:f_control|i_destination_array\(7) & \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\)) # (\Gen_floor_control:2:f_control|i_destination_array\(6) & 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\))))) ) ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (!\Gen_floor_control:2:f_control|i_destination_array\(7) & 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & (!\Gen_floor_control:2:f_control|i_destination_array\(6) & !\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000011000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(7),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(6),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~63_combout\);

-- Location: LABCELL_X75_Y8_N18
\Gen_state_mach:2:state_mach|check_destination_bits~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~64_combout\ = ( \Gen_floor_control:2:f_control|i_destination_array\(1) & ( \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_floor_control:2:f_control|i_destination_array\(0) & 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & !\Gen_state_mach:2:state_mach|i_current_floor\(1)))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_destination_array\(1) & ( 
-- \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( !\Gen_floor_control:2:f_control|i_destination_array\(0) ) ) ) # ( \Gen_floor_control:2:f_control|i_destination_array\(1) & ( !\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( 
-- (\Gen_floor_control:2:f_control|i_destination_array\(0) & (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & !\Gen_state_mach:2:state_mach|i_current_floor\(1)))) ) ) ) # ( 
-- !\Gen_floor_control:2:f_control|i_destination_array\(1) & ( !\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_floor_control:2:f_control|i_destination_array\(0)) # ((!\Gen_state_mach:2:state_mach|i_current_floor\(2) & 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & !\Gen_state_mach:2:state_mach|i_current_floor\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101010101010010000000000000010101010101010101000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(0),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(1),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~64_combout\);

-- Location: LABCELL_X75_Y8_N0
\Gen_state_mach:2:state_mach|check_destination_bits~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~67_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~63_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~64_combout\ & ( 
-- ((!\Gen_state_mach:2:state_mach|check_destination_bits~27_combout\ & (!\Gen_state_mach:2:state_mach|check_destination_bits~65_combout\)) # (\Gen_state_mach:2:state_mach|check_destination_bits~27_combout\ & 
-- ((\Gen_state_mach:2:state_mach|check_destination_bits~66_combout\)))) # (\Gen_state_mach:2:state_mach|check_destination_bits~34_combout\) ) ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~63_combout\ & ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~64_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~34_combout\ & ((!\Gen_state_mach:2:state_mach|check_destination_bits~27_combout\ & 
-- (!\Gen_state_mach:2:state_mach|check_destination_bits~65_combout\)) # (\Gen_state_mach:2:state_mach|check_destination_bits~27_combout\ & ((\Gen_state_mach:2:state_mach|check_destination_bits~66_combout\))))) ) ) ) # ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~63_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~64_combout\ & ( ((\Gen_state_mach:2:state_mach|check_destination_bits~27_combout\ & 
-- \Gen_state_mach:2:state_mach|check_destination_bits~66_combout\)) # (\Gen_state_mach:2:state_mach|check_destination_bits~34_combout\) ) ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~63_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~64_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~34_combout\ & (\Gen_state_mach:2:state_mach|check_destination_bits~27_combout\ & 
-- \Gen_state_mach:2:state_mach|check_destination_bits~66_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100001100110011111110000000100011001011001110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~65_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~34_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~27_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~66_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~63_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~64_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~67_combout\);

-- Location: LABCELL_X75_Y8_N33
\Gen_state_mach:2:state_mach|check_destination_bits~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~68_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (!\Gen_floor_control:2:f_control|i_destination_array\(9) & \Gen_state_mach:2:state_mach|i_current_floor\(3)))) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & 
-- (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:2:f_control|i_destination_array\(9) & \Gen_state_mach:2:state_mach|i_current_floor\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(9),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~68_combout\);

-- Location: MLABCELL_X72_Y7_N24
\Gen_state_mach:2:state_mach|check_destination_bits~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~69_combout\ = ( \Gen_state_mach:2:state_mach|LessThan27~0_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~68_combout\ & ( (\Gen_state_mach:2:state_mach|i_current_floor\(3) & 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~30_combout\ & (\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & \Gen_state_mach:2:state_mach|check_destination_bits~29_combout\))) ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|LessThan27~0_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~68_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~30_combout\ & \Gen_state_mach:2:state_mach|check_destination_bits~29_combout\) 
-- ) ) ) # ( \Gen_state_mach:2:state_mach|LessThan27~0_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~68_combout\ & ( (\Gen_state_mach:2:state_mach|check_destination_bits~29_combout\ & 
-- ((!\Gen_state_mach:2:state_mach|check_destination_bits~30_combout\) # ((\Gen_state_mach:2:state_mach|i_current_floor\(3) & \Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\)))) ) ) ) # ( !\Gen_state_mach:2:state_mach|LessThan27~0_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~68_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~29_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001100110100000000001100110000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~30_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~29_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_LessThan27~0_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~68_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~69_combout\);

-- Location: LABCELL_X77_Y7_N0
\Gen_state_mach:2:state_mach|check_destination_bits~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~71_combout\ = ( \Gen_state_mach:2:state_mach|destination~0_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~69_combout\ & ( 
-- (!\Gen_state_mach:2:state_mach|check_destination_bits~32_combout\ & !\Gen_state_mach:2:state_mach|check_destination_bits~70_combout\) ) ) ) # ( !\Gen_state_mach:2:state_mach|destination~0_combout\ & ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~69_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~70_combout\ ) ) ) # ( \Gen_state_mach:2:state_mach|destination~0_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~69_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~32_combout\ & (!\Gen_state_mach:2:state_mach|check_destination_bits~67_combout\ & 
-- (!\Gen_state_mach:2:state_mach|check_destination_bits~70_combout\ & !\Gen_state_mach:2:state_mach|check_destination_bits~29_combout\))) ) ) ) # ( !\Gen_state_mach:2:state_mach|destination~0_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~69_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~70_combout\ & (((!\Gen_state_mach:2:state_mach|check_destination_bits~67_combout\ & 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~29_combout\)) # (\Gen_state_mach:2:state_mach|check_destination_bits~32_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000001010000100000000000000011110000111100001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~32_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~67_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~70_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~29_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_destination~0_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~69_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~71_combout\);

-- Location: MLABCELL_X78_Y7_N45
\Gen_state_mach:2:state_mach|check_destination_bits~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~59_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(1) & ( \Gen_state_mach:2:state_mach|i_current_floor\(3) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(1) & ( 
-- \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( ((!\Gen_floor_control:2:f_control|i_destination_array\(9) & ((!\Gen_floor_control:2:f_control|i_destination_array\(8)) # (\Gen_state_mach:2:state_mach|i_current_floor\(0)))) # 
-- (\Gen_floor_control:2:f_control|i_destination_array\(9) & ((!\Gen_state_mach:2:state_mach|i_current_floor\(0))))) # (\Gen_state_mach:2:state_mach|i_current_floor\(2)) ) ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor\(1) & ( 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(3) & ( ((!\Gen_state_mach:2:state_mach|i_current_floor\(2)) # ((!\Gen_state_mach:2:state_mach|i_current_floor\(0)) # (\Gen_floor_control:2:f_control|i_destination_array\(9)))) # 
-- (\Gen_floor_control:2:f_control|i_destination_array\(8)) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(1) & ( !\Gen_state_mach:2:state_mach|i_current_floor\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111101111110111111111100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(8),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(9),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~59_combout\);

-- Location: MLABCELL_X78_Y6_N24
\Gen_state_mach:2:state_mach|check_destination_bits~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~57_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( \Gen_state_mach:2:state_mach|i_current_floor\(0) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & \Gen_floor_control:2:f_control|i_destination_array\(13))) ) ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:2:state_mach|i_current_floor\(0) & ( 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & (\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & !\Gen_floor_control:2:f_control|i_destination_array\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000000000000000000000000000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(13),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~57_combout\);

-- Location: MLABCELL_X78_Y6_N39
\Gen_state_mach:2:state_mach|check_destination_bits~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~56_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( \Gen_state_mach:2:state_mach|i_current_floor\(0) & ( (\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & 
-- (\Gen_floor_control:2:f_control|i_destination_array\(15) & \Gen_state_mach:2:state_mach|i_current_floor\(1))) ) ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:2:state_mach|i_current_floor\(0) & ( 
-- (\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & (!\Gen_floor_control:2:f_control|i_destination_array\(15) & \Gen_state_mach:2:state_mach|i_current_floor\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101000000000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(15),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~56_combout\);

-- Location: MLABCELL_X78_Y6_N18
\Gen_state_mach:2:state_mach|check_destination_bits~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~74_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~56_combout\ & ( (!\Gen_floor_control:2:f_control|i_destination_array\(15) & 
-- (!\Gen_state_mach:2:state_mach|check_destination_bits~57_combout\ & !\Gen_floor_control:2:f_control|i_destination_array\(14))) ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~56_combout\ & ( 
-- ((!\Gen_state_mach:2:state_mach|check_destination_bits~57_combout\) # (\Gen_floor_control:2:f_control|i_destination_array\(14))) # (\Gen_floor_control:2:f_control|i_destination_array\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111111111111100111111111111000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(15),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~57_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(14),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~56_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~74_combout\);

-- Location: LABCELL_X74_Y6_N0
\Gen_state_mach:2:state_mach|check_destination_bits~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~61_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(0) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & (\Gen_state_mach:2:state_mach|i_current_floor\(2) & 
-- (!\Gen_floor_control:2:f_control|i_destination_array\(6) & !\Gen_state_mach:2:state_mach|i_current_floor\(3)))) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(0) & ( (\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(2) & (\Gen_floor_control:2:f_control|i_destination_array\(6) & !\Gen_state_mach:2:state_mach|i_current_floor\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(6),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~61_combout\);

-- Location: LABCELL_X74_Y6_N33
\Gen_state_mach:2:state_mach|check_destination_bits~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~60_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(0) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & !\Gen_floor_control:2:f_control|i_destination_array\(4)))) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(0) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & 
-- (!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_state_mach:2:state_mach|i_current_floor\(2) & \Gen_floor_control:2:f_control|i_destination_array\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(4),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~60_combout\);

-- Location: LABCELL_X74_Y6_N24
\Gen_state_mach:2:state_mach|check_destination_bits~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~75_combout\ = ( !\Gen_state_mach:2:state_mach|check_destination_bits~61_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~60_combout\ & ( 
-- (!\Gen_state_mach:2:state_mach|check_destination_bits~24_combout\ & (!\Gen_state_mach:2:state_mach|check_destination_bits~25_combout\ & !\Gen_state_mach:2:state_mach|check_destination_bits~23_combout\)) ) ) ) # ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~61_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~60_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~25_combout\ ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~61_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~60_combout\ & ( ((!\Gen_state_mach:2:state_mach|check_destination_bits~24_combout\ & 
-- !\Gen_state_mach:2:state_mach|check_destination_bits~23_combout\)) # (\Gen_state_mach:2:state_mach|check_destination_bits~25_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100110011001100110011001110001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~24_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~25_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~23_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~61_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~60_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~75_combout\);

-- Location: LABCELL_X79_Y7_N57
\Gen_state_mach:2:state_mach|check_destination_bits~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~58_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(0) & ( \Gen_state_mach:2:state_mach|i_current_floor\(2) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(0) & ( 
-- \Gen_state_mach:2:state_mach|i_current_floor\(2) ) ) # ( \Gen_state_mach:2:state_mach|i_current_floor\(0) & ( !\Gen_state_mach:2:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3)) # 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor\(1)) # (!\Gen_floor_control:2:f_control|i_destination_array\(11))) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(0) & ( !\Gen_state_mach:2:state_mach|i_current_floor\(2) & ( 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(3)) # ((!\Gen_state_mach:2:state_mach|i_current_floor\(1)) # (\Gen_floor_control:2:f_control|i_destination_array\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111111111111111111110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(11),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~58_combout\);

-- Location: LABCELL_X77_Y7_N54
\Gen_state_mach:2:state_mach|check_destination_bits~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~81_combout\ = ( !\Gen_state_mach:2:state_mach|check_destination_bits~22_combout\ & ( ((!\Gen_state_mach:2:state_mach|check_destination_bits~23_combout\ & 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~59_combout\ & (\Gen_state_mach:2:state_mach|check_destination_bits~24_combout\))) # (\Gen_state_mach:2:state_mach|check_destination_bits~23_combout\ & 
-- (((\Gen_state_mach:2:state_mach|check_destination_bits~58_combout\))))) # (\Gen_state_mach:2:state_mach|check_destination_bits~75_combout\) ) ) # ( \Gen_state_mach:2:state_mach|check_destination_bits~22_combout\ & ( 
-- ((!\Gen_state_mach:2:state_mach|check_destination_bits~23_combout\ & (\Gen_state_mach:2:state_mach|check_destination_bits~59_combout\ & (\Gen_state_mach:2:state_mach|check_destination_bits~24_combout\))) # 
-- (\Gen_state_mach:2:state_mach|check_destination_bits~23_combout\ & (((\Gen_state_mach:2:state_mach|check_destination_bits~74_combout\))))) # (\Gen_state_mach:2:state_mach|check_destination_bits~75_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100001111000100010000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~59_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~24_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~74_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~23_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~22_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~75_combout\,
	datag => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~58_combout\,
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~81_combout\);

-- Location: LABCELL_X77_Y7_N42
\Gen_state_mach:2:state_mach|check_destination_bits~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|check_destination_bits~77_combout\ = ( !\Gen_state_mach:2:state_mach|check_destination_bits~35_combout\ & ( (((!\Gen_state_mach:2:state_mach|i_current_floor\(1) & 
-- ((!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\) # (\Gen_floor_control:2:f_control|i_destination_array\(2)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & ((!\Gen_floor_control:2:f_control|i_destination_array\(2)) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\)))) # (\Gen_state_mach:2:state_mach|i_current_floor\(3))) # (\Gen_state_mach:2:state_mach|i_current_floor\(2)) ) ) # ( \Gen_state_mach:2:state_mach|check_destination_bits~35_combout\ & ( 
-- (((\Gen_state_mach:2:state_mach|check_destination_bits~81_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111101101111111000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~81_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~35_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datag => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(2),
	combout => \Gen_state_mach:2:state_mach|check_destination_bits~77_combout\);

-- Location: LABCELL_X77_Y7_N6
\Gen_state_mach:2:state_mach|destination~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|destination~3_combout\ = ( \Gen_state_mach:2:state_mach|Add1~0_combout\ & ( \Gen_state_mach:2:state_mach|check_destination_bits~77_combout\ & ( ((!\Gen_state_mach:2:state_mach|check_destination_bits~36_combout\) # 
-- ((\Gen_floor_control:2:f_control|i_destination_array\(0) & \Gen_state_mach:2:state_mach|i_current_floor\(3)))) # (\Gen_floor_control:2:f_control|i_destination_array\(1)) ) ) ) # ( !\Gen_state_mach:2:state_mach|Add1~0_combout\ & ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~77_combout\ & ( ((!\Gen_state_mach:2:state_mach|check_destination_bits~36_combout\) # (\Gen_floor_control:2:f_control|i_destination_array\(0))) # (\Gen_floor_control:2:f_control|i_destination_array\(1)) 
-- ) ) ) # ( \Gen_state_mach:2:state_mach|Add1~0_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~77_combout\ & ( (!\Gen_floor_control:2:f_control|i_destination_array\(1) & (\Gen_floor_control:2:f_control|i_destination_array\(0) & 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(3) & \Gen_state_mach:2:state_mach|check_destination_bits~36_combout\))) ) ) ) # ( !\Gen_state_mach:2:state_mach|Add1~0_combout\ & ( !\Gen_state_mach:2:state_mach|check_destination_bits~77_combout\ & ( 
-- (!\Gen_floor_control:2:f_control|i_destination_array\(1) & (\Gen_floor_control:2:f_control|i_destination_array\(0) & \Gen_state_mach:2:state_mach|check_destination_bits~36_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000000001011111111011101111111111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(1),
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_destination_array\(0),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~36_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_Add1~0_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~77_combout\,
	combout => \Gen_state_mach:2:state_mach|destination~3_combout\);

-- Location: LABCELL_X77_Y7_N36
\Gen_state_mach:2:state_mach|destination~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|destination~1_combout\ = ( \Gen_state_mach:2:state_mach|check_destination_bits~71_combout\ & ( \Gen_state_mach:2:state_mach|destination~3_combout\ & ( (!\Gen_state_mach:2:state_mach|check_destination_bits~62_combout\) # 
-- ((!\Gen_state_mach:2:state_mach|i_direction~q\) # (\Gen_state_mach:2:state_mach|destination~2_combout\)) ) ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~71_combout\ & ( \Gen_state_mach:2:state_mach|destination~3_combout\ & ( 
-- (!\Gen_state_mach:2:state_mach|i_direction~q\) # ((\Gen_state_mach:2:state_mach|destination~2_combout\ & ((\Gen_state_mach:2:state_mach|check_destination_bits~70_combout\) # (\Gen_state_mach:2:state_mach|check_destination_bits~62_combout\)))) ) ) ) # ( 
-- \Gen_state_mach:2:state_mach|check_destination_bits~71_combout\ & ( !\Gen_state_mach:2:state_mach|destination~3_combout\ & ( (\Gen_state_mach:2:state_mach|i_direction~q\ & ((!\Gen_state_mach:2:state_mach|check_destination_bits~62_combout\) # 
-- (\Gen_state_mach:2:state_mach|destination~2_combout\))) ) ) ) # ( !\Gen_state_mach:2:state_mach|check_destination_bits~71_combout\ & ( !\Gen_state_mach:2:state_mach|destination~3_combout\ & ( (\Gen_state_mach:2:state_mach|i_direction~q\ & 
-- (\Gen_state_mach:2:state_mach|destination~2_combout\ & ((\Gen_state_mach:2:state_mach|check_destination_bits~70_combout\) # (\Gen_state_mach:2:state_mach|check_destination_bits~62_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011001000100011001111001100110111111110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~62_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~70_combout\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_destination~2_combout\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_check_destination_bits~71_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_destination~3_combout\,
	combout => \Gen_state_mach:2:state_mach|destination~1_combout\);

-- Location: FF_X77_Y7_N38
\Gen_state_mach:2:state_mach|destination\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \Gen_state_mach:2:state_mach|destination~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:2:state_mach|destination~q\);

-- Location: FF_X78_Y8_N2
\Gen_state_mach:2:state_mach|current_state.loading\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \Gen_state_mach:2:state_mach|Selector3~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:2:state_mach|current_state.loading~q\);

-- Location: MLABCELL_X78_Y8_N45
\Gen_state_mach:2:state_mach|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:2:state_mach|Selector0~0_combout\ = ( \Gen_state_mach:2:state_mach|floor_call~q\ & ( (!\Gen_state_mach:2:state_mach|destination~q\ & (((!\Gen_state_mach:2:state_mach|current_state.loading~q\)))) # 
-- (\Gen_state_mach:2:state_mach|destination~q\ & ((!\Gen_state_mach:2:state_mach|floor_stop~q\) # ((\Gen_state_mach:2:state_mach|current_state.idle~q\ & !\Gen_state_mach:2:state_mach|current_state.loading~q\)))) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|floor_call~q\ & ( (!\Gen_state_mach:2:state_mach|current_state.idle~q\ & (\Gen_state_mach:2:state_mach|destination~q\ & (!\Gen_state_mach:2:state_mach|floor_stop~q\))) # (\Gen_state_mach:2:state_mach|current_state.idle~q\ & 
-- ((!\Gen_state_mach:2:state_mach|current_state.loading~q\) # ((\Gen_state_mach:2:state_mach|destination~q\ & !\Gen_state_mach:2:state_mach|floor_stop~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010100110000011101010011000011111101001100001111110100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~q\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_destination~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_floor_stop~q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_current_state.loading~q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_floor_call~q\,
	combout => \Gen_state_mach:2:state_mach|Selector0~0_combout\);

-- Location: FF_X78_Y6_N44
\Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \Gen_state_mach:2:state_mach|Selector0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\);

-- Location: MLABCELL_X78_Y8_N9
\Gen_floor_control:2:f_control|i_floor_call_array_down~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\ = ( !\Gen_state_mach:2:state_mach|i_direction~q\ & ( (\Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\ & ((!\Gen_state_mach:2:state_mach|current_state.up~q\) # 
-- (!\Gen_state_mach:2:state_mach|current_state.down~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000100010101010100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~DUPLICATE_q\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_current_state.up~q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_current_state.down~q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_direction~q\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\);

-- Location: LABCELL_X79_Y9_N48
\Gen_floor_control:2:f_control|i_floor_call_array_down~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~26_combout\ = ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(11) & ( (!\Gen_floor_control:3:f_control|Decoder0~12_combout\) # 
-- (!\Gen_floor_control:2:f_control|i_floor_call_array_down~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~12_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(11),
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~26_combout\);

-- Location: LABCELL_X77_Y9_N36
\Gen_floor_control:2:f_control|i_floor_call_array_down~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:2:f_control|i_floor_call_array_down~27_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:2:f_control|i_floor_call_array_down~26_combout\ & (((!\Gen_state_mach:2:state_mach|Mux2~4_combout\) # 
-- (!\Gen_floor_control:2:f_control|Decoder1~12_combout\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_down~0_combout\))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down~26_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:2:f_control|ALT_INV_Decoder1~12_combout\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down~26_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:2:f_control|i_floor_call_array_down~27_combout\);

-- Location: FF_X77_Y9_N38
\Gen_floor_control:2:f_control|i_floor_call_array_down[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:2:f_control|i_floor_call_array_down~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:2:f_control|i_floor_call_array_down\(11));

-- Location: MLABCELL_X78_Y9_N24
\M_control|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux4~3_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(15) & ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(14) & ( ((!\SW[0]~input_o\ & ((\Gen_floor_control:2:f_control|i_floor_call_array_down\(10)))) # 
-- (\SW[0]~input_o\ & (\Gen_floor_control:2:f_control|i_floor_call_array_down\(11)))) # (\SW[2]~input_o\) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(15) & ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(14) & ( 
-- (!\SW[0]~input_o\ & (((\Gen_floor_control:2:f_control|i_floor_call_array_down\(10)) # (\SW[2]~input_o\)))) # (\SW[0]~input_o\ & (\Gen_floor_control:2:f_control|i_floor_call_array_down\(11) & (!\SW[2]~input_o\))) ) ) ) # ( 
-- \Gen_floor_control:2:f_control|i_floor_call_array_down\(15) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(14) & ( (!\SW[0]~input_o\ & (((!\SW[2]~input_o\ & \Gen_floor_control:2:f_control|i_floor_call_array_down\(10))))) # (\SW[0]~input_o\ & 
-- (((\SW[2]~input_o\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_down\(11)))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(15) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(14) & ( (!\SW[2]~input_o\ & 
-- ((!\SW[0]~input_o\ & ((\Gen_floor_control:2:f_control|i_floor_call_array_down\(10)))) # (\SW[0]~input_o\ & (\Gen_floor_control:2:f_control|i_floor_call_array_down\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(11),
	datac => \ALT_INV_SW[2]~input_o\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(10),
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(15),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(14),
	combout => \M_control|Mux4~3_combout\);

-- Location: LABCELL_X79_Y9_N12
\M_control|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux4~1_combout\ = ( \SW[2]~input_o\ & ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(13) & ( (\Gen_floor_control:2:f_control|i_floor_call_array_down\(12)) # (\SW[0]~input_o\) ) ) ) # ( !\SW[2]~input_o\ & ( 
-- \Gen_floor_control:2:f_control|i_floor_call_array_down\(13) & ( (!\SW[0]~input_o\ & ((\Gen_floor_control:2:f_control|i_floor_call_array_down\(8)))) # (\SW[0]~input_o\ & (\Gen_floor_control:2:f_control|i_floor_call_array_down\(9))) ) ) ) # ( 
-- \SW[2]~input_o\ & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(13) & ( (!\SW[0]~input_o\ & \Gen_floor_control:2:f_control|i_floor_call_array_down\(12)) ) ) ) # ( !\SW[2]~input_o\ & ( 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_down\(13) & ( (!\SW[0]~input_o\ & ((\Gen_floor_control:2:f_control|i_floor_call_array_down\(8)))) # (\SW[0]~input_o\ & (\Gen_floor_control:2:f_control|i_floor_call_array_down\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(9),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(8),
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(12),
	datae => \ALT_INV_SW[2]~input_o\,
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(13),
	combout => \M_control|Mux4~1_combout\);

-- Location: MLABCELL_X78_Y9_N54
\M_control|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux4~0_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(4) & ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(1) & ( (!\SW[2]~input_o\ & (((\Gen_floor_control:2:f_control|i_floor_call_array_down\(0)) # 
-- (\SW[0]~input_o\)))) # (\SW[2]~input_o\ & (((!\SW[0]~input_o\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_down\(5)))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(4) & ( 
-- \Gen_floor_control:2:f_control|i_floor_call_array_down\(1) & ( (!\SW[2]~input_o\ & (((\Gen_floor_control:2:f_control|i_floor_call_array_down\(0)) # (\SW[0]~input_o\)))) # (\SW[2]~input_o\ & (\Gen_floor_control:2:f_control|i_floor_call_array_down\(5) & 
-- (\SW[0]~input_o\))) ) ) ) # ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(4) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(1) & ( (!\SW[2]~input_o\ & (((!\SW[0]~input_o\ & 
-- \Gen_floor_control:2:f_control|i_floor_call_array_down\(0))))) # (\SW[2]~input_o\ & (((!\SW[0]~input_o\)) # (\Gen_floor_control:2:f_control|i_floor_call_array_down\(5)))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(4) & ( 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_down\(1) & ( (!\SW[2]~input_o\ & (((!\SW[0]~input_o\ & \Gen_floor_control:2:f_control|i_floor_call_array_down\(0))))) # (\SW[2]~input_o\ & (\Gen_floor_control:2:f_control|i_floor_call_array_down\(5) & 
-- (\SW[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(5),
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(0),
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(4),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(1),
	combout => \M_control|Mux4~0_combout\);

-- Location: LABCELL_X79_Y9_N30
\M_control|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux4~2_combout\ = ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(2) & ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(7) & ( (!\SW[0]~input_o\ & (((!\SW[2]~input_o\)) # 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_down\(6)))) # (\SW[0]~input_o\ & (((\SW[2]~input_o\) # (\Gen_floor_control:2:f_control|i_floor_call_array_down\(3))))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(2) & ( 
-- \Gen_floor_control:2:f_control|i_floor_call_array_down\(7) & ( (!\SW[0]~input_o\ & (\Gen_floor_control:2:f_control|i_floor_call_array_down\(6) & ((\SW[2]~input_o\)))) # (\SW[0]~input_o\ & (((\SW[2]~input_o\) # 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_down\(3))))) ) ) ) # ( \Gen_floor_control:2:f_control|i_floor_call_array_down\(2) & ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(7) & ( (!\SW[0]~input_o\ & (((!\SW[2]~input_o\)) # 
-- (\Gen_floor_control:2:f_control|i_floor_call_array_down\(6)))) # (\SW[0]~input_o\ & (((\Gen_floor_control:2:f_control|i_floor_call_array_down\(3) & !\SW[2]~input_o\)))) ) ) ) # ( !\Gen_floor_control:2:f_control|i_floor_call_array_down\(2) & ( 
-- !\Gen_floor_control:2:f_control|i_floor_call_array_down\(7) & ( (!\SW[0]~input_o\ & (\Gen_floor_control:2:f_control|i_floor_call_array_down\(6) & ((\SW[2]~input_o\)))) # (\SW[0]~input_o\ & (((\Gen_floor_control:2:f_control|i_floor_call_array_down\(3) & 
-- !\SW[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(6),
	datac => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(3),
	datad => \ALT_INV_SW[2]~input_o\,
	datae => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(2),
	dataf => \Gen_floor_control:2:f_control|ALT_INV_i_floor_call_array_down\(7),
	combout => \M_control|Mux4~2_combout\);

-- Location: MLABCELL_X78_Y9_N6
\M_control|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux4~4_combout\ = ( \M_control|Mux4~0_combout\ & ( \M_control|Mux4~2_combout\ & ( (!\SW[3]~input_o\) # ((!\SW[1]~input_o\ & ((\M_control|Mux4~1_combout\))) # (\SW[1]~input_o\ & (\M_control|Mux4~3_combout\))) ) ) ) # ( 
-- !\M_control|Mux4~0_combout\ & ( \M_control|Mux4~2_combout\ & ( (!\SW[1]~input_o\ & (\SW[3]~input_o\ & ((\M_control|Mux4~1_combout\)))) # (\SW[1]~input_o\ & ((!\SW[3]~input_o\) # ((\M_control|Mux4~3_combout\)))) ) ) ) # ( \M_control|Mux4~0_combout\ & ( 
-- !\M_control|Mux4~2_combout\ & ( (!\SW[1]~input_o\ & ((!\SW[3]~input_o\) # ((\M_control|Mux4~1_combout\)))) # (\SW[1]~input_o\ & (\SW[3]~input_o\ & (\M_control|Mux4~3_combout\))) ) ) ) # ( !\M_control|Mux4~0_combout\ & ( !\M_control|Mux4~2_combout\ & ( 
-- (\SW[3]~input_o\ & ((!\SW[1]~input_o\ & ((\M_control|Mux4~1_combout\))) # (\SW[1]~input_o\ & (\M_control|Mux4~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[1]~input_o\,
	datab => \ALT_INV_SW[3]~input_o\,
	datac => \M_control|ALT_INV_Mux4~3_combout\,
	datad => \M_control|ALT_INV_Mux4~1_combout\,
	datae => \M_control|ALT_INV_Mux4~0_combout\,
	dataf => \M_control|ALT_INV_Mux4~2_combout\,
	combout => \M_control|Mux4~4_combout\);

-- Location: LABCELL_X73_Y4_N48
\M_control|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux5~2_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(1) & ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(9) & ( (!\SW[1]~input_o\) # ((!\SW[3]~input_o\ & 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_down\(3))) # (\SW[3]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(11))))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(1) & ( 
-- \Gen_floor_control:3:f_control|i_floor_call_array_down\(9) & ( (!\SW[3]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_down\(3) & ((\SW[1]~input_o\)))) # (\SW[3]~input_o\ & (((!\SW[1]~input_o\) # 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_down\(11))))) ) ) ) # ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(1) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(9) & ( (!\SW[3]~input_o\ & (((!\SW[1]~input_o\)) # 
-- (\Gen_floor_control:3:f_control|i_floor_call_array_down\(3)))) # (\SW[3]~input_o\ & (((\Gen_floor_control:3:f_control|i_floor_call_array_down\(11) & \SW[1]~input_o\)))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(1) & ( 
-- !\Gen_floor_control:3:f_control|i_floor_call_array_down\(9) & ( (\SW[1]~input_o\ & ((!\SW[3]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_down\(3))) # (\SW[3]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(11)))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[3]~input_o\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(3),
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(11),
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(1),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(9),
	combout => \M_control|Mux5~2_combout\);

-- Location: MLABCELL_X72_Y4_N18
\M_control|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux5~0_combout\ = ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(10) & ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(2) & ( ((!\SW[3]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_down\(0))) # 
-- (\SW[3]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(8))))) # (\SW[1]~input_o\) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(10) & ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(2) & ( 
-- (!\SW[1]~input_o\ & ((!\SW[3]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_down\(0))) # (\SW[3]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(8)))))) # (\SW[1]~input_o\ & (((!\SW[3]~input_o\)))) ) ) ) # ( 
-- \Gen_floor_control:3:f_control|i_floor_call_array_down\(10) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(2) & ( (!\SW[1]~input_o\ & ((!\SW[3]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_down\(0))) # (\SW[3]~input_o\ & 
-- ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(8)))))) # (\SW[1]~input_o\ & (((\SW[3]~input_o\)))) ) ) ) # ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(10) & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(2) & ( 
-- (!\SW[1]~input_o\ & ((!\SW[3]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_down\(0))) # (\SW[3]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(8)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(0),
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(8),
	datae => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(10),
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(2),
	combout => \M_control|Mux5~0_combout\);

-- Location: LABCELL_X77_Y4_N36
\M_control|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux5~3_combout\ = ( \SW[1]~input_o\ & ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(15) & ( (\SW[3]~input_o\) # (\Gen_floor_control:3:f_control|i_floor_call_array_down\(7)) ) ) ) # ( !\SW[1]~input_o\ & ( 
-- \Gen_floor_control:3:f_control|i_floor_call_array_down\(15) & ( (!\SW[3]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(5)))) # (\SW[3]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_down\(13))) ) ) ) # ( 
-- \SW[1]~input_o\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(15) & ( (\Gen_floor_control:3:f_control|i_floor_call_array_down\(7) & !\SW[3]~input_o\) ) ) ) # ( !\SW[1]~input_o\ & ( 
-- !\Gen_floor_control:3:f_control|i_floor_call_array_down\(15) & ( (!\SW[3]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(5)))) # (\SW[3]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_down\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(7),
	datab => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(13),
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(5),
	datae => \ALT_INV_SW[1]~input_o\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(15),
	combout => \M_control|Mux5~3_combout\);

-- Location: LABCELL_X75_Y3_N18
\M_control|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux5~1_combout\ = ( \SW[3]~input_o\ & ( \Gen_floor_control:3:f_control|i_floor_call_array_down\(14) & ( (\SW[1]~input_o\) # (\Gen_floor_control:3:f_control|i_floor_call_array_down\(12)) ) ) ) # ( !\SW[3]~input_o\ & ( 
-- \Gen_floor_control:3:f_control|i_floor_call_array_down\(14) & ( (!\SW[1]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(4)))) # (\SW[1]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_down\(6))) ) ) ) # ( 
-- \SW[3]~input_o\ & ( !\Gen_floor_control:3:f_control|i_floor_call_array_down\(14) & ( (\Gen_floor_control:3:f_control|i_floor_call_array_down\(12) & !\SW[1]~input_o\) ) ) ) # ( !\SW[3]~input_o\ & ( 
-- !\Gen_floor_control:3:f_control|i_floor_call_array_down\(14) & ( (!\SW[1]~input_o\ & ((\Gen_floor_control:3:f_control|i_floor_call_array_down\(4)))) # (\SW[1]~input_o\ & (\Gen_floor_control:3:f_control|i_floor_call_array_down\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(12),
	datab => \ALT_INV_SW[1]~input_o\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(6),
	datad => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(4),
	datae => \ALT_INV_SW[3]~input_o\,
	dataf => \Gen_floor_control:3:f_control|ALT_INV_i_floor_call_array_down\(14),
	combout => \M_control|Mux5~1_combout\);

-- Location: LABCELL_X77_Y4_N42
\M_control|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux5~4_combout\ = ( \M_control|Mux5~3_combout\ & ( \M_control|Mux5~1_combout\ & ( ((!\SW[0]~input_o\ & ((\M_control|Mux5~0_combout\))) # (\SW[0]~input_o\ & (\M_control|Mux5~2_combout\))) # (\SW[2]~input_o\) ) ) ) # ( !\M_control|Mux5~3_combout\ 
-- & ( \M_control|Mux5~1_combout\ & ( (!\SW[2]~input_o\ & ((!\SW[0]~input_o\ & ((\M_control|Mux5~0_combout\))) # (\SW[0]~input_o\ & (\M_control|Mux5~2_combout\)))) # (\SW[2]~input_o\ & (!\SW[0]~input_o\)) ) ) ) # ( \M_control|Mux5~3_combout\ & ( 
-- !\M_control|Mux5~1_combout\ & ( (!\SW[2]~input_o\ & ((!\SW[0]~input_o\ & ((\M_control|Mux5~0_combout\))) # (\SW[0]~input_o\ & (\M_control|Mux5~2_combout\)))) # (\SW[2]~input_o\ & (\SW[0]~input_o\)) ) ) ) # ( !\M_control|Mux5~3_combout\ & ( 
-- !\M_control|Mux5~1_combout\ & ( (!\SW[2]~input_o\ & ((!\SW[0]~input_o\ & ((\M_control|Mux5~0_combout\))) # (\SW[0]~input_o\ & (\M_control|Mux5~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \M_control|ALT_INV_Mux5~2_combout\,
	datad => \M_control|ALT_INV_Mux5~0_combout\,
	datae => \M_control|ALT_INV_Mux5~3_combout\,
	dataf => \M_control|ALT_INV_Mux5~1_combout\,
	combout => \M_control|Mux5~4_combout\);

-- Location: LABCELL_X80_Y7_N51
\Gen_floor_control:1:f_control|i_floor_call_array_down~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\ = ( !\SW[5]~input_o\ & ( \M_control|i_enable_floor_control\(0) & ( !\SW[4]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[4]~input_o\,
	datae => \ALT_INV_SW[5]~input_o\,
	dataf => \M_control|ALT_INV_i_enable_floor_control\(0),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\);

-- Location: LABCELL_X80_Y6_N15
\Gen_floor_control:1:f_control|i_floor_call_array_down~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~28_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(14) & ( (!\Gen_floor_control:3:f_control|Decoder0~13_combout\) # 
-- (!\Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~13_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(14),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~28_combout\);

-- Location: LABCELL_X83_Y5_N18
\Gen_floor_control:1:f_control|Decoder1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|Decoder1~14_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & 
-- !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_floor_control:1:f_control|Decoder1~14_combout\);

-- Location: LABCELL_X80_Y6_N12
\Gen_floor_control:1:f_control|i_floor_call_array_down~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~29_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~28_combout\ & (((!\Gen_state_mach:1:state_mach|Mux2~4_combout\) # 
-- (!\Gen_floor_control:1:f_control|Decoder1~14_combout\)) # (\Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~28_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101000101010101010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~28_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~14_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~29_combout\);

-- Location: FF_X80_Y6_N14
\Gen_floor_control:1:f_control|i_floor_call_array_down[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_down~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_down\(14));

-- Location: MLABCELL_X82_Y3_N54
\Gen_floor_control:1:f_control|i_floor_call_array_down~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~30_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down\(13) & 
-- !\Gen_floor_control:3:f_control|Decoder0~14_combout\) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(13),
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~14_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~30_combout\);

-- Location: LABCELL_X81_Y3_N18
\Gen_floor_control:1:f_control|i_floor_call_array_down~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~31_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~30_combout\ ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~30_combout\ & ((!\rtl~0_combout\) # ((!\Gen_state_mach:1:state_mach|Mux2~4_combout\) # 
-- (!\Gen_floor_control:1:f_control|Decoder1~15_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111100000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~15_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~30_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~31_combout\);

-- Location: FF_X81_Y3_N20
\Gen_floor_control:1:f_control|i_floor_call_array_down[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_down~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_down\(13));

-- Location: MLABCELL_X78_Y3_N51
\Gen_floor_control:1:f_control|i_floor_call_array_down~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~32_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(15) & ( (!\Gen_floor_control:3:f_control|Decoder0~15_combout\) # 
-- (!\Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~15_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(15),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~32_combout\);

-- Location: MLABCELL_X78_Y3_N48
\Gen_floor_control:1:f_control|i_floor_call_array_down~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~33_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~32_combout\ & ((!\Gen_state_mach:1:state_mach|LessThan31~0_combout\) # 
-- ((!\Gen_state_mach:1:state_mach|Mux2~4_combout\) # (\Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~32_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011101111000000001110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_LessThan31~0_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~32_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~33_combout\);

-- Location: FF_X78_Y3_N50
\Gen_floor_control:1:f_control|i_floor_call_array_down[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_down~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_down\(15));

-- Location: MLABCELL_X78_Y5_N24
\M_control|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux3~3_combout\ = ( \SW[0]~input_o\ & ( \SW[1]~input_o\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(15) ) ) ) # ( !\SW[0]~input_o\ & ( \SW[1]~input_o\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(14) ) ) ) # ( 
-- \SW[0]~input_o\ & ( !\SW[1]~input_o\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(13) ) ) ) # ( !\SW[0]~input_o\ & ( !\SW[1]~input_o\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(14),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(12),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(13),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(15),
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \M_control|Mux3~3_combout\);

-- Location: LABCELL_X80_Y6_N36
\Gen_floor_control:1:f_control|i_floor_call_array_down~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~26_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(11) & ( 
-- !\Gen_floor_control:3:f_control|Decoder0~12_combout\ ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~12_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(11),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~26_combout\);

-- Location: LABCELL_X79_Y6_N54
\Gen_floor_control:1:f_control|i_floor_call_array_down~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~27_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~26_combout\ & ( \rtl~0_combout\ & ( ((!\Gen_state_mach:1:state_mach|Mux2~4_combout\) # 
-- (!\Gen_floor_control:1:f_control|Decoder1~13_combout\)) # (\Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\) ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~26_combout\ & ( !\rtl~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111101111111010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~13_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~26_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~27_combout\);

-- Location: FF_X79_Y6_N56
\Gen_floor_control:1:f_control|i_floor_call_array_down[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_down~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_down\(11));

-- Location: LABCELL_X83_Y3_N18
\Gen_floor_control:1:f_control|i_floor_call_array_down~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~22_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(9) & ( \Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\ & ( 
-- !\Gen_floor_control:3:f_control|Decoder0~10_combout\ ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(9) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~10_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(9),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~22_combout\);

-- Location: LABCELL_X80_Y3_N39
\Gen_floor_control:1:f_control|i_floor_call_array_down~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~23_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~22_combout\ ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~22_combout\ & ((!\rtl~0_combout\) # ((!\Gen_floor_control:1:f_control|Decoder1~11_combout\) # 
-- (!\Gen_state_mach:1:state_mach|Mux2~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111100000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~11_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~22_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~23_combout\);

-- Location: FF_X80_Y3_N41
\Gen_floor_control:1:f_control|i_floor_call_array_down[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_down~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_down\(9));

-- Location: MLABCELL_X82_Y3_N9
\Gen_floor_control:1:f_control|i_floor_call_array_down~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~24_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder0~11_combout\ & 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_down\(10)) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~11_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(10),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~24_combout\);

-- Location: LABCELL_X81_Y3_N3
\Gen_floor_control:1:f_control|i_floor_call_array_down~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~25_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~24_combout\ ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~24_combout\ & ((!\Gen_floor_control:1:f_control|Decoder1~12_combout\) # ((!\rtl~0_combout\) # 
-- (!\Gen_state_mach:1:state_mach|Mux2~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111100000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~12_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~24_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~25_combout\);

-- Location: FF_X81_Y3_N5
\Gen_floor_control:1:f_control|i_floor_call_array_down[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_down~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_down\(10));

-- Location: LABCELL_X81_Y3_N36
\Gen_floor_control:1:f_control|i_floor_call_array_down~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~20_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder0~9_combout\ & 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_down\(8)) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~9_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(8),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~20_combout\);

-- Location: LABCELL_X80_Y3_N21
\Gen_floor_control:1:f_control|i_floor_call_array_down~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~21_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~20_combout\ ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~20_combout\ & ((!\rtl~0_combout\) # ((!\Gen_floor_control:1:f_control|Decoder1~10_combout\) # 
-- (!\Gen_state_mach:1:state_mach|Mux2~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111100000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~10_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~20_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~21_combout\);

-- Location: FF_X80_Y3_N23
\Gen_floor_control:1:f_control|i_floor_call_array_down[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_down~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_down\(8));

-- Location: MLABCELL_X78_Y5_N30
\M_control|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux3~1_combout\ = ( \SW[0]~input_o\ & ( \SW[1]~input_o\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(11) ) ) ) # ( !\SW[0]~input_o\ & ( \SW[1]~input_o\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(10) ) ) ) # ( 
-- \SW[0]~input_o\ & ( !\SW[1]~input_o\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(9) ) ) ) # ( !\SW[0]~input_o\ & ( !\SW[1]~input_o\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(11),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(9),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(10),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(8),
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \M_control|Mux3~1_combout\);

-- Location: LABCELL_X83_Y3_N36
\Gen_floor_control:1:f_control|i_floor_call_array_down~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~6_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(2) & ( \Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\ & ( !\Gen_floor_control:3:f_control|Decoder0~2_combout\ 
-- ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(2) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~2_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(2),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~6_combout\);

-- Location: MLABCELL_X78_Y3_N54
\Gen_floor_control:1:f_control|i_floor_call_array_down~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~7_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~6_combout\ & ((!\Gen_floor_control:1:f_control|Decoder1~3_combout\) # 
-- ((!\Gen_state_mach:1:state_mach|Mux2~4_combout\) # (\Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011100000111100001110000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~3_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~6_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~7_combout\);

-- Location: FF_X78_Y3_N56
\Gen_floor_control:1:f_control|i_floor_call_array_down[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_down~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_down\(2));

-- Location: MLABCELL_X78_Y3_N27
\Gen_floor_control:1:f_control|i_floor_call_array_down~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~10_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\ & ( (!\Gen_floor_control:3:f_control|Decoder0~4_combout\ & 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_down\(0)) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(0),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~10_combout\);

-- Location: MLABCELL_X78_Y3_N0
\Gen_floor_control:1:f_control|i_floor_call_array_down~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~11_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~10_combout\ & ((!\Gen_state_mach:1:state_mach|Mux2~4_combout\) # 
-- ((!\Gen_floor_control:1:f_control|Decoder1~5_combout\) # (\Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101000101010101010100010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~10_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~5_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~11_combout\);

-- Location: FF_X78_Y3_N2
\Gen_floor_control:1:f_control|i_floor_call_array_down[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_down~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_down\(0));

-- Location: LABCELL_X81_Y3_N33
\Gen_floor_control:1:f_control|i_floor_call_array_down~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~12_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(3) & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder0~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~5_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(3),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~12_combout\);

-- Location: LABCELL_X81_Y3_N39
\Gen_floor_control:1:f_control|i_floor_call_array_down~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~13_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~12_combout\ ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~12_combout\ & ((!\rtl~0_combout\) # ((!\Gen_floor_control:1:f_control|Decoder1~6_combout\) # 
-- (!\Gen_state_mach:1:state_mach|Mux2~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111100000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~6_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~12_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~13_combout\);

-- Location: FF_X81_Y3_N41
\Gen_floor_control:1:f_control|i_floor_call_array_down[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_down~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_down\(3));

-- Location: LABCELL_X81_Y3_N21
\Gen_floor_control:1:f_control|i_floor_call_array_down~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~8_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(1) & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~3_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(1),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~8_combout\);

-- Location: LABCELL_X81_Y3_N24
\Gen_floor_control:1:f_control|i_floor_call_array_down~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~9_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~8_combout\ ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~8_combout\ & ((!\rtl~0_combout\) # ((!\Gen_state_mach:1:state_mach|Mux2~4_combout\) # 
-- (!\Gen_floor_control:1:f_control|Decoder1~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111100000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~8_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~9_combout\);

-- Location: FF_X81_Y3_N26
\Gen_floor_control:1:f_control|i_floor_call_array_down[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_down~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_down\(1));

-- Location: MLABCELL_X78_Y5_N36
\M_control|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux3~0_combout\ = ( \SW[0]~input_o\ & ( \SW[1]~input_o\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(3) ) ) ) # ( !\SW[0]~input_o\ & ( \SW[1]~input_o\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(2) ) ) ) # ( 
-- \SW[0]~input_o\ & ( !\SW[1]~input_o\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(1) ) ) ) # ( !\SW[0]~input_o\ & ( !\SW[1]~input_o\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(2),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(0),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(3),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(1),
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \M_control|Mux3~0_combout\);

-- Location: MLABCELL_X78_Y3_N3
\Gen_floor_control:1:f_control|i_floor_call_array_down~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~4_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(6) & ( (!\Gen_floor_control:3:f_control|Decoder0~1_combout\) # 
-- (!\Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~1_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(6),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~4_combout\);

-- Location: MLABCELL_X78_Y3_N12
\Gen_floor_control:1:f_control|i_floor_call_array_down~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~5_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~4_combout\ & ((!\Gen_floor_control:1:f_control|Decoder1~2_combout\) # 
-- ((!\Gen_state_mach:1:state_mach|Mux2~4_combout\) # (\Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011101111000000001110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~2_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~4_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~5_combout\);

-- Location: FF_X78_Y3_N14
\Gen_floor_control:1:f_control|i_floor_call_array_down[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_down~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_down\(6));

-- Location: MLABCELL_X78_Y3_N30
\Gen_floor_control:1:f_control|i_floor_call_array_down~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~18_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(7) & ( (!\Gen_floor_control:3:f_control|Decoder0~8_combout\) # 
-- (!\Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~8_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(7),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~18_combout\);

-- Location: MLABCELL_X78_Y3_N24
\Gen_floor_control:1:f_control|i_floor_call_array_down~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~19_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~18_combout\ & ((!\Gen_floor_control:1:f_control|Decoder1~9_combout\) # 
-- ((!\Gen_state_mach:1:state_mach|Mux2~4_combout\) # (\Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011100000111100001110000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~9_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~18_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~19_combout\);

-- Location: FF_X78_Y3_N26
\Gen_floor_control:1:f_control|i_floor_call_array_down[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_down~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_down\(7));

-- Location: LABCELL_X80_Y3_N30
\Gen_floor_control:1:f_control|i_floor_call_array_down~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~14_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(4) & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder0~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~6_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(4),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~14_combout\);

-- Location: LABCELL_X80_Y3_N24
\Gen_floor_control:1:f_control|i_floor_call_array_down~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~15_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~14_combout\ ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~14_combout\ & ((!\rtl~0_combout\) # ((!\Gen_floor_control:1:f_control|Decoder1~7_combout\) # 
-- (!\Gen_state_mach:1:state_mach|Mux2~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001000110011001100100011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~14_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~7_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~15_combout\);

-- Location: FF_X80_Y3_N26
\Gen_floor_control:1:f_control|i_floor_call_array_down[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_down~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_down\(4));

-- Location: MLABCELL_X78_Y3_N42
\M_control|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux3~2_combout\ = ( \SW[0]~input_o\ & ( \SW[1]~input_o\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(7) ) ) ) # ( !\SW[0]~input_o\ & ( \SW[1]~input_o\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(6) ) ) ) # ( 
-- \SW[0]~input_o\ & ( !\SW[1]~input_o\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(5) ) ) ) # ( !\SW[0]~input_o\ & ( !\SW[1]~input_o\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(5),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(6),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(7),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(4),
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \M_control|Mux3~2_combout\);

-- Location: MLABCELL_X78_Y5_N48
\M_control|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|Mux3~4_combout\ = ( \M_control|Mux3~0_combout\ & ( \M_control|Mux3~2_combout\ & ( (!\SW[3]~input_o\) # ((!\SW[2]~input_o\ & ((\M_control|Mux3~1_combout\))) # (\SW[2]~input_o\ & (\M_control|Mux3~3_combout\))) ) ) ) # ( 
-- !\M_control|Mux3~0_combout\ & ( \M_control|Mux3~2_combout\ & ( (!\SW[2]~input_o\ & (((\SW[3]~input_o\ & \M_control|Mux3~1_combout\)))) # (\SW[2]~input_o\ & (((!\SW[3]~input_o\)) # (\M_control|Mux3~3_combout\))) ) ) ) # ( \M_control|Mux3~0_combout\ & ( 
-- !\M_control|Mux3~2_combout\ & ( (!\SW[2]~input_o\ & (((!\SW[3]~input_o\) # (\M_control|Mux3~1_combout\)))) # (\SW[2]~input_o\ & (\M_control|Mux3~3_combout\ & (\SW[3]~input_o\))) ) ) ) # ( !\M_control|Mux3~0_combout\ & ( !\M_control|Mux3~2_combout\ & ( 
-- (\SW[3]~input_o\ & ((!\SW[2]~input_o\ & ((\M_control|Mux3~1_combout\))) # (\SW[2]~input_o\ & (\M_control|Mux3~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_control|ALT_INV_Mux3~3_combout\,
	datab => \ALT_INV_SW[2]~input_o\,
	datac => \ALT_INV_SW[3]~input_o\,
	datad => \M_control|ALT_INV_Mux3~1_combout\,
	datae => \M_control|ALT_INV_Mux3~0_combout\,
	dataf => \M_control|ALT_INV_Mux3~2_combout\,
	combout => \M_control|Mux3~4_combout\);

-- Location: MLABCELL_X78_Y5_N54
\M_control|check2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|check2~1_combout\ = ( !\M_control|Mux3~4_combout\ & ( (!\SW[4]~input_o\ & (!\M_control|Mux4~4_combout\ & !\M_control|Mux5~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[4]~input_o\,
	datac => \M_control|ALT_INV_Mux4~4_combout\,
	datad => \M_control|ALT_INV_Mux5~4_combout\,
	dataf => \M_control|ALT_INV_Mux3~4_combout\,
	combout => \M_control|check2~1_combout\);

-- Location: MLABCELL_X78_Y5_N6
\M_control|i_enable_floor_control~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~2_combout\ = ( \M_control|check2~0_combout\ & ( \Gen_seven_seg:3:hexF|Equal1~0_combout\ & ( (!\Gen_seven_seg:1:hexF|Equal1~0_combout\) # ((\M_control|i_enable_floor_control~8_combout\ & 
-- \Gen_seven_seg:2:hexF|Equal1~0_combout\)) ) ) ) # ( !\M_control|check2~0_combout\ & ( \Gen_seven_seg:3:hexF|Equal1~0_combout\ & ( (\M_control|check2~1_combout\ & ((!\Gen_seven_seg:1:hexF|Equal1~0_combout\) # ((\M_control|i_enable_floor_control~8_combout\ 
-- & \Gen_seven_seg:2:hexF|Equal1~0_combout\)))) ) ) ) # ( \M_control|check2~0_combout\ & ( !\Gen_seven_seg:3:hexF|Equal1~0_combout\ & ( !\Gen_seven_seg:1:hexF|Equal1~0_combout\ ) ) ) # ( !\M_control|check2~0_combout\ & ( 
-- !\Gen_seven_seg:3:hexF|Equal1~0_combout\ & ( (!\Gen_seven_seg:1:hexF|Equal1~0_combout\ & \M_control|check2~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010101010101010101000001010000010111010101010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_seven_seg:1:hexF|ALT_INV_Equal1~0_combout\,
	datab => \M_control|ALT_INV_i_enable_floor_control~8_combout\,
	datac => \M_control|ALT_INV_check2~1_combout\,
	datad => \Gen_seven_seg:2:hexF|ALT_INV_Equal1~0_combout\,
	datae => \M_control|ALT_INV_check2~0_combout\,
	dataf => \Gen_seven_seg:3:hexF|ALT_INV_Equal1~0_combout\,
	combout => \M_control|i_enable_floor_control~2_combout\);

-- Location: LABCELL_X75_Y5_N39
\M_control|i_enable_floor_control~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~1_combout\ = ( \M_control|input~4_combout\ & ( \M_control|i_enable_floor_control~0_combout\ ) ) # ( !\M_control|input~4_combout\ & ( (\M_control|input~2_combout\ & \M_control|i_enable_floor_control~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_control|ALT_INV_input~2_combout\,
	datac => \M_control|ALT_INV_i_enable_floor_control~0_combout\,
	dataf => \M_control|ALT_INV_input~4_combout\,
	combout => \M_control|i_enable_floor_control~1_combout\);

-- Location: MLABCELL_X78_Y5_N42
\M_control|i_enable_floor_control~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~3_combout\ = ( \SW[5]~input_o\ & ( (!\M_control|i_enable_floor_control\(0) & ((\SW[6]~input_o\) # (\SW[7]~input_o\))) ) ) # ( !\SW[5]~input_o\ & ( !\M_control|i_enable_floor_control\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[7]~input_o\,
	datac => \ALT_INV_SW[6]~input_o\,
	datad => \M_control|ALT_INV_i_enable_floor_control\(0),
	dataf => \ALT_INV_SW[5]~input_o\,
	combout => \M_control|i_enable_floor_control~3_combout\);

-- Location: MLABCELL_X78_Y5_N57
\M_control|check4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|check4~1_combout\ = ( \Gen_seven_seg:3:hexF|Equal1~0_combout\ & ( (\Gen_seven_seg:1:hexF|Equal1~0_combout\ & \Gen_seven_seg:2:hexF|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_seven_seg:1:hexF|ALT_INV_Equal1~0_combout\,
	datac => \Gen_seven_seg:2:hexF|ALT_INV_Equal1~0_combout\,
	dataf => \Gen_seven_seg:3:hexF|ALT_INV_Equal1~0_combout\,
	combout => \M_control|check4~1_combout\);

-- Location: MLABCELL_X78_Y5_N12
\M_control|check4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|check4~0_combout\ = ( \M_control|check2~1_combout\ & ( \M_control|check4~1_combout\ & ( (!\SW[4]~input_o\) # ((\M_control|i_enable_floor_control~20_combout\ & !\M_control|input~0_combout\)) ) ) ) # ( !\M_control|check2~1_combout\ & ( 
-- \M_control|check4~1_combout\ & ( (\M_control|check2~0_combout\ & ((!\SW[4]~input_o\) # ((\M_control|i_enable_floor_control~20_combout\ & !\M_control|input~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111101001111010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \M_control|ALT_INV_i_enable_floor_control~20_combout\,
	datab => \M_control|ALT_INV_input~0_combout\,
	datac => \ALT_INV_SW[4]~input_o\,
	datad => \M_control|ALT_INV_check2~0_combout\,
	datae => \M_control|ALT_INV_check2~1_combout\,
	dataf => \M_control|ALT_INV_check4~1_combout\,
	combout => \M_control|check4~0_combout\);

-- Location: MLABCELL_X78_Y5_N0
\M_control|i_enable_floor_control~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \M_control|i_enable_floor_control~4_combout\ = ( !\KEY~input_o\ & ( \M_control|check4~0_combout\ & ( (!\M_control|i_enable_floor_control~3_combout\) # ((!\SW[5]~input_o\ & ((!\M_control|i_enable_floor_control~1_combout\) # 
-- (\M_control|i_enable_floor_control~2_combout\)))) ) ) ) # ( !\KEY~input_o\ & ( !\M_control|check4~0_combout\ & ( (!\M_control|i_enable_floor_control~3_combout\) # ((!\SW[5]~input_o\ & \M_control|i_enable_floor_control~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100100010000000000000000011111111101000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[5]~input_o\,
	datab => \M_control|ALT_INV_i_enable_floor_control~2_combout\,
	datac => \M_control|ALT_INV_i_enable_floor_control~1_combout\,
	datad => \M_control|ALT_INV_i_enable_floor_control~3_combout\,
	datae => \ALT_INV_KEY~input_o\,
	dataf => \M_control|ALT_INV_check4~0_combout\,
	combout => \M_control|i_enable_floor_control~4_combout\);

-- Location: FF_X78_Y5_N2
\M_control|i_enable_floor_control[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \M_control|i_enable_floor_control~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \M_control|i_enable_floor_control\(0));

-- Location: LABCELL_X80_Y7_N54
\Gen_floor_control:1:f_control|i_destination_array~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_destination_array~0_combout\ = ( \SW[5]~input_o\ & ( \M_control|i_enable_floor_control\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_SW[5]~input_o\,
	dataf => \M_control|ALT_INV_i_enable_floor_control\(0),
	combout => \Gen_floor_control:1:f_control|i_destination_array~0_combout\);

-- Location: LABCELL_X81_Y6_N15
\Gen_floor_control:1:f_control|i_destination_array~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_destination_array~10_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(11) & ( \rtl~0_combout\ & ( (!\Gen_state_mach:1:state_mach|Mux0~4_combout\) # (!\Gen_floor_control:1:f_control|Decoder1~13_combout\) ) ) 
-- ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(11) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~12_combout\ & (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & ((!\Gen_state_mach:1:state_mach|Mux0~4_combout\) 
-- # (!\Gen_floor_control:1:f_control|Decoder1~13_combout\)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(11) & ( !\rtl~0_combout\ ) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(11) & ( !\rtl~0_combout\ & ( 
-- (\Gen_floor_control:3:f_control|Decoder0~12_combout\ & \Gen_floor_control:1:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~13_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~12_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(11),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_destination_array~10_combout\);

-- Location: FF_X81_Y6_N17
\Gen_floor_control:1:f_control|i_destination_array[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_destination_array~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_destination_array\(11));

-- Location: MLABCELL_X82_Y5_N42
\Gen_floor_control:1:f_control|i_destination_array~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_destination_array~13_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(9) & ( \rtl~0_combout\ & ( (!\Gen_floor_control:1:f_control|Decoder1~11_combout\) # (!\Gen_state_mach:1:state_mach|Mux0~4_combout\) ) ) 
-- ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(9) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~10_combout\ & (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & 
-- ((!\Gen_floor_control:1:f_control|Decoder1~11_combout\) # (!\Gen_state_mach:1:state_mach|Mux0~4_combout\)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(9) & ( !\rtl~0_combout\ ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_destination_array\(9) & ( !\rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~10_combout\ & \Gen_floor_control:1:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111111111111100000000001100101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~11_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~10_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(9),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_destination_array~13_combout\);

-- Location: FF_X82_Y5_N44
\Gen_floor_control:1:f_control|i_destination_array[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_destination_array~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_destination_array\(9));

-- Location: MLABCELL_X82_Y5_N12
\Gen_floor_control:1:f_control|i_destination_array~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_destination_array~12_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(8) & ( \rtl~0_combout\ & ( (!\Gen_floor_control:1:f_control|Decoder1~10_combout\) # (!\Gen_state_mach:1:state_mach|Mux0~4_combout\) ) ) 
-- ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(8) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~9_combout\ & (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & 
-- ((!\Gen_floor_control:1:f_control|Decoder1~10_combout\) # (!\Gen_state_mach:1:state_mach|Mux0~4_combout\)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(8) & ( !\rtl~0_combout\ ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_destination_array\(8) & ( !\rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~9_combout\ & \Gen_floor_control:1:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111111111111100000000010101001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~9_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~10_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(8),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_destination_array~12_combout\);

-- Location: FF_X82_Y5_N14
\Gen_floor_control:1:f_control|i_destination_array[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_destination_array~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_destination_array\(8));

-- Location: LABCELL_X81_Y6_N3
\Gen_floor_control:1:f_control|i_destination_array~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_destination_array~9_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(10) & ( \rtl~0_combout\ & ( (!\Gen_state_mach:1:state_mach|Mux0~4_combout\) # (!\Gen_floor_control:1:f_control|Decoder1~12_combout\) ) ) 
-- ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(10) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~11_combout\ & (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & ((!\Gen_state_mach:1:state_mach|Mux0~4_combout\) 
-- # (!\Gen_floor_control:1:f_control|Decoder1~12_combout\)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(10) & ( !\rtl~0_combout\ ) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(10) & ( !\rtl~0_combout\ & ( 
-- (\Gen_floor_control:3:f_control|Decoder0~11_combout\ & \Gen_floor_control:1:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~12_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~11_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(10),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_destination_array~9_combout\);

-- Location: FF_X81_Y6_N5
\Gen_floor_control:1:f_control|i_destination_array[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_destination_array~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_destination_array\(10));

-- Location: LABCELL_X83_Y5_N30
\Gen_state_mach:1:state_mach|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Mux0~2_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(8) & ( \Gen_floor_control:1:f_control|i_destination_array\(10) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\) # 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_floor_control:1:f_control|i_destination_array\(9)))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_destination_array\(11)))) ) ) 
-- ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(8) & ( \Gen_floor_control:1:f_control|i_destination_array\(10) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:1:f_control|i_destination_array\(9))))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\) # ((\Gen_floor_control:1:f_control|i_destination_array\(11))))) 
-- ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(8) & ( !\Gen_floor_control:1:f_control|i_destination_array\(10) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\) # ((\Gen_floor_control:1:f_control|i_destination_array\(9))))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ 
-- & (\Gen_floor_control:1:f_control|i_destination_array\(11)))) ) ) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(8) & ( !\Gen_floor_control:1:f_control|i_destination_array\(10) & ( (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ 
-- & ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_floor_control:1:f_control|i_destination_array\(9)))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_destination_array\(11))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(11),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(9),
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(8),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(10),
	combout => \Gen_state_mach:1:state_mach|Mux0~2_combout\);

-- Location: LABCELL_X81_Y6_N36
\Gen_floor_control:1:f_control|i_destination_array~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_destination_array~7_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(12) & ( \rtl~0_combout\ & ( (!\Gen_state_mach:1:state_mach|Mux0~4_combout\) # (!\Gen_floor_control:1:f_control|Decoder1~1_combout\) ) ) ) 
-- # ( !\Gen_floor_control:1:f_control|i_destination_array\(12) & ( \rtl~0_combout\ & ( (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~0_combout\ & ((!\Gen_state_mach:1:state_mach|Mux0~4_combout\) # 
-- (!\Gen_floor_control:1:f_control|Decoder1~1_combout\)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(12) & ( !\rtl~0_combout\ ) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(12) & ( !\rtl~0_combout\ & ( 
-- (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~1_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~0_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(12),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_destination_array~7_combout\);

-- Location: FF_X81_Y6_N38
\Gen_floor_control:1:f_control|i_destination_array[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_destination_array~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_destination_array\(12));

-- Location: MLABCELL_X82_Y5_N36
\Gen_floor_control:1:f_control|i_destination_array~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_destination_array~5_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(14) & ( \Gen_state_mach:1:state_mach|Mux0~4_combout\ & ( (!\Gen_floor_control:1:f_control|Decoder1~14_combout\) # (!\rtl~0_combout\) ) ) 
-- ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(14) & ( \Gen_state_mach:1:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~13_combout\ & (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & 
-- ((!\Gen_floor_control:1:f_control|Decoder1~14_combout\) # (!\rtl~0_combout\)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(14) & ( !\Gen_state_mach:1:state_mach|Mux0~4_combout\ ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_destination_array\(14) & ( !\Gen_state_mach:1:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~13_combout\ & \Gen_floor_control:1:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111111111111100000000010101001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~13_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~14_combout\,
	datac => \ALT_INV_rtl~0_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(14),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\,
	combout => \Gen_floor_control:1:f_control|i_destination_array~5_combout\);

-- Location: FF_X82_Y5_N38
\Gen_floor_control:1:f_control|i_destination_array[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_destination_array~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_destination_array\(14));

-- Location: MLABCELL_X82_Y5_N24
\Gen_floor_control:1:f_control|i_destination_array~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_destination_array~8_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(13) & ( \rtl~0_combout\ & ( (!\Gen_floor_control:1:f_control|Decoder1~15_combout\) # (!\Gen_state_mach:1:state_mach|Mux0~4_combout\) ) ) 
-- ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(13) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~14_combout\ & (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & 
-- ((!\Gen_floor_control:1:f_control|Decoder1~15_combout\) # (!\Gen_state_mach:1:state_mach|Mux0~4_combout\)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(13) & ( !\rtl~0_combout\ ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_destination_array\(13) & ( !\rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~14_combout\ & \Gen_floor_control:1:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111111111111100000000001100101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~15_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~14_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(13),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_destination_array~8_combout\);

-- Location: FF_X82_Y5_N26
\Gen_floor_control:1:f_control|i_destination_array[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_destination_array~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_destination_array\(13));

-- Location: MLABCELL_X82_Y5_N6
\Gen_floor_control:1:f_control|i_destination_array~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_destination_array~6_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(15) & ( \rtl~0_combout\ & ( (!\Gen_state_mach:1:state_mach|LessThan31~0_combout\) # (!\Gen_state_mach:1:state_mach|Mux0~4_combout\) ) ) ) 
-- # ( !\Gen_floor_control:1:f_control|i_destination_array\(15) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~15_combout\ & (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|LessThan31~0_combout\) # (!\Gen_state_mach:1:state_mach|Mux0~4_combout\)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(15) & ( !\rtl~0_combout\ ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_destination_array\(15) & ( !\rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~15_combout\ & \Gen_floor_control:1:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111111111111100000000001100101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_LessThan31~0_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~15_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(15),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_destination_array~6_combout\);

-- Location: FF_X82_Y5_N8
\Gen_floor_control:1:f_control|i_destination_array[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_destination_array~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_destination_array\(15));

-- Location: LABCELL_X83_Y5_N54
\Gen_state_mach:1:state_mach|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Mux0~3_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(13) & ( \Gen_floor_control:1:f_control|i_destination_array\(15) & ( ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- (\Gen_floor_control:1:f_control|i_destination_array\(12))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_floor_control:1:f_control|i_destination_array\(14))))) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\) ) ) 
-- ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(13) & ( \Gen_floor_control:1:f_control|i_destination_array\(15) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ 
-- & (\Gen_floor_control:1:f_control|i_destination_array\(12)))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (((\Gen_floor_control:1:f_control|i_destination_array\(14))) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\))) 
-- ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(13) & ( !\Gen_floor_control:1:f_control|i_destination_array\(15) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- (((\Gen_floor_control:1:f_control|i_destination_array\(12))) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((\Gen_floor_control:1:f_control|i_destination_array\(14))))) ) ) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(13) & ( !\Gen_floor_control:1:f_control|i_destination_array\(15) 
-- & ( (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_destination_array\(12))) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_floor_control:1:f_control|i_destination_array\(14)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(12),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(14),
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(13),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(15),
	combout => \Gen_state_mach:1:state_mach|Mux0~3_combout\);

-- Location: MLABCELL_X82_Y4_N18
\Gen_floor_control:1:f_control|i_destination_array~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_destination_array~2_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(2) & ( \rtl~0_combout\ & ( (!\Gen_state_mach:1:state_mach|Mux0~4_combout\) # (!\Gen_floor_control:1:f_control|Decoder1~3_combout\) ) ) ) 
-- # ( !\Gen_floor_control:1:f_control|i_destination_array\(2) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~2_combout\ & (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & ((!\Gen_state_mach:1:state_mach|Mux0~4_combout\) # 
-- (!\Gen_floor_control:1:f_control|Decoder1~3_combout\)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(2) & ( !\rtl~0_combout\ ) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(2) & ( !\rtl~0_combout\ & ( 
-- (\Gen_floor_control:3:f_control|Decoder0~2_combout\ & \Gen_floor_control:1:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~3_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~2_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(2),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_destination_array~2_combout\);

-- Location: FF_X82_Y4_N20
\Gen_floor_control:1:f_control|i_destination_array[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_destination_array~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_destination_array\(2));

-- Location: MLABCELL_X82_Y4_N48
\Gen_floor_control:1:f_control|i_destination_array~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_destination_array~1_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(1) & ( \Gen_floor_control:1:f_control|Decoder1~4_combout\ & ( (!\rtl~0_combout\) # (!\Gen_state_mach:1:state_mach|Mux0~4_combout\) ) ) ) 
-- # ( !\Gen_floor_control:1:f_control|i_destination_array\(1) & ( \Gen_floor_control:1:f_control|Decoder1~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~3_combout\ & (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & 
-- ((!\rtl~0_combout\) # (!\Gen_state_mach:1:state_mach|Mux0~4_combout\)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(1) & ( !\Gen_floor_control:1:f_control|Decoder1~4_combout\ ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_destination_array\(1) & ( !\Gen_floor_control:1:f_control|Decoder1~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~3_combout\ & \Gen_floor_control:1:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~3_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(1),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~4_combout\,
	combout => \Gen_floor_control:1:f_control|i_destination_array~1_combout\);

-- Location: FF_X82_Y4_N50
\Gen_floor_control:1:f_control|i_destination_array[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_destination_array~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_destination_array\(1));

-- Location: MLABCELL_X82_Y4_N24
\Gen_floor_control:1:f_control|i_destination_array~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_destination_array~3_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(3) & ( \rtl~0_combout\ & ( (!\Gen_state_mach:1:state_mach|Mux0~4_combout\) # (!\Gen_floor_control:1:f_control|Decoder1~6_combout\) ) ) ) 
-- # ( !\Gen_floor_control:1:f_control|i_destination_array\(3) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~5_combout\ & (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & ((!\Gen_state_mach:1:state_mach|Mux0~4_combout\) # 
-- (!\Gen_floor_control:1:f_control|Decoder1~6_combout\)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(3) & ( !\rtl~0_combout\ ) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(3) & ( !\rtl~0_combout\ & ( 
-- (\Gen_floor_control:3:f_control|Decoder0~5_combout\ & \Gen_floor_control:1:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~6_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~5_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(3),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_destination_array~3_combout\);

-- Location: FF_X82_Y4_N26
\Gen_floor_control:1:f_control|i_destination_array[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_destination_array~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_destination_array\(3));

-- Location: MLABCELL_X82_Y3_N30
\Gen_state_mach:1:state_mach|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Mux0~0_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(0) & ( \Gen_floor_control:1:f_control|i_destination_array\(3) & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(1) & 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\) # ((\Gen_floor_control:1:f_control|i_destination_array\(1))))) # (\Gen_state_mach:1:state_mach|i_current_floor\(1) & (((\Gen_floor_control:1:f_control|i_destination_array\(2))) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\))) ) ) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(0) & ( \Gen_floor_control:1:f_control|i_destination_array\(3) & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(1) & 
-- (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((\Gen_floor_control:1:f_control|i_destination_array\(1))))) # (\Gen_state_mach:1:state_mach|i_current_floor\(1) & (((\Gen_floor_control:1:f_control|i_destination_array\(2))) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(0) & ( !\Gen_floor_control:1:f_control|i_destination_array\(3) & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(1) & 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\) # ((\Gen_floor_control:1:f_control|i_destination_array\(1))))) # (\Gen_state_mach:1:state_mach|i_current_floor\(1) & (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (\Gen_floor_control:1:f_control|i_destination_array\(2)))) ) ) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(0) & ( !\Gen_floor_control:1:f_control|i_destination_array\(3) & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(1) & 
-- (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((\Gen_floor_control:1:f_control|i_destination_array\(1))))) # (\Gen_state_mach:1:state_mach|i_current_floor\(1) & (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (\Gen_floor_control:1:f_control|i_destination_array\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(2),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(1),
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(0),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(3),
	combout => \Gen_state_mach:1:state_mach|Mux0~0_combout\);

-- Location: MLABCELL_X82_Y3_N42
\Gen_floor_control:1:f_control|i_destination_array~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_destination_array~14_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(5) & ( \Gen_floor_control:1:f_control|Decoder1~8_combout\ & ( (!\rtl~0_combout\) # (!\Gen_state_mach:1:state_mach|Mux0~4_combout\) ) ) ) 
-- # ( !\Gen_floor_control:1:f_control|i_destination_array\(5) & ( \Gen_floor_control:1:f_control|Decoder1~8_combout\ & ( (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & (\Gen_floor_control:3:f_control|Decoder0~7_combout\ & 
-- ((!\rtl~0_combout\) # (!\Gen_state_mach:1:state_mach|Mux0~4_combout\)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(5) & ( !\Gen_floor_control:1:f_control|Decoder1~8_combout\ ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_destination_array\(5) & ( !\Gen_floor_control:1:f_control|Decoder1~8_combout\ & ( (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & \Gen_floor_control:3:f_control|Decoder0~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~7_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(5),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~8_combout\,
	combout => \Gen_floor_control:1:f_control|i_destination_array~14_combout\);

-- Location: FF_X82_Y3_N44
\Gen_floor_control:1:f_control|i_destination_array[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_destination_array~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_destination_array\(5));

-- Location: LABCELL_X83_Y5_N6
\Gen_floor_control:1:f_control|i_destination_array~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_destination_array~15_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(6) & ( \Gen_state_mach:1:state_mach|Mux0~4_combout\ & ( (!\Gen_floor_control:1:f_control|Decoder1~2_combout\) # (!\rtl~0_combout\) ) ) ) 
-- # ( !\Gen_floor_control:1:f_control|i_destination_array\(6) & ( \Gen_state_mach:1:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~1_combout\ & (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & 
-- ((!\Gen_floor_control:1:f_control|Decoder1~2_combout\) # (!\rtl~0_combout\)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(6) & ( !\Gen_state_mach:1:state_mach|Mux0~4_combout\ ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_destination_array\(6) & ( !\Gen_state_mach:1:state_mach|Mux0~4_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~1_combout\ & \Gen_floor_control:1:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~2_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~1_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(6),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\,
	combout => \Gen_floor_control:1:f_control|i_destination_array~15_combout\);

-- Location: FF_X83_Y5_N8
\Gen_floor_control:1:f_control|i_destination_array[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_destination_array~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_destination_array\(6));

-- Location: MLABCELL_X82_Y4_N6
\Gen_floor_control:1:f_control|i_destination_array~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_destination_array~11_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(7) & ( \rtl~0_combout\ & ( (!\Gen_state_mach:1:state_mach|Mux0~4_combout\) # (!\Gen_floor_control:1:f_control|Decoder1~9_combout\) ) ) ) 
-- # ( !\Gen_floor_control:1:f_control|i_destination_array\(7) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~8_combout\ & (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & ((!\Gen_state_mach:1:state_mach|Mux0~4_combout\) # 
-- (!\Gen_floor_control:1:f_control|Decoder1~9_combout\)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(7) & ( !\rtl~0_combout\ ) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(7) & ( !\rtl~0_combout\ & ( 
-- (\Gen_floor_control:3:f_control|Decoder0~8_combout\ & \Gen_floor_control:1:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111111111111100000000001100101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\,
	datab => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~8_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~9_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(7),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_destination_array~11_combout\);

-- Location: FF_X82_Y4_N8
\Gen_floor_control:1:f_control|i_destination_array[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_destination_array~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_destination_array\(7));

-- Location: MLABCELL_X82_Y4_N42
\Gen_floor_control:1:f_control|i_destination_array~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_destination_array~4_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(4) & ( \rtl~0_combout\ & ( (!\Gen_state_mach:1:state_mach|Mux0~4_combout\) # (!\Gen_floor_control:1:f_control|Decoder1~7_combout\) ) ) ) 
-- # ( !\Gen_floor_control:1:f_control|i_destination_array\(4) & ( \rtl~0_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~6_combout\ & (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & ((!\Gen_state_mach:1:state_mach|Mux0~4_combout\) # 
-- (!\Gen_floor_control:1:f_control|Decoder1~7_combout\)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(4) & ( !\rtl~0_combout\ ) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(4) & ( !\rtl~0_combout\ & ( 
-- (\Gen_floor_control:3:f_control|Decoder0~6_combout\ & \Gen_floor_control:1:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~7_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~6_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(4),
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_destination_array~4_combout\);

-- Location: FF_X82_Y4_N44
\Gen_floor_control:1:f_control|i_destination_array[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_destination_array~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_destination_array\(4));

-- Location: LABCELL_X83_Y6_N48
\Gen_state_mach:1:state_mach|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Mux0~1_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(7) & ( \Gen_floor_control:1:f_control|i_destination_array\(4) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\) # ((\Gen_floor_control:1:f_control|i_destination_array\(6))))) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (((\Gen_floor_control:1:f_control|i_destination_array\(5))) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\))) ) ) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(7) & ( \Gen_floor_control:1:f_control|i_destination_array\(4) & ( 
-- (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\) # ((\Gen_floor_control:1:f_control|i_destination_array\(6))))) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_destination_array\(5)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(7) & 
-- ( !\Gen_floor_control:1:f_control|i_destination_array\(4) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_floor_control:1:f_control|i_destination_array\(6))))) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (((\Gen_floor_control:1:f_control|i_destination_array\(5))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\))) ) ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_destination_array\(7) & ( !\Gen_floor_control:1:f_control|i_destination_array\(4) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:1:f_control|i_destination_array\(6))))) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_destination_array\(5)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(5),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(6),
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(7),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(4),
	combout => \Gen_state_mach:1:state_mach|Mux0~1_combout\);

-- Location: MLABCELL_X82_Y5_N30
\Gen_state_mach:1:state_mach|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Mux0~4_combout\ = ( \Gen_state_mach:1:state_mach|Mux0~1_combout\ & ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\) # 
-- (\Gen_state_mach:1:state_mach|Mux0~3_combout\) ) ) ) # ( !\Gen_state_mach:1:state_mach|Mux0~1_combout\ & ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:1:state_mach|Mux0~3_combout\ & 
-- \Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\) ) ) ) # ( \Gen_state_mach:1:state_mach|Mux0~1_combout\ & ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & 
-- ((\Gen_state_mach:1:state_mach|Mux0~0_combout\))) # (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|Mux0~2_combout\)) ) ) ) # ( !\Gen_state_mach:1:state_mach|Mux0~1_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ((\Gen_state_mach:1:state_mach|Mux0~0_combout\))) # (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & 
-- (\Gen_state_mach:1:state_mach|Mux0~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~2_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~3_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~0_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~1_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:1:state_mach|Mux0~4_combout\);

-- Location: LABCELL_X83_Y4_N54
\Gen_floor_control:1:f_control|i_destination_array~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_destination_array~16_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(0) & ( \Gen_floor_control:1:f_control|Decoder1~5_combout\ & ( (!\Gen_state_mach:1:state_mach|Mux0~4_combout\) # (!\rtl~0_combout\) ) ) ) 
-- # ( !\Gen_floor_control:1:f_control|i_destination_array\(0) & ( \Gen_floor_control:1:f_control|Decoder1~5_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~4_combout\ & (\Gen_floor_control:1:f_control|i_destination_array~0_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|Mux0~4_combout\) # (!\rtl~0_combout\)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(0) & ( !\Gen_floor_control:1:f_control|Decoder1~5_combout\ ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_destination_array\(0) & ( !\Gen_floor_control:1:f_control|Decoder1~5_combout\ & ( (\Gen_floor_control:3:f_control|Decoder0~4_combout\ & \Gen_floor_control:1:f_control|i_destination_array~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111100000000000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\,
	datab => \ALT_INV_rtl~0_combout\,
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~4_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array~0_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(0),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~5_combout\,
	combout => \Gen_floor_control:1:f_control|i_destination_array~16_combout\);

-- Location: FF_X83_Y4_N56
\Gen_floor_control:1:f_control|i_destination_array[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_destination_array~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_destination_array\(0));

-- Location: MLABCELL_X82_Y6_N12
\Gen_state_mach:1:state_mach|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Add1~0_combout\ = ( !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:1:state_mach|Add1~0_combout\);

-- Location: LABCELL_X81_Y6_N42
\Gen_state_mach:1:state_mach|destination~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|destination~1_combout\ = ( \Gen_state_mach:1:state_mach|Add1~0_combout\ & ( \Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_destination_array\(0) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|Add1~0_combout\ & ( \Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_destination_array\(0) ) ) ) # ( !\Gen_state_mach:1:state_mach|Add1~0_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_destination_array\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(0),
	datae => \Gen_state_mach:1:state_mach|ALT_INV_Add1~0_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|destination~1_combout\);

-- Location: LABCELL_X81_Y5_N33
\Gen_state_mach:1:state_mach|check_destination_bits~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~24_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(7) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(7) & ( (\Gen_floor_control:1:f_control|i_destination_array\(8)) # 
-- (\Gen_floor_control:1:f_control|i_destination_array\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(9),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(8),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(7),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~24_combout\);

-- Location: LABCELL_X81_Y5_N12
\Gen_state_mach:1:state_mach|check_destination_bits~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~22_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(12) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(12) & ( ((\Gen_floor_control:1:f_control|i_destination_array\(14)) # 
-- (\Gen_floor_control:1:f_control|i_destination_array\(15))) # (\Gen_floor_control:1:f_control|i_destination_array\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111111111001111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(13),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(15),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(14),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(12),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~22_combout\);

-- Location: LABCELL_X81_Y5_N3
\Gen_state_mach:1:state_mach|check_destination_bits~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~23_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~22_combout\ ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~22_combout\ & ( 
-- (\Gen_floor_control:1:f_control|i_destination_array\(11)) # (\Gen_floor_control:1:f_control|i_destination_array\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(10),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(11),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~22_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~23_combout\);

-- Location: LABCELL_X81_Y5_N30
\Gen_state_mach:1:state_mach|check_destination_bits~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~25_combout\ = ( !\Gen_floor_control:1:f_control|i_destination_array\(5) & ( !\Gen_floor_control:1:f_control|i_destination_array\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(6),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(5),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~25_combout\);

-- Location: LABCELL_X81_Y5_N24
\Gen_state_mach:1:state_mach|check_destination_bits~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~25_combout\ & ( (((\Gen_state_mach:1:state_mach|check_destination_bits~23_combout\) # 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~24_combout\)) # (\Gen_floor_control:1:f_control|i_destination_array\(3))) # (\Gen_floor_control:1:f_control|i_destination_array\(4)) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~25_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(4),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(3),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~24_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~23_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~25_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~26_combout\);

-- Location: LABCELL_X81_Y5_N15
\Gen_state_mach:1:state_mach|check_destination_bits~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~35_combout\ = ( !\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & ( !\Gen_floor_control:1:f_control|i_destination_array\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(2),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~26_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~35_combout\);

-- Location: LABCELL_X81_Y5_N27
\Gen_state_mach:1:state_mach|i_direction~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~19_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~35_combout\ & ( !\Gen_floor_control:1:f_control|i_destination_array\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(1),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~35_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~19_combout\);

-- Location: LABCELL_X83_Y5_N48
\Gen_state_mach:1:state_mach|check_destination_bits~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~65_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~35_combout\ & ( (((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\)) # (\Gen_state_mach:1:state_mach|i_current_floor\(2))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111011111111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~35_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~65_combout\);

-- Location: MLABCELL_X78_Y4_N27
\Gen_state_mach:1:state_mach|check_destination_bits~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~60_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & 
-- (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & \Gen_floor_control:1:f_control|i_destination_array\(11)))) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & !\Gen_floor_control:1:f_control|i_destination_array\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(11),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~60_combout\);

-- Location: MLABCELL_X84_Y4_N24
\Gen_state_mach:1:state_mach|check_destination_bits~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~61_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (!\Gen_floor_control:1:f_control|i_destination_array\(9) & 
-- (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_floor_control:1:f_control|i_destination_array\(8) & !\Gen_state_mach:1:state_mach|i_current_floor\(3)))) ) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:1:state_mach|i_current_floor\(3) & ((!\Gen_floor_control:1:f_control|i_destination_array\(9) & (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- \Gen_floor_control:1:f_control|i_destination_array\(8))) # (\Gen_floor_control:1:f_control|i_destination_array\(9) & (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011001000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(9),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(8),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~61_combout\);

-- Location: MLABCELL_X78_Y4_N51
\Gen_state_mach:1:state_mach|check_destination_bits~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~68_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~61_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & 
-- (((\Gen_floor_control:1:f_control|i_destination_array\(2))))) # (\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & (\Gen_state_mach:1:state_mach|check_destination_bits~23_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|check_destination_bits~60_combout\)))) ) ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~61_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & 
-- (((\Gen_floor_control:1:f_control|i_destination_array\(2))))) # (\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & ((!\Gen_state_mach:1:state_mach|check_destination_bits~23_combout\) # 
-- ((!\Gen_state_mach:1:state_mach|check_destination_bits~60_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111010001111110011101000110101001100000011010100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~23_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(2),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~26_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~60_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~61_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~68_combout\);

-- Location: LABCELL_X83_Y4_N36
\Gen_state_mach:1:state_mach|check_destination_bits~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~77_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_destination_array\(13) 
-- & (!\Gen_floor_control:1:f_control|i_destination_array\(15) & !\Gen_floor_control:1:f_control|i_destination_array\(14)))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (((\Gen_floor_control:1:f_control|i_destination_array\(15))))) ) ) 
-- # ( !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_floor_control:1:f_control|i_destination_array\(15) & ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (!\Gen_floor_control:1:f_control|i_destination_array\(13) & 
-- !\Gen_floor_control:1:f_control|i_destination_array\(14))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_floor_control:1:f_control|i_destination_array\(14)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001010000100000000101000000100101000001010010010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(13),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(15),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(14),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~77_combout\);

-- Location: MLABCELL_X78_Y4_N21
\Gen_state_mach:1:state_mach|check_destination_bits~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~76_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~77_combout\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\) # (!\Gen_state_mach:1:state_mach|i_current_floor\(2)) ) 
-- ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~77_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~77_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~76_combout\);

-- Location: MLABCELL_X78_Y4_N42
\Gen_state_mach:1:state_mach|check_destination_bits~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~63_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(6) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ 
-- & (\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\))) ) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(6) & ( 
-- (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & 
-- !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(6),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~63_combout\);

-- Location: LABCELL_X83_Y5_N15
\Gen_state_mach:1:state_mach|LessThan19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|LessThan19~0_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(2) & (!\Gen_state_mach:1:state_mach|i_current_floor\(3) & 
-- !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\)) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(2) & !\Gen_state_mach:1:state_mach|i_current_floor\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|LessThan19~0_combout\);

-- Location: MLABCELL_X78_Y4_N33
\Gen_state_mach:1:state_mach|check_destination_bits~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~64_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|LessThan19~0_combout\ ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & 
-- ( (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & \Gen_state_mach:1:state_mach|LessThan19~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_LessThan19~0_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~64_combout\);

-- Location: MLABCELL_X78_Y4_N45
\Gen_state_mach:1:state_mach|check_destination_bits~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~62_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_destination_array\(4) & !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\))) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & (!\Gen_floor_control:1:f_control|i_destination_array\(4) & 
-- \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(4),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~62_combout\);

-- Location: MLABCELL_X78_Y4_N6
\Gen_state_mach:1:state_mach|check_destination_bits~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~69_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~68_combout\ & ( 
-- (!\Gen_state_mach:1:state_mach|check_destination_bits~25_combout\ & (!\Gen_state_mach:1:state_mach|check_destination_bits~63_combout\)) # (\Gen_state_mach:1:state_mach|check_destination_bits~25_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|check_destination_bits~62_combout\))) ) ) ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~68_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~64_combout\ ) ) ) # ( \Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~68_combout\ & ( 
-- (!\Gen_state_mach:1:state_mach|check_destination_bits~25_combout\ & (!\Gen_state_mach:1:state_mach|check_destination_bits~63_combout\)) # (\Gen_state_mach:1:state_mach|check_destination_bits~25_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|check_destination_bits~62_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011000100011110000111100001101110110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~25_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~63_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~64_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~62_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~26_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~68_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~69_combout\);

-- Location: MLABCELL_X78_Y4_N0
\Gen_state_mach:1:state_mach|check_destination_bits~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~72_combout\ = ( !\Gen_state_mach:1:state_mach|check_destination_bits~23_combout\ & ( ((!\Gen_state_mach:1:state_mach|check_destination_bits~24_combout\ & 
-- (((\Gen_state_mach:1:state_mach|check_destination_bits~69_combout\)))) # (\Gen_state_mach:1:state_mach|check_destination_bits~24_combout\ & ((!\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & 
-- ((\Gen_state_mach:1:state_mach|check_destination_bits~69_combout\))) # (\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & (\Gen_state_mach:1:state_mach|check_destination_bits~68_combout\))))) ) ) # ( 
-- \Gen_state_mach:1:state_mach|check_destination_bits~23_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & ((((\Gen_state_mach:1:state_mach|check_destination_bits~69_combout\))))) # 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & ((!\Gen_state_mach:1:state_mach|check_destination_bits~22_combout\ & (\Gen_state_mach:1:state_mach|check_destination_bits~68_combout\)) # 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~22_combout\ & (((\Gen_state_mach:1:state_mach|check_destination_bits~76_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000101000000000100011111111111111101011111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~68_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~22_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~76_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~26_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~23_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~69_combout\,
	datag => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~24_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~72_combout\);

-- Location: LABCELL_X83_Y4_N45
\Gen_state_mach:1:state_mach|check_destination_bits~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~27_combout\ = ( !\Gen_floor_control:1:f_control|i_destination_array\(3) & ( (!\Gen_floor_control:1:f_control|i_destination_array\(0) & (!\Gen_floor_control:1:f_control|i_destination_array\(2) & 
-- !\Gen_floor_control:1:f_control|i_destination_array\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(0),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(2),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(1),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(3),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~27_combout\);

-- Location: MLABCELL_X82_Y4_N39
\Gen_state_mach:1:state_mach|check_destination_bits~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~33_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~27_combout\ & ( (!\Gen_floor_control:1:f_control|i_destination_array\(4) & !\Gen_floor_control:1:f_control|i_destination_array\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(4),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(5),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~27_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~33_combout\);

-- Location: MLABCELL_X82_Y4_N33
\Gen_state_mach:1:state_mach|check_destination_bits~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~28_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~27_combout\ & ( (!\Gen_floor_control:1:f_control|i_destination_array\(6) & (!\Gen_floor_control:1:f_control|i_destination_array\(4) & 
-- (!\Gen_floor_control:1:f_control|i_destination_array\(7) & !\Gen_floor_control:1:f_control|i_destination_array\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(6),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(4),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(7),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(5),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~27_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~28_combout\);

-- Location: LABCELL_X83_Y4_N39
\Gen_state_mach:1:state_mach|check_destination_bits~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~32_combout\ = (\Gen_state_mach:1:state_mach|check_destination_bits~28_combout\ & !\Gen_floor_control:1:f_control|i_destination_array\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~28_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(8),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~32_combout\);

-- Location: MLABCELL_X82_Y6_N33
\Gen_state_mach:1:state_mach|check_destination_bits~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~55_combout\ = ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) & ( \Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (!\Gen_floor_control:1:f_control|i_destination_array\(6) & (!\Gen_floor_control:1:f_control|i_destination_array\(7) & !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\))) ) ) ) # ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ( (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_destination_array\(6))) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_floor_control:1:f_control|i_destination_array\(6) & \Gen_floor_control:1:f_control|i_destination_array\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010011010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(6),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(7),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~55_combout\);

-- Location: LABCELL_X83_Y4_N0
\Gen_state_mach:1:state_mach|destination~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|destination~7_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor\(3) & ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_destination_array\(9))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (!\Gen_floor_control:1:f_control|i_destination_array\(9) & 
-- !\Gen_floor_control:1:f_control|i_destination_array\(10))))) ) ) ) # ( \Gen_state_mach:1:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- (!\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & (!\Gen_floor_control:1:f_control|i_destination_array\(9) & \Gen_floor_control:1:f_control|i_destination_array\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000100100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(9),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(10),
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|destination~7_combout\);

-- Location: LABCELL_X83_Y4_N27
\Gen_state_mach:1:state_mach|check_destination_bits~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~58_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor\(3) & 
-- (\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & !\Gen_floor_control:1:f_control|i_destination_array\(4)))) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( 
-- (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor\(3) & (\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & \Gen_floor_control:1:f_control|i_destination_array\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(4),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~58_combout\);

-- Location: MLABCELL_X84_Y4_N54
\Gen_state_mach:1:state_mach|check_destination_bits~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~57_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(3) & 
-- (!\Gen_floor_control:1:f_control|i_destination_array\(2) $ (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011001100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(2),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~57_combout\);

-- Location: LABCELL_X83_Y4_N9
\Gen_state_mach:1:state_mach|check_destination_bits~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~56_combout\ = ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(3) & (!\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & 
-- (!\Gen_floor_control:1:f_control|i_destination_array\(0) $ (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000000000000011000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(0),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~56_combout\);

-- Location: LABCELL_X83_Y4_N30
\Gen_state_mach:1:state_mach|check_destination_bits~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~59_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~57_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~56_combout\ & ( 
-- (!\Gen_state_mach:1:state_mach|check_destination_bits~58_combout\ & \Gen_state_mach:1:state_mach|check_destination_bits~27_combout\) ) ) ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~57_combout\ & ( 
-- \Gen_state_mach:1:state_mach|check_destination_bits~56_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~27_combout\ & (!\Gen_floor_control:1:f_control|i_destination_array\(1) & (!\Gen_floor_control:1:f_control|i_destination_array\(0)))) 
-- # (\Gen_state_mach:1:state_mach|check_destination_bits~27_combout\ & (((!\Gen_state_mach:1:state_mach|check_destination_bits~58_combout\)))) ) ) ) # ( \Gen_state_mach:1:state_mach|check_destination_bits~57_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~56_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~27_combout\ & (((\Gen_floor_control:1:f_control|i_destination_array\(0))) # 
-- (\Gen_floor_control:1:f_control|i_destination_array\(1)))) # (\Gen_state_mach:1:state_mach|check_destination_bits~27_combout\ & (((!\Gen_state_mach:1:state_mach|check_destination_bits~58_combout\)))) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~57_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~56_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~58_combout\) # 
-- (!\Gen_state_mach:1:state_mach|check_destination_bits~27_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000011101111111000010001000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(1),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(0),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~58_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~27_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~57_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~56_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~59_combout\);

-- Location: LABCELL_X83_Y4_N18
\Gen_state_mach:1:state_mach|destination~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|destination~2_combout\ = ( \Gen_state_mach:1:state_mach|destination~7_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~59_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~32_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|check_destination_bits~33_combout\) # (!\Gen_state_mach:1:state_mach|check_destination_bits~55_combout\))) ) ) ) # ( !\Gen_state_mach:1:state_mach|destination~7_combout\ & ( 
-- \Gen_state_mach:1:state_mach|check_destination_bits~59_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~33_combout\) # ((!\Gen_state_mach:1:state_mach|check_destination_bits~55_combout\) # 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~32_combout\)) ) ) ) # ( \Gen_state_mach:1:state_mach|destination~7_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~59_combout\ & ( 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~33_combout\ & (!\Gen_state_mach:1:state_mach|check_destination_bits~32_combout\ & !\Gen_state_mach:1:state_mach|check_destination_bits~55_combout\)) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|destination~7_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~59_combout\ & ( ((\Gen_state_mach:1:state_mach|check_destination_bits~33_combout\ & 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~55_combout\)) # (\Gen_state_mach:1:state_mach|check_destination_bits~32_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001101110011010000000100000011111011111110111100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~33_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~32_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~55_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_destination~7_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~59_combout\,
	combout => \Gen_state_mach:1:state_mach|destination~2_combout\);

-- Location: LABCELL_X81_Y4_N33
\Gen_state_mach:1:state_mach|check_destination_bits~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~29_combout\ = ( !\Gen_floor_control:1:f_control|i_destination_array\(9) & ( !\Gen_floor_control:1:f_control|i_destination_array\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(10),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(9),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~29_combout\);

-- Location: LABCELL_X81_Y4_N48
\Gen_state_mach:1:state_mach|check_destination_bits~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~30_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~28_combout\ & ( ((!\Gen_state_mach:1:state_mach|check_destination_bits~29_combout\) # 
-- (\Gen_floor_control:1:f_control|i_destination_array\(8))) # (\Gen_floor_control:1:f_control|i_destination_array\(11)) ) ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~28_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(11),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~29_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(8),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~28_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~30_combout\);

-- Location: LABCELL_X81_Y4_N51
\Gen_state_mach:1:state_mach|check_destination_bits~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~31_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~30_combout\ ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~30_combout\ & ( 
-- (\Gen_floor_control:1:f_control|i_destination_array\(12)) # (\Gen_floor_control:1:f_control|i_destination_array\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(13),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(12),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~30_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~31_combout\);

-- Location: LABCELL_X83_Y5_N3
\Gen_state_mach:1:state_mach|check_destination_bits~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~71_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|i_current_floor\(3) & ( (((!\Gen_state_mach:1:state_mach|i_current_floor\(2)) # 
-- (!\Gen_floor_control:1:f_control|i_destination_array\(13))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\)) # (\Gen_floor_control:1:f_control|i_destination_array\(12)) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|i_current_floor\(3) & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(2)) # ((!\Gen_floor_control:1:f_control|i_destination_array\(12) & 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\) # (\Gen_floor_control:1:f_control|i_destination_array\(13)))) # (\Gen_floor_control:1:f_control|i_destination_array\(12) & (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\))) ) 
-- ) ) # ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor\(3) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111001111110111111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(12),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(13),
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~71_combout\);

-- Location: LABCELL_X83_Y4_N12
\Gen_state_mach:1:state_mach|destination~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|destination~3_combout\ = ( !\Gen_state_mach:1:state_mach|check_destination_bits~30_combout\ & ( (!\Gen_floor_control:1:f_control|i_destination_array\(14) & ((!\Gen_state_mach:1:state_mach|check_destination_bits~31_combout\ & 
-- (\Gen_floor_control:1:f_control|i_destination_array\(15) & ((!\Gen_state_mach:1:state_mach|LessThan31~0_combout\)))) # (\Gen_state_mach:1:state_mach|check_destination_bits~31_combout\ & 
-- (((\Gen_state_mach:1:state_mach|check_destination_bits~71_combout\)))))) # (\Gen_floor_control:1:f_control|i_destination_array\(14) & (((\Gen_state_mach:1:state_mach|check_destination_bits~71_combout\)))) ) ) # ( 
-- \Gen_state_mach:1:state_mach|check_destination_bits~30_combout\ & ( (!\Gen_floor_control:1:f_control|i_destination_array\(14) & ((!\Gen_state_mach:1:state_mach|check_destination_bits~31_combout\ & (\Gen_floor_control:1:f_control|i_destination_array\(15) & 
-- ((!\Gen_state_mach:1:state_mach|LessThan31~0_combout\)))) # (\Gen_state_mach:1:state_mach|check_destination_bits~31_combout\ & (((\Gen_state_mach:1:state_mach|destination~2_combout\)))))) # (\Gen_floor_control:1:f_control|i_destination_array\(14) & 
-- (((\Gen_state_mach:1:state_mach|destination~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011100000011010001110000001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(15),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(14),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_destination~2_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_LessThan31~0_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~30_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~31_combout\,
	datag => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~71_combout\,
	combout => \Gen_state_mach:1:state_mach|destination~3_combout\);

-- Location: MLABCELL_X78_Y4_N36
\Gen_state_mach:1:state_mach|destination~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|destination~0_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~72_combout\ & ( \Gen_state_mach:1:state_mach|destination~3_combout\ & ( ((!\Gen_state_mach:1:state_mach|i_direction~19_combout\) # 
-- (\Gen_state_mach:1:state_mach|i_direction~q\)) # (\Gen_state_mach:1:state_mach|destination~1_combout\) ) ) ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~72_combout\ & ( \Gen_state_mach:1:state_mach|destination~3_combout\ & ( 
-- ((!\Gen_state_mach:1:state_mach|i_direction~19_combout\ & ((\Gen_state_mach:1:state_mach|check_destination_bits~65_combout\))) # (\Gen_state_mach:1:state_mach|i_direction~19_combout\ & (\Gen_state_mach:1:state_mach|destination~1_combout\))) # 
-- (\Gen_state_mach:1:state_mach|i_direction~q\) ) ) ) # ( \Gen_state_mach:1:state_mach|check_destination_bits~72_combout\ & ( !\Gen_state_mach:1:state_mach|destination~3_combout\ & ( (!\Gen_state_mach:1:state_mach|i_direction~q\ & 
-- ((!\Gen_state_mach:1:state_mach|i_direction~19_combout\) # (\Gen_state_mach:1:state_mach|destination~1_combout\))) ) ) ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~72_combout\ & ( !\Gen_state_mach:1:state_mach|destination~3_combout\ & ( 
-- (!\Gen_state_mach:1:state_mach|i_direction~q\ & ((!\Gen_state_mach:1:state_mach|i_direction~19_combout\ & ((\Gen_state_mach:1:state_mach|check_destination_bits~65_combout\))) # (\Gen_state_mach:1:state_mach|i_direction~19_combout\ & 
-- (\Gen_state_mach:1:state_mach|destination~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100110001001100010000110111111101111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_destination~1_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~19_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~65_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~72_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_destination~3_combout\,
	combout => \Gen_state_mach:1:state_mach|destination~0_combout\);

-- Location: FF_X78_Y4_N38
\Gen_state_mach:1:state_mach|destination\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \Gen_state_mach:1:state_mach|destination~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:1:state_mach|destination~q\);

-- Location: LABCELL_X80_Y3_N48
\Gen_state_mach:1:state_mach|floor_stop~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|floor_stop~0_combout\ = ( \Gen_state_mach:1:state_mach|Mux0~4_combout\ & ( \Gen_state_mach:1:state_mach|Mux1~4_combout\ ) ) # ( !\Gen_state_mach:1:state_mach|Mux0~4_combout\ & ( \Gen_state_mach:1:state_mach|Mux1~4_combout\ & ( 
-- (!\Gen_state_mach:1:state_mach|current_state.idle~q\) # ((!\Gen_state_mach:1:state_mach|i_direction~q\) # ((!\Gen_state_mach:1:state_mach|destination~q\) # (\Gen_state_mach:1:state_mach|Mux2~4_combout\))) ) ) ) # ( 
-- \Gen_state_mach:1:state_mach|Mux0~4_combout\ & ( !\Gen_state_mach:1:state_mach|Mux1~4_combout\ ) ) # ( !\Gen_state_mach:1:state_mach|Mux0~4_combout\ & ( !\Gen_state_mach:1:state_mach|Mux1~4_combout\ & ( (\Gen_state_mach:1:state_mach|Mux2~4_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|current_state.idle~q\) # ((!\Gen_state_mach:1:state_mach|destination~q\) # (\Gen_state_mach:1:state_mach|i_direction~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001011111111111111111111111111111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_current_state.idle~q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_destination~q\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_Mux0~4_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\,
	combout => \Gen_state_mach:1:state_mach|floor_stop~0_combout\);

-- Location: FF_X80_Y3_N50
\Gen_state_mach:1:state_mach|floor_stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \Gen_state_mach:1:state_mach|floor_stop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:1:state_mach|floor_stop~q\);

-- Location: LABCELL_X80_Y5_N30
\Gen_state_mach:1:state_mach|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Selector2~0_combout\ = ( \Gen_state_mach:1:state_mach|floor_call~q\ & ( (!\Gen_state_mach:1:state_mach|floor_stop~q\ & !\Gen_state_mach:1:state_mach|current_state.idle~q\) ) ) # ( !\Gen_state_mach:1:state_mach|floor_call~q\ & 
-- ( (!\Gen_state_mach:1:state_mach|floor_stop~q\ & (\Gen_state_mach:1:state_mach|destination~q\ & !\Gen_state_mach:1:state_mach|current_state.idle~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:1:state_mach|ALT_INV_floor_stop~q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_destination~q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_current_state.idle~q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_floor_call~q\,
	combout => \Gen_state_mach:1:state_mach|Selector2~0_combout\);

-- Location: LABCELL_X80_Y5_N24
\Gen_state_mach:1:state_mach|Selector2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Selector2~2_combout\ = (!\Gen_state_mach:1:state_mach|i_direction~q\ & (((!\Gen_state_mach:1:state_mach|floor_stop~q\ & !\Gen_state_mach:1:state_mach|Selector2~1_combout\)))) # (\Gen_state_mach:1:state_mach|i_direction~q\ & 
-- (((!\Gen_state_mach:1:state_mach|floor_stop~q\ & !\Gen_state_mach:1:state_mach|Selector2~1_combout\)) # (\Gen_state_mach:1:state_mach|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000100010001111100010001000111110001000100011111000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Selector2~0_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_floor_stop~q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_Selector2~1_combout\,
	combout => \Gen_state_mach:1:state_mach|Selector2~2_combout\);

-- Location: FF_X80_Y5_N58
\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \Gen_state_mach:1:state_mach|Selector2~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\);

-- Location: LABCELL_X81_Y3_N45
\Gen_floor_control:1:f_control|i_floor_call_array_down~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ = ( !\Gen_state_mach:1:state_mach|i_direction~q\ & ( (\Gen_state_mach:1:state_mach|current_state.idle~q\ & ((!\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\) # 
-- (!\Gen_state_mach:1:state_mach|current_state.up~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000011110000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_current_state.down~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_current_state.idle~q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_current_state.up~q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\);

-- Location: MLABCELL_X82_Y3_N21
\Gen_floor_control:1:f_control|i_floor_call_array_down~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~16_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(5) & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\) # 
-- (!\Gen_floor_control:3:f_control|Decoder0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	datad => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~7_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(5),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~16_combout\);

-- Location: MLABCELL_X82_Y3_N18
\Gen_floor_control:1:f_control|i_floor_call_array_down~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~17_combout\ = ( \Gen_floor_control:1:f_control|Decoder1~8_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~16_combout\ & ((!\rtl~0_combout\) # 
-- ((!\Gen_state_mach:1:state_mach|Mux2~4_combout\) # (\Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\)))) ) ) # ( !\Gen_floor_control:1:f_control|Decoder1~8_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~16_combout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011101111000000001110111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~0_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~16_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~8_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~17_combout\);

-- Location: FF_X82_Y3_N20
\Gen_floor_control:1:f_control|i_floor_call_array_down[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_down~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_down\(5));

-- Location: MLABCELL_X78_Y3_N45
\Gen_state_mach:1:state_mach|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Mux2~1_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(7) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(6) ) ) ) # ( 
-- \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(5) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(5),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(6),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(4),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(7),
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|Mux2~1_combout\);

-- Location: MLABCELL_X78_Y5_N39
\Gen_state_mach:1:state_mach|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Mux2~0_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(3) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(2) ) ) ) # ( 
-- \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(1) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(2),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(0),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(1),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(3),
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|Mux2~0_combout\);

-- Location: MLABCELL_X78_Y5_N27
\Gen_state_mach:1:state_mach|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Mux2~3_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(15) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(14) ) ) ) # ( 
-- \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(13) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(14),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(12),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(15),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(13),
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|Mux2~3_combout\);

-- Location: MLABCELL_X78_Y5_N33
\Gen_state_mach:1:state_mach|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Mux2~2_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(11) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(10) ) ) ) # ( 
-- \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(9) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(11),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(9),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(8),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(10),
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|Mux2~2_combout\);

-- Location: MLABCELL_X78_Y5_N18
\Gen_state_mach:1:state_mach|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Mux2~4_combout\ = ( \Gen_state_mach:1:state_mach|Mux2~3_combout\ & ( \Gen_state_mach:1:state_mach|Mux2~2_combout\ & ( ((!\Gen_state_mach:1:state_mach|i_current_floor\(2) & ((\Gen_state_mach:1:state_mach|Mux2~0_combout\))) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor\(2) & (\Gen_state_mach:1:state_mach|Mux2~1_combout\))) # (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\) ) ) ) # ( !\Gen_state_mach:1:state_mach|Mux2~3_combout\ & ( 
-- \Gen_state_mach:1:state_mach|Mux2~2_combout\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ((!\Gen_state_mach:1:state_mach|i_current_floor\(2) & ((\Gen_state_mach:1:state_mach|Mux2~0_combout\))) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor\(2) & (\Gen_state_mach:1:state_mach|Mux2~1_combout\)))) # (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & (((!\Gen_state_mach:1:state_mach|i_current_floor\(2))))) ) ) ) # ( 
-- \Gen_state_mach:1:state_mach|Mux2~3_combout\ & ( !\Gen_state_mach:1:state_mach|Mux2~2_combout\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ((!\Gen_state_mach:1:state_mach|i_current_floor\(2) & 
-- ((\Gen_state_mach:1:state_mach|Mux2~0_combout\))) # (\Gen_state_mach:1:state_mach|i_current_floor\(2) & (\Gen_state_mach:1:state_mach|Mux2~1_combout\)))) # (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & 
-- (((\Gen_state_mach:1:state_mach|i_current_floor\(2))))) ) ) ) # ( !\Gen_state_mach:1:state_mach|Mux2~3_combout\ & ( !\Gen_state_mach:1:state_mach|Mux2~2_combout\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor\(2) & ((\Gen_state_mach:1:state_mach|Mux2~0_combout\))) # (\Gen_state_mach:1:state_mach|i_current_floor\(2) & (\Gen_state_mach:1:state_mach|Mux2~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~1_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~0_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datae => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~3_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~2_combout\,
	combout => \Gen_state_mach:1:state_mach|Mux2~4_combout\);

-- Location: LABCELL_X80_Y6_N42
\Gen_floor_control:1:f_control|i_floor_call_array_down~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~2_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(12) & ( (!\Gen_floor_control:3:f_control|Decoder0~0_combout\) # 
-- (!\Gen_floor_control:1:f_control|i_floor_call_array_down~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~0_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~1_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(12),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~2_combout\);

-- Location: LABCELL_X80_Y6_N18
\Gen_floor_control:1:f_control|i_floor_call_array_down~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_down~3_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( \rtl~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~2_combout\ ) ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( \rtl~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down~2_combout\ & ((!\Gen_state_mach:1:state_mach|Mux2~4_combout\) # 
-- (!\Gen_floor_control:1:f_control|Decoder1~1_combout\))) ) ) ) # ( \Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( !\rtl~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~2_combout\ ) ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_down~0_combout\ & ( !\rtl~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011101110000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_Mux2~4_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~1_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~2_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down~0_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_down~3_combout\);

-- Location: FF_X80_Y6_N20
\Gen_floor_control:1:f_control|i_floor_call_array_down[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_down~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_down\(12));

-- Location: LABCELL_X80_Y3_N0
\Gen_state_mach:1:state_mach|check_destination_bits~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~7_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(8) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(8),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(8),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~7_combout\);

-- Location: MLABCELL_X78_Y3_N33
\Gen_state_mach:1:state_mach|check_destination_bits~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~6_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(7) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(7),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(7),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~6_combout\);

-- Location: LABCELL_X79_Y6_N39
\Gen_state_mach:1:state_mach|check_destination_bits~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~10_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(11) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(11),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(11),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~10_combout\);

-- Location: MLABCELL_X82_Y3_N36
\Gen_state_mach:1:state_mach|check_destination_bits~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~9_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(10) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(10),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(10),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~9_combout\);

-- Location: LABCELL_X80_Y3_N45
\Gen_state_mach:1:state_mach|check_destination_bits~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~8_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(9) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(9),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(9),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~8_combout\);

-- Location: LABCELL_X80_Y3_N9
\Gen_state_mach:1:state_mach|check_destination_bits~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~3_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(4) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(4),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(4),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~3_combout\);

-- Location: MLABCELL_X82_Y3_N3
\Gen_state_mach:1:state_mach|check_destination_bits~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~4_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_down\(5) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(5) & ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(5) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(5),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(5),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~4_combout\);

-- Location: LABCELL_X81_Y3_N54
\Gen_state_mach:1:state_mach|check_destination_bits~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~2_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(3) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(3),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(3),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~2_combout\);

-- Location: LABCELL_X79_Y3_N30
\Gen_state_mach:1:state_mach|check_destination_bits~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~0_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(0) & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up\(0) & (!\Gen_floor_control:1:f_control|i_floor_call_array_down\(1) & 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_up\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(0),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(1),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(1),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(0),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~0_combout\);

-- Location: LABCELL_X79_Y3_N33
\Gen_state_mach:1:state_mach|check_destination_bits~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~1_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up\(2) & !\Gen_floor_control:1:f_control|i_floor_call_array_down\(2)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(2),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(2),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~0_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~1_combout\);

-- Location: LABCELL_X79_Y3_N48
\Gen_state_mach:1:state_mach|check_destination_bits~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~5_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~2_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~1_combout\ & ( 
-- (((!\Gen_state_mach:1:state_mach|check_destination_bits~3_combout\) # (\Gen_state_mach:1:state_mach|check_destination_bits~4_combout\)) # (\Gen_floor_control:1:f_control|i_floor_call_array_down\(6))) # 
-- (\Gen_floor_control:1:f_control|i_floor_call_array_up\(6)) ) ) ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~2_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~1_combout\ ) ) # ( 
-- \Gen_state_mach:1:state_mach|check_destination_bits~2_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~1_combout\ ) ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~2_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(6),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(6),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~3_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~4_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~2_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~1_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~5_combout\);

-- Location: LABCELL_X79_Y4_N18
\Gen_state_mach:1:state_mach|check_destination_bits~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~11_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~8_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~5_combout\ & ( 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~7_combout\ & (\Gen_state_mach:1:state_mach|check_destination_bits~6_combout\ & (\Gen_state_mach:1:state_mach|check_destination_bits~10_combout\ & 
-- \Gen_state_mach:1:state_mach|check_destination_bits~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~7_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~6_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~10_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~9_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~8_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~5_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~11_combout\);

-- Location: LABCELL_X79_Y4_N24
\Gen_state_mach:1:state_mach|check_destination_bits~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~12_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~11_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_down\(12) & 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_up\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(12),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(12),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~11_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~12_combout\);

-- Location: MLABCELL_X78_Y3_N15
\Gen_state_mach:1:state_mach|check_destination_bits~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~13_combout\ = (!\Gen_floor_control:1:f_control|i_floor_call_array_up\(13) & !\Gen_floor_control:1:f_control|i_floor_call_array_down\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(13),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(13),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~13_combout\);

-- Location: LABCELL_X79_Y4_N54
\Gen_state_mach:1:state_mach|check_destination_bits~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~14_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~12_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~13_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~12_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~14_combout\);

-- Location: LABCELL_X80_Y4_N27
\Gen_state_mach:1:state_mach|check_destination_bits~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~15_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~14_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up\(14) & 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_down\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(14),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(14),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~14_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~15_combout\);

-- Location: LABCELL_X80_Y4_N42
\Gen_state_mach:1:state_mach|i_direction~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~3_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:1:state_mach|i_current_floor\(3) & ((\Gen_state_mach:1:state_mach|i_current_floor\(1)) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(1),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:1:state_mach|i_direction~3_combout\);

-- Location: LABCELL_X79_Y4_N57
\Gen_state_mach:1:state_mach|i_direction~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~4_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~11_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~12_combout\ & (\Gen_state_mach:1:state_mach|i_current_floor\(2) & 
-- ((\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\)))) # (\Gen_state_mach:1:state_mach|check_destination_bits~12_combout\ & (((\Gen_state_mach:1:state_mach|i_direction~3_combout\)))) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~11_combout\ & ( (\Gen_state_mach:1:state_mach|check_destination_bits~12_combout\ & \Gen_state_mach:1:state_mach|i_direction~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101001001110000010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~12_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~3_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~11_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~4_combout\);

-- Location: MLABCELL_X78_Y4_N15
\Gen_state_mach:1:state_mach|LessThan30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|LessThan30~0_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & \Gen_state_mach:1:state_mach|i_current_floor\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|LessThan30~0_combout\);

-- Location: LABCELL_X79_Y4_N0
\Gen_state_mach:1:state_mach|i_direction~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~5_combout\ = ( \Gen_state_mach:1:state_mach|LessThan31~0_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~12_combout\ & ( (\Gen_state_mach:1:state_mach|check_destination_bits~13_combout\ & 
-- (((!\Gen_floor_control:1:f_control|i_floor_call_array_up\(14) & !\Gen_floor_control:1:f_control|i_floor_call_array_down\(14))) # (\Gen_state_mach:1:state_mach|LessThan30~0_combout\))) ) ) ) # ( !\Gen_state_mach:1:state_mach|LessThan31~0_combout\ & ( 
-- \Gen_state_mach:1:state_mach|check_destination_bits~12_combout\ & ( (\Gen_state_mach:1:state_mach|LessThan30~0_combout\ & (\Gen_state_mach:1:state_mach|check_destination_bits~13_combout\ & ((\Gen_floor_control:1:f_control|i_floor_call_array_down\(14)) # 
-- (\Gen_floor_control:1:f_control|i_floor_call_array_up\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000110000101100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(14),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_LessThan30~0_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~13_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(14),
	datae => \Gen_state_mach:1:state_mach|ALT_INV_LessThan31~0_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~12_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~5_combout\);

-- Location: LABCELL_X79_Y3_N15
\Gen_state_mach:1:state_mach|check_destination_bits~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~16_combout\ = ( !\Gen_state_mach:1:state_mach|check_destination_bits~5_combout\ & ( (\Gen_state_mach:1:state_mach|check_destination_bits~6_combout\ & 
-- \Gen_state_mach:1:state_mach|check_destination_bits~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~6_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~7_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~5_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~16_combout\);

-- Location: LABCELL_X79_Y4_N48
\Gen_state_mach:1:state_mach|i_direction~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~1_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~16_combout\ & ( (((\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~8_combout\)) # (\Gen_state_mach:1:state_mach|i_current_floor\(2))) # (\Gen_state_mach:1:state_mach|i_current_floor\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~8_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~16_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~1_combout\);

-- Location: LABCELL_X79_Y4_N39
\Gen_state_mach:1:state_mach|check_destination_bits~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~18_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~1_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~2_combout\) # 
-- (!\Gen_state_mach:1:state_mach|check_destination_bits~3_combout\) ) ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~2_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~3_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~1_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~18_combout\);

-- Location: LABCELL_X79_Y4_N30
\Gen_state_mach:1:state_mach|i_direction~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~44_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~5_combout\ & ( ((!\Gen_state_mach:1:state_mach|check_destination_bits~1_combout\) # ((\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ 
-- & !\Gen_state_mach:1:state_mach|check_destination_bits~2_combout\))) # (\Gen_state_mach:1:state_mach|i_current_floor\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110111111101011111011111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~1_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~2_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~5_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~44_combout\);

-- Location: MLABCELL_X78_Y3_N39
\Gen_state_mach:1:state_mach|check_destination_bits~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~19_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(0) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_down\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(0),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(0),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~19_combout\);

-- Location: LABCELL_X79_Y4_N33
\Gen_state_mach:1:state_mach|i_direction~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~45_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~18_combout\ & ( ((!\Gen_state_mach:1:state_mach|check_destination_bits~0_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|check_destination_bits~19_combout\) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\)))) # (\Gen_state_mach:1:state_mach|i_current_floor\(2)) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~18_combout\ & ( (\Gen_state_mach:1:state_mach|i_current_floor\(2) & \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111110111010101011111011101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~19_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~0_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~18_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~45_combout\);

-- Location: LABCELL_X79_Y4_N12
\Gen_state_mach:1:state_mach|i_direction~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~40_combout\ = ( !\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ( (\Gen_state_mach:1:state_mach|i_direction~44_combout\ & (((\Gen_state_mach:1:state_mach|i_direction~45_combout\ & 
-- ((\Gen_state_mach:1:state_mach|check_destination_bits~18_combout\) # (\Gen_state_mach:1:state_mach|check_destination_bits~4_combout\)))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\))) ) ) # ( 
-- \Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ( (((\Gen_state_mach:1:state_mach|check_destination_bits~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000011110000111100000000011111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~4_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~18_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~5_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~44_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~45_combout\,
	datag => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|i_direction~40_combout\);

-- Location: LABCELL_X79_Y4_N42
\Gen_state_mach:1:state_mach|i_direction~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~0_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~5_combout\ ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ 
-- & ( !\Gen_state_mach:1:state_mach|check_destination_bits~5_combout\ & ( (\Gen_state_mach:1:state_mach|i_current_floor\(2) & (!\Gen_state_mach:1:state_mach|check_destination_bits~6_combout\ & (\Gen_state_mach:1:state_mach|i_current_floor\(1) & 
-- \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~6_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(1),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~5_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~0_combout\);

-- Location: FF_X81_Y4_N11
\Gen_state_mach:1:state_mach|i_current_floor[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:1:state_mach|i_current_floor[0]~4_combout\,
	sload => VCC,
	ena => \Gen_state_mach:1:state_mach|i_current_floor~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:1:state_mach|i_current_floor\(0));

-- Location: LABCELL_X81_Y4_N3
\Gen_state_mach:1:state_mach|LessThan27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|LessThan27~0_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor\(0) & ( (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ((\Gen_state_mach:1:state_mach|i_current_floor\(2)) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\))) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor\(0) & ( (\Gen_state_mach:1:state_mach|i_current_floor\(2) & \Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000001111110000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(0),
	combout => \Gen_state_mach:1:state_mach|LessThan27~0_combout\);

-- Location: LABCELL_X83_Y4_N51
\Gen_state_mach:1:state_mach|check_destination_bits~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~17_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~16_combout\ & ( (\Gen_state_mach:1:state_mach|check_destination_bits~8_combout\ & 
-- \Gen_state_mach:1:state_mach|check_destination_bits~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~8_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~9_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~16_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~17_combout\);

-- Location: LABCELL_X79_Y4_N6
\Gen_state_mach:1:state_mach|i_direction~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~2_combout\ = ( !\Gen_state_mach:1:state_mach|LessThan27~0_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~17_combout\ ) ) # ( \Gen_state_mach:1:state_mach|LessThan27~0_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~17_combout\ & ( (!\Gen_state_mach:1:state_mach|i_direction~1_combout\ & (((!\Gen_state_mach:1:state_mach|i_direction~40_combout\ & !\Gen_state_mach:1:state_mach|i_direction~0_combout\)) # 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~16_combout\))) ) ) ) # ( !\Gen_state_mach:1:state_mach|LessThan27~0_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~17_combout\ & ( 
-- (!\Gen_state_mach:1:state_mach|i_direction~1_combout\ & (((!\Gen_state_mach:1:state_mach|i_direction~40_combout\ & !\Gen_state_mach:1:state_mach|i_direction~0_combout\)) # (\Gen_state_mach:1:state_mach|check_destination_bits~16_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101000001010100010100000101011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~1_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~40_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~16_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~0_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_LessThan27~0_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~17_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~2_combout\);

-- Location: LABCELL_X79_Y4_N36
\Gen_state_mach:1:state_mach|i_direction~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~6_combout\ = ( \Gen_state_mach:1:state_mach|i_direction~2_combout\ & ( (!\Gen_state_mach:1:state_mach|i_direction~5_combout\ & ((!\Gen_state_mach:1:state_mach|i_direction~4_combout\) # 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~14_combout\))) ) ) # ( !\Gen_state_mach:1:state_mach|i_direction~2_combout\ & ( (!\Gen_state_mach:1:state_mach|i_direction~5_combout\ & (((\Gen_state_mach:1:state_mach|check_destination_bits~11_combout\ 
-- & !\Gen_state_mach:1:state_mach|i_direction~4_combout\)) # (\Gen_state_mach:1:state_mach|check_destination_bits~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111100000000010011110000000011001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~11_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~4_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~14_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~5_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~2_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~6_combout\);

-- Location: LABCELL_X80_Y4_N45
\Gen_state_mach:1:state_mach|check_destination_bits~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~21_combout\ = ( \Gen_state_mach:1:state_mach|i_direction~6_combout\ & ( (\Gen_state_mach:1:state_mach|check_destination_bits~20_combout\ & !\Gen_state_mach:1:state_mach|destination~q\) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_direction~6_combout\ & ( (\Gen_state_mach:1:state_mach|check_destination_bits~20_combout\ & !\Gen_state_mach:1:state_mach|check_destination_bits~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~20_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~15_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_destination~q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~6_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~21_combout\);

-- Location: MLABCELL_X82_Y4_N30
\Gen_state_mach:1:state_mach|i_direction~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~31_combout\ = ( !\Gen_floor_control:1:f_control|i_destination_array\(8) & ( (\Gen_state_mach:1:state_mach|check_destination_bits~28_combout\ & \Gen_state_mach:1:state_mach|check_destination_bits~29_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~28_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~29_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(8),
	combout => \Gen_state_mach:1:state_mach|i_direction~31_combout\);

-- Location: LABCELL_X83_Y4_N42
\Gen_state_mach:1:state_mach|i_direction~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~8_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(3) & ( (!\Gen_floor_control:1:f_control|i_destination_array\(0) & (!\Gen_floor_control:1:f_control|i_destination_array\(1) & 
-- !\Gen_floor_control:1:f_control|i_destination_array\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(0),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(1),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(2),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(3),
	combout => \Gen_state_mach:1:state_mach|i_direction~8_combout\);

-- Location: LABCELL_X83_Y4_N24
\Gen_state_mach:1:state_mach|i_direction~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~9_combout\ = ( \Gen_state_mach:1:state_mach|i_direction~8_combout\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(3) & (!\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\) # (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~8_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~9_combout\);

-- Location: MLABCELL_X82_Y4_N36
\Gen_state_mach:1:state_mach|i_direction~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~34_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~33_combout\ & ( (!\Gen_floor_control:1:f_control|i_destination_array\(8) & (!\Gen_state_mach:1:state_mach|check_destination_bits~28_combout\ & 
-- ((\Gen_floor_control:1:f_control|i_destination_array\(6)) # (\Gen_floor_control:1:f_control|i_destination_array\(7))))) # (\Gen_floor_control:1:f_control|i_destination_array\(8) & (((\Gen_floor_control:1:f_control|i_destination_array\(6))) # 
-- (\Gen_floor_control:1:f_control|i_destination_array\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110001111101010011000111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(8),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(7),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~28_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(6),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~33_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~34_combout\);

-- Location: MLABCELL_X82_Y4_N57
\Gen_state_mach:1:state_mach|i_direction~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~35_combout\ = ( \Gen_state_mach:1:state_mach|i_direction~34_combout\ & ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_direction~34_combout\ & ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & (!\Gen_floor_control:1:f_control|i_destination_array\(4) & 
-- (\Gen_floor_control:1:f_control|i_destination_array\(5) & \Gen_state_mach:1:state_mach|check_destination_bits~27_combout\))) ) ) ) # ( \Gen_state_mach:1:state_mach|i_direction~34_combout\ & ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) & ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ ) ) ) # ( !\Gen_state_mach:1:state_mach|i_direction~34_combout\ & ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~27_combout\ & ((\Gen_floor_control:1:f_control|i_destination_array\(5)) # (\Gen_floor_control:1:f_control|i_destination_array\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101010101010101010101000000000000010001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(4),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(5),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~27_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~34_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:1:state_mach|i_direction~35_combout\);

-- Location: MLABCELL_X82_Y4_N12
\Gen_state_mach:1:state_mach|i_direction~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~10_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|i_direction~35_combout\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(1) & 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\) # ((\Gen_state_mach:1:state_mach|i_direction~34_combout\)))) # (\Gen_state_mach:1:state_mach|i_current_floor\(1) & (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (\Gen_state_mach:1:state_mach|i_direction~34_combout\ & !\Gen_floor_control:1:f_control|i_destination_array\(6)))) ) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|i_direction~35_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111000111010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~34_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(6),
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~35_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~10_combout\);

-- Location: LABCELL_X81_Y4_N0
\Gen_state_mach:1:state_mach|i_direction~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~33_combout\ = ( !\Gen_state_mach:1:state_mach|i_direction~10_combout\ & ( (!\Gen_floor_control:1:f_control|i_destination_array\(11)) # ((!\Gen_state_mach:1:state_mach|i_direction~31_combout\) # 
-- (\Gen_state_mach:1:state_mach|LessThan27~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111111111110101111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(11),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~31_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_LessThan27~0_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~10_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~33_combout\);

-- Location: LABCELL_X83_Y4_N6
\Gen_state_mach:1:state_mach|i_direction~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~30_combout\ = ( !\Gen_state_mach:1:state_mach|check_destination_bits~32_combout\ & ( (!\Gen_floor_control:1:f_control|i_destination_array\(0) & ((!\Gen_floor_control:1:f_control|i_destination_array\(1) & 
-- ((\Gen_floor_control:1:f_control|i_destination_array\(2)))) # (\Gen_floor_control:1:f_control|i_destination_array\(1) & (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101000000010001010100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(0),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(1),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(2),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~32_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~30_combout\);

-- Location: LABCELL_X81_Y4_N24
\Gen_state_mach:1:state_mach|i_direction~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~28_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( \Gen_state_mach:1:state_mach|check_destination_bits~31_combout\ & ( (!\Gen_floor_control:1:f_control|i_destination_array\(12) & 
-- (!\Gen_state_mach:1:state_mach|i_current_floor\(0) & !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\)) ) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) & ( \Gen_state_mach:1:state_mach|check_destination_bits~31_combout\ ) ) # ( 
-- \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:1:state_mach|check_destination_bits~31_combout\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\) # ((!\Gen_state_mach:1:state_mach|i_current_floor\(0) & 
-- !\Gen_floor_control:1:f_control|i_destination_array\(14))) ) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:1:state_mach|check_destination_bits~31_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111100000011111111111111111000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(12),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(14),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~31_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~28_combout\);

-- Location: LABCELL_X81_Y4_N36
\Gen_state_mach:1:state_mach|i_direction~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~29_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~31_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~30_combout\ ) ) # ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~31_combout\ & ( (\Gen_floor_control:1:f_control|i_destination_array\(15)) # (\Gen_floor_control:1:f_control|i_destination_array\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(14),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~30_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(15),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~31_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~29_combout\);

-- Location: LABCELL_X81_Y4_N42
\Gen_state_mach:1:state_mach|i_direction~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~27_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~29_combout\ & 
-- (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & !\Gen_floor_control:1:f_control|i_destination_array\(9))) ) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( 
-- \Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~29_combout\ & (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & !\Gen_floor_control:1:f_control|i_destination_array\(9))) 
-- ) ) ) # ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~29_combout\ & 
-- (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & !\Gen_floor_control:1:f_control|i_destination_array\(9))) ) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~29_combout\ & ((!\Gen_state_mach:1:state_mach|i_current_floor\(0)) # (!\Gen_floor_control:1:f_control|i_destination_array\(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001000101000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~29_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(9),
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|i_direction~27_combout\);

-- Location: LABCELL_X81_Y4_N12
\Gen_state_mach:1:state_mach|i_direction~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~36_combout\ = ( !\Gen_state_mach:1:state_mach|i_direction~29_combout\ & ( (\Gen_state_mach:1:state_mach|check_destination_bits~28_combout\ & ((!\Gen_floor_control:1:f_control|i_destination_array\(8) & 
-- (((!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & \Gen_floor_control:1:f_control|i_destination_array\(9))) # (\Gen_state_mach:1:state_mach|i_direction~27_combout\))) # (\Gen_floor_control:1:f_control|i_destination_array\(8) & 
-- (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\)))) ) ) # ( \Gen_state_mach:1:state_mach|i_direction~29_combout\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\) # 
-- (((!\Gen_floor_control:1:f_control|i_destination_array\(8) & (\Gen_state_mach:1:state_mach|check_destination_bits~28_combout\ & \Gen_state_mach:1:state_mach|i_direction~27_combout\))) # (\Gen_state_mach:1:state_mach|i_direction~28_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000101010101011111010111100000000111011101010111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(8),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~28_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~28_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~29_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~27_combout\,
	datag => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(9),
	combout => \Gen_state_mach:1:state_mach|i_direction~36_combout\);

-- Location: LABCELL_X81_Y4_N18
\Gen_state_mach:1:state_mach|i_direction~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~32_combout\ = ( !\Gen_state_mach:1:state_mach|i_direction~36_combout\ & ( (((!\Gen_state_mach:1:state_mach|i_direction~30_combout\) # (\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\)) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\)) # (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101111111111111110111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~30_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~36_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~32_combout\);

-- Location: LABCELL_X81_Y4_N54
\Gen_state_mach:1:state_mach|i_direction~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~11_combout\ = ( \Gen_state_mach:1:state_mach|i_direction~33_combout\ & ( \Gen_state_mach:1:state_mach|i_direction~32_combout\ & ( (\Gen_state_mach:1:state_mach|i_direction~9_combout\ & 
-- (\Gen_state_mach:1:state_mach|i_direction~q\ & ((!\Gen_state_mach:1:state_mach|i_direction~31_combout\) # (\Gen_floor_control:1:f_control|i_destination_array\(11))))) ) ) ) # ( !\Gen_state_mach:1:state_mach|i_direction~33_combout\ & ( 
-- \Gen_state_mach:1:state_mach|i_direction~32_combout\ & ( \Gen_state_mach:1:state_mach|i_direction~q\ ) ) ) # ( \Gen_state_mach:1:state_mach|i_direction~33_combout\ & ( !\Gen_state_mach:1:state_mach|i_direction~32_combout\ & ( 
-- \Gen_state_mach:1:state_mach|i_direction~q\ ) ) ) # ( !\Gen_state_mach:1:state_mach|i_direction~33_combout\ & ( !\Gen_state_mach:1:state_mach|i_direction~32_combout\ & ( \Gen_state_mach:1:state_mach|i_direction~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000000001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~31_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(11),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~9_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~33_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~32_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~11_combout\);

-- Location: LABCELL_X81_Y5_N0
\Gen_state_mach:1:state_mach|i_direction~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~7_combout\ = ( !\Gen_state_mach:1:state_mach|i_direction~q\ & ( (!\Gen_floor_control:1:f_control|i_destination_array\(1) & (!\Gen_floor_control:1:f_control|i_destination_array\(0) & 
-- (!\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & !\Gen_floor_control:1:f_control|i_destination_array\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(1),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(0),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~26_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(2),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\,
	combout => \Gen_state_mach:1:state_mach|i_direction~7_combout\);

-- Location: LABCELL_X81_Y5_N21
\Gen_state_mach:1:state_mach|check_destination_bits~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~34_combout\ = ( !\Gen_state_mach:1:state_mach|check_destination_bits~24_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~23_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~23_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~24_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~34_combout\);

-- Location: LABCELL_X81_Y5_N42
\Gen_state_mach:1:state_mach|i_direction~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~16_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor\(3) & ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & ( ((\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((!\Gen_floor_control:1:f_control|i_destination_array\(2)) # (\Gen_state_mach:1:state_mach|i_current_floor\(0))))) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111011111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(2),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(0),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~26_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~16_combout\);

-- Location: LABCELL_X81_Y4_N21
\Gen_state_mach:1:state_mach|i_direction~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~14_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- (\Gen_floor_control:1:f_control|i_destination_array\(4) & !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\))) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(4),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|i_direction~14_combout\);

-- Location: LABCELL_X81_Y4_N30
\Gen_state_mach:1:state_mach|i_direction~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~13_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor\(0) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\) # 
-- (!\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\))) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor\(0) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & 
-- (((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\) # (!\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\)) # (\Gen_floor_control:1:f_control|i_destination_array\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110100000000111111010000000011111100000000001111110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(6),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(0),
	combout => \Gen_state_mach:1:state_mach|i_direction~13_combout\);

-- Location: LABCELL_X81_Y5_N54
\Gen_state_mach:1:state_mach|i_direction~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~15_combout\ = ( \Gen_state_mach:1:state_mach|i_direction~13_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~23_combout\ & (\Gen_state_mach:1:state_mach|check_destination_bits~25_combout\ & 
-- (!\Gen_state_mach:1:state_mach|check_destination_bits~24_combout\ & !\Gen_state_mach:1:state_mach|i_direction~14_combout\))) ) ) # ( !\Gen_state_mach:1:state_mach|i_direction~13_combout\ & ( 
-- (!\Gen_state_mach:1:state_mach|check_destination_bits~23_combout\ & (!\Gen_state_mach:1:state_mach|check_destination_bits~24_combout\ & ((!\Gen_state_mach:1:state_mach|check_destination_bits~25_combout\) # 
-- (!\Gen_state_mach:1:state_mach|i_direction~14_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000000101000001000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~23_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~25_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~24_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~14_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~13_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~15_combout\);

-- Location: MLABCELL_X82_Y5_N51
\Gen_state_mach:1:state_mach|i_direction~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~24_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(14) & ( \Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( !\Gen_floor_control:1:f_control|i_destination_array\(15) ) ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_destination_array\(14) & ( \Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( !\Gen_floor_control:1:f_control|i_destination_array\(15) ) ) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(14) & ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( (!\Gen_floor_control:1:f_control|i_destination_array\(12) & (!\Gen_floor_control:1:f_control|i_destination_array\(15) & (!\Gen_floor_control:1:f_control|i_destination_array\(11) & 
-- !\Gen_floor_control:1:f_control|i_destination_array\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(12),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(15),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(11),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(13),
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(14),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|i_direction~24_combout\);

-- Location: MLABCELL_X82_Y5_N54
\Gen_state_mach:1:state_mach|i_direction~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~25_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(13) & ( (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((!\Gen_floor_control:1:f_control|i_destination_array\(14)) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor\(0)))) ) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(13) & ( (!\Gen_floor_control:1:f_control|i_destination_array\(14) & (((!\Gen_floor_control:1:f_control|i_destination_array\(12)) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\)) # (\Gen_state_mach:1:state_mach|i_current_floor\(0)))) # (\Gen_floor_control:1:f_control|i_destination_array\(14) & (\Gen_state_mach:1:state_mach|i_current_floor\(0) & 
-- ((\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010111011101000101011101100000000101110110000000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(14),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(0),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(12),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(13),
	combout => \Gen_state_mach:1:state_mach|i_direction~25_combout\);

-- Location: MLABCELL_X82_Y5_N57
\Gen_state_mach:1:state_mach|i_direction~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~23_combout\ = ( !\Gen_floor_control:1:f_control|i_destination_array\(9) & ( (!\Gen_floor_control:1:f_control|i_destination_array\(8)) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(8),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(9),
	combout => \Gen_state_mach:1:state_mach|i_direction~23_combout\);

-- Location: LABCELL_X81_Y4_N39
\Gen_state_mach:1:state_mach|i_direction~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~26_combout\ = ( !\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\) # ((\Gen_state_mach:1:state_mach|check_destination_bits~23_combout\ 
-- & !\Gen_state_mach:1:state_mach|i_current_floor\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010000111111110101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~23_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(0),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|i_direction~26_combout\);

-- Location: MLABCELL_X82_Y5_N18
\Gen_state_mach:1:state_mach|i_direction~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~12_combout\ = ( \Gen_state_mach:1:state_mach|i_direction~23_combout\ & ( \Gen_state_mach:1:state_mach|i_direction~26_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~23_combout\ & 
-- \Gen_state_mach:1:state_mach|i_current_floor\(3)) ) ) ) # ( \Gen_state_mach:1:state_mach|i_direction~23_combout\ & ( !\Gen_state_mach:1:state_mach|i_direction~26_combout\ & ( (\Gen_state_mach:1:state_mach|i_current_floor\(3) & 
-- ((!\Gen_state_mach:1:state_mach|check_destination_bits~23_combout\) # ((\Gen_state_mach:1:state_mach|i_direction~24_combout\ & \Gen_state_mach:1:state_mach|i_direction~25_combout\)))) ) ) ) # ( !\Gen_state_mach:1:state_mach|i_direction~23_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|i_direction~26_combout\ & ( (\Gen_state_mach:1:state_mach|i_current_floor\(3) & ((!\Gen_state_mach:1:state_mach|check_destination_bits~23_combout\) # ((\Gen_state_mach:1:state_mach|i_direction~24_combout\ & 
-- \Gen_state_mach:1:state_mach|i_direction~25_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001101000000001100110100000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~24_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~23_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~25_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~23_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~26_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~12_combout\);

-- Location: LABCELL_X81_Y5_N6
\Gen_state_mach:1:state_mach|i_direction~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~18_combout\ = ( \Gen_state_mach:1:state_mach|i_direction~15_combout\ & ( \Gen_state_mach:1:state_mach|i_direction~12_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & 
-- ((!\Gen_floor_control:1:f_control|i_destination_array\(2)) # (!\Gen_state_mach:1:state_mach|i_direction~16_combout\))) ) ) ) # ( !\Gen_state_mach:1:state_mach|i_direction~15_combout\ & ( \Gen_state_mach:1:state_mach|i_direction~12_combout\ & ( 
-- (!\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & (((!\Gen_floor_control:1:f_control|i_destination_array\(2)) # (!\Gen_state_mach:1:state_mach|i_direction~16_combout\)))) # (\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ 
-- & (\Gen_state_mach:1:state_mach|check_destination_bits~34_combout\ & ((!\Gen_state_mach:1:state_mach|i_direction~16_combout\)))) ) ) ) # ( \Gen_state_mach:1:state_mach|i_direction~15_combout\ & ( !\Gen_state_mach:1:state_mach|i_direction~12_combout\ & ( 
-- (!\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & ((!\Gen_floor_control:1:f_control|i_destination_array\(2)) # (!\Gen_state_mach:1:state_mach|i_direction~16_combout\))) ) ) ) # ( !\Gen_state_mach:1:state_mach|i_direction~15_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|i_direction~12_combout\ & ( (!\Gen_state_mach:1:state_mach|i_direction~16_combout\) # ((!\Gen_floor_control:1:f_control|i_destination_array\(2) & !\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111000000111100001100000011110101110000001111000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~34_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(2),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~26_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~16_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~15_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~12_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~18_combout\);

-- Location: LABCELL_X81_Y5_N48
\Gen_state_mach:1:state_mach|i_direction~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~17_combout\ = ( \Gen_state_mach:1:state_mach|i_direction~15_combout\ & ( \Gen_state_mach:1:state_mach|i_direction~12_combout\ & ( (\Gen_floor_control:1:f_control|i_destination_array\(1) & 
-- ((\Gen_state_mach:1:state_mach|i_direction~16_combout\) # (\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\))) ) ) ) # ( !\Gen_state_mach:1:state_mach|i_direction~15_combout\ & ( \Gen_state_mach:1:state_mach|i_direction~12_combout\ & ( 
-- (\Gen_floor_control:1:f_control|i_destination_array\(1) & (((\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\ & !\Gen_state_mach:1:state_mach|check_destination_bits~34_combout\)) # (\Gen_state_mach:1:state_mach|i_direction~16_combout\))) ) 
-- ) ) # ( \Gen_state_mach:1:state_mach|i_direction~15_combout\ & ( !\Gen_state_mach:1:state_mach|i_direction~12_combout\ & ( (\Gen_floor_control:1:f_control|i_destination_array\(1) & ((\Gen_state_mach:1:state_mach|i_direction~16_combout\) # 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\))) ) ) ) # ( !\Gen_state_mach:1:state_mach|i_direction~15_combout\ & ( !\Gen_state_mach:1:state_mach|i_direction~12_combout\ & ( (\Gen_floor_control:1:f_control|i_destination_array\(1) & 
-- \Gen_state_mach:1:state_mach|i_direction~16_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000100010011001100010000001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~26_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(1),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~34_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~16_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~15_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~12_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~17_combout\);

-- Location: LABCELL_X81_Y5_N36
\Gen_state_mach:1:state_mach|i_direction~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~20_combout\ = ( \Gen_state_mach:1:state_mach|Add1~0_combout\ & ( !\Gen_state_mach:1:state_mach|i_direction~17_combout\ & ( (!\Gen_state_mach:1:state_mach|i_direction~q\ & 
-- (\Gen_state_mach:1:state_mach|i_direction~18_combout\ & ((!\Gen_state_mach:1:state_mach|i_current_floor\(3)) # (!\Gen_state_mach:1:state_mach|i_direction~19_combout\)))) ) ) ) # ( !\Gen_state_mach:1:state_mach|Add1~0_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|i_direction~17_combout\ & ( (!\Gen_state_mach:1:state_mach|i_direction~q\ & (!\Gen_state_mach:1:state_mach|i_direction~19_combout\ & \Gen_state_mach:1:state_mach|i_direction~18_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~19_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~18_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_Add1~0_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~17_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~20_combout\);

-- Location: LABCELL_X80_Y4_N48
\Gen_state_mach:1:state_mach|check_destination_bits~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~50_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~14_combout\ & ( \Gen_state_mach:1:state_mach|LessThan31~0_combout\ & ( (\Gen_state_mach:1:state_mach|destination~q\ & 
-- (((\Gen_state_mach:1:state_mach|i_direction~20_combout\) # (\Gen_state_mach:1:state_mach|i_direction~7_combout\)) # (\Gen_state_mach:1:state_mach|i_direction~11_combout\))) ) ) ) # ( \Gen_state_mach:1:state_mach|check_destination_bits~14_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|LessThan31~0_combout\ & ( ((\Gen_state_mach:1:state_mach|i_direction~20_combout\) # (\Gen_state_mach:1:state_mach|i_direction~7_combout\)) # (\Gen_state_mach:1:state_mach|i_direction~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111111111111100000000000000000001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_destination~q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~11_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~7_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~20_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~14_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_LessThan31~0_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~50_combout\);

-- Location: LABCELL_X83_Y5_N24
\Gen_state_mach:1:state_mach|i_direction~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~21_combout\ = ( \Gen_floor_control:1:f_control|i_destination_array\(1) & ( \Gen_state_mach:1:state_mach|Add1~0_combout\ & ( !\Gen_state_mach:1:state_mach|i_direction~q\ ) ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_destination_array\(1) & ( \Gen_state_mach:1:state_mach|Add1~0_combout\ & ( (!\Gen_state_mach:1:state_mach|i_direction~q\ & (((!\Gen_state_mach:1:state_mach|i_current_floor\(3)) # 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\)) # (\Gen_floor_control:1:f_control|i_destination_array\(2)))) ) ) ) # ( \Gen_floor_control:1:f_control|i_destination_array\(1) & ( !\Gen_state_mach:1:state_mach|Add1~0_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|i_direction~q\ ) ) ) # ( !\Gen_floor_control:1:f_control|i_destination_array\(1) & ( !\Gen_state_mach:1:state_mach|Add1~0_combout\ & ( (!\Gen_state_mach:1:state_mach|i_direction~q\ & 
-- ((\Gen_state_mach:1:state_mach|check_destination_bits~26_combout\) # (\Gen_floor_control:1:f_control|i_destination_array\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110000111100001111000011010000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(2),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~26_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_destination_array\(1),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_Add1~0_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~21_combout\);

-- Location: LABCELL_X81_Y5_N18
\Gen_state_mach:1:state_mach|i_direction~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_direction~22_combout\ = ( !\Gen_state_mach:1:state_mach|i_direction~11_combout\ & ( (!\Gen_state_mach:1:state_mach|i_direction~7_combout\ & (((!\Gen_state_mach:1:state_mach|i_direction~18_combout\) # 
-- (!\Gen_state_mach:1:state_mach|i_direction~21_combout\)) # (\Gen_state_mach:1:state_mach|i_direction~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011010000111100001101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~17_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~18_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~7_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~21_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~11_combout\,
	combout => \Gen_state_mach:1:state_mach|i_direction~22_combout\);

-- Location: LABCELL_X80_Y4_N57
\Gen_state_mach:1:state_mach|check_destination_bits~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~51_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~12_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~13_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~12_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~51_combout\);

-- Location: LABCELL_X80_Y4_N36
\Gen_state_mach:1:state_mach|check_destination_bits~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~52_combout\ = ( \Gen_state_mach:1:state_mach|i_direction~11_combout\ & ( \Gen_state_mach:1:state_mach|i_direction~20_combout\ & ( (\Gen_state_mach:1:state_mach|check_destination_bits~51_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|LessThan30~0_combout\) # (\Gen_state_mach:1:state_mach|destination~q\))) ) ) ) # ( !\Gen_state_mach:1:state_mach|i_direction~11_combout\ & ( \Gen_state_mach:1:state_mach|i_direction~20_combout\ & ( 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~51_combout\ & ((!\Gen_state_mach:1:state_mach|LessThan30~0_combout\) # (\Gen_state_mach:1:state_mach|destination~q\))) ) ) ) # ( \Gen_state_mach:1:state_mach|i_direction~11_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|i_direction~20_combout\ & ( (\Gen_state_mach:1:state_mach|check_destination_bits~51_combout\ & ((!\Gen_state_mach:1:state_mach|LessThan30~0_combout\) # (\Gen_state_mach:1:state_mach|destination~q\))) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_direction~11_combout\ & ( !\Gen_state_mach:1:state_mach|i_direction~20_combout\ & ( (\Gen_state_mach:1:state_mach|check_destination_bits~51_combout\ & (\Gen_state_mach:1:state_mach|i_direction~7_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|LessThan30~0_combout\) # (\Gen_state_mach:1:state_mach|destination~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000011001000100011001100100010001100110010001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_LessThan30~0_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~51_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~7_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_destination~q\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~11_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~20_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~52_combout\);

-- Location: LABCELL_X80_Y4_N30
\Gen_state_mach:1:state_mach|check_destination_bits~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~53_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~52_combout\ & ( \Gen_state_mach:1:state_mach|i_direction~6_combout\ & ( (\Gen_state_mach:1:state_mach|i_direction~22_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|check_destination_bits~20_combout\) # (\Gen_state_mach:1:state_mach|destination~q\))) ) ) ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~52_combout\ & ( \Gen_state_mach:1:state_mach|i_direction~6_combout\ & ( 
-- (\Gen_state_mach:1:state_mach|i_direction~22_combout\ & ((!\Gen_state_mach:1:state_mach|check_destination_bits~20_combout\) # (\Gen_state_mach:1:state_mach|destination~q\))) ) ) ) # ( \Gen_state_mach:1:state_mach|check_destination_bits~52_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|i_direction~6_combout\ & ( (\Gen_state_mach:1:state_mach|i_direction~22_combout\ & ((!\Gen_state_mach:1:state_mach|check_destination_bits~20_combout\) # (\Gen_state_mach:1:state_mach|check_destination_bits~15_combout\))) ) ) 
-- ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~52_combout\ & ( !\Gen_state_mach:1:state_mach|i_direction~6_combout\ & ( ((\Gen_state_mach:1:state_mach|check_destination_bits~20_combout\ & 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~15_combout\)) # (\Gen_state_mach:1:state_mach|i_direction~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100001111000010100000111100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~20_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_destination~q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~22_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~15_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~52_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~6_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~53_combout\);

-- Location: MLABCELL_X84_Y4_N39
\Gen_state_mach:1:state_mach|LessThan26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|LessThan26~0_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( \Gen_state_mach:1:state_mach|i_current_floor\(3) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) & ( 
-- (\Gen_state_mach:1:state_mach|i_current_floor\(3) & \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:1:state_mach|LessThan26~0_combout\);

-- Location: MLABCELL_X84_Y4_N12
\Gen_state_mach:1:state_mach|check_destination_bits~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~70_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~17_combout\ & ( (\Gen_state_mach:1:state_mach|i_current_floor\(3) & !\Gen_state_mach:1:state_mach|check_destination_bits~10_combout\) ) 
-- ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~17_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~10_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~16_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~17_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~70_combout\);

-- Location: MLABCELL_X84_Y4_N0
\Gen_state_mach:1:state_mach|check_destination_bits~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~36_combout\ = ( \Gen_state_mach:1:state_mach|LessThan27~0_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~70_combout\ & ( 
-- (!\Gen_state_mach:1:state_mach|check_destination_bits~17_combout\ & (((\Gen_state_mach:1:state_mach|LessThan26~0_combout\)) # (\Gen_state_mach:1:state_mach|check_destination_bits~8_combout\))) # 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~17_combout\ & (((\Gen_state_mach:1:state_mach|i_current_floor\(2))))) ) ) ) # ( !\Gen_state_mach:1:state_mach|LessThan27~0_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~70_combout\ & 
-- ( (!\Gen_state_mach:1:state_mach|check_destination_bits~17_combout\ & (!\Gen_state_mach:1:state_mach|check_destination_bits~8_combout\ & (\Gen_state_mach:1:state_mach|LessThan26~0_combout\))) # 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~17_combout\ & (((\Gen_state_mach:1:state_mach|i_current_floor\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001011110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~8_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_LessThan26~0_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~17_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datae => \Gen_state_mach:1:state_mach|ALT_INV_LessThan27~0_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~70_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~36_combout\);

-- Location: MLABCELL_X84_Y4_N18
\Gen_state_mach:1:state_mach|check_destination_bits~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~67_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~10_combout\ & !\Gen_state_mach:1:state_mach|i_current_floor\(3)) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:1:state_mach|check_destination_bits~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~10_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~67_combout\);

-- Location: MLABCELL_X84_Y4_N30
\Gen_state_mach:1:state_mach|check_destination_bits~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~37_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~16_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~17_combout\ & ( 
-- \Gen_state_mach:1:state_mach|check_destination_bits~67_combout\ ) ) ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~16_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~17_combout\ & ( 
-- \Gen_state_mach:1:state_mach|check_destination_bits~67_combout\ ) ) ) # ( \Gen_state_mach:1:state_mach|check_destination_bits~16_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~17_combout\ & ( 
-- (!\Gen_state_mach:1:state_mach|check_destination_bits~8_combout\ & ((!\Gen_state_mach:1:state_mach|LessThan26~0_combout\))) # (\Gen_state_mach:1:state_mach|check_destination_bits~8_combout\ & (!\Gen_state_mach:1:state_mach|LessThan27~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~8_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_LessThan27~0_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~67_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_LessThan26~0_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~16_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~17_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~37_combout\);

-- Location: LABCELL_X80_Y4_N21
\Gen_state_mach:1:state_mach|check_destination_bits~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~38_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~36_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~37_combout\ & ( 
-- (!\Gen_state_mach:1:state_mach|i_direction~11_combout\ & (!\Gen_state_mach:1:state_mach|i_direction~20_combout\ & !\Gen_state_mach:1:state_mach|i_direction~7_combout\)) ) ) ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~36_combout\ & ( 
-- \Gen_state_mach:1:state_mach|check_destination_bits~37_combout\ & ( (!\Gen_state_mach:1:state_mach|i_direction~11_combout\ & (!\Gen_state_mach:1:state_mach|i_direction~20_combout\ & !\Gen_state_mach:1:state_mach|i_direction~7_combout\)) ) ) ) # ( 
-- \Gen_state_mach:1:state_mach|check_destination_bits~36_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~37_combout\ & ( (!\Gen_state_mach:1:state_mach|destination~q\) # ((!\Gen_state_mach:1:state_mach|i_direction~11_combout\ & 
-- (!\Gen_state_mach:1:state_mach|i_direction~20_combout\ & !\Gen_state_mach:1:state_mach|i_direction~7_combout\))) ) ) ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~36_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~37_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111010101010101011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_destination~q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~11_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~20_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~7_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~36_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~37_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~38_combout\);

-- Location: LABCELL_X83_Y5_N42
\Gen_state_mach:1:state_mach|LessThan21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|LessThan21~0_combout\ = ( !\Gen_state_mach:1:state_mach|i_current_floor\(3) & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(2)) # ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011001100111111001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	combout => \Gen_state_mach:1:state_mach|LessThan21~0_combout\);

-- Location: MLABCELL_X84_Y4_N48
\Gen_state_mach:1:state_mach|check_destination_bits~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~41_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~2_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~1_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~2_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~41_combout\);

-- Location: LABCELL_X83_Y5_N21
\Gen_floor_control:1:f_control|Decoder1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|Decoder1~0_combout\ = ( !\Gen_state_mach:1:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	combout => \Gen_floor_control:1:f_control|Decoder1~0_combout\);

-- Location: LABCELL_X83_Y5_N39
\Gen_state_mach:1:state_mach|check_destination_bits~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~42_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~19_combout\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(2) & 
-- (!\Gen_state_mach:1:state_mach|i_current_floor\(3) & !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\)) ) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( 
-- \Gen_state_mach:1:state_mach|check_destination_bits~19_combout\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(2) & (!\Gen_state_mach:1:state_mach|i_current_floor\(3) & !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\)) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~19_combout\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(2) & (!\Gen_state_mach:1:state_mach|i_current_floor\(3) & 
-- !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~19_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~42_combout\);

-- Location: MLABCELL_X82_Y4_N0
\Gen_state_mach:1:state_mach|check_destination_bits~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~43_combout\ = ( \Gen_floor_control:1:f_control|Decoder1~0_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~42_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~1_combout\ 
-- & (!\Gen_state_mach:1:state_mach|LessThan19~0_combout\ & \Gen_state_mach:1:state_mach|check_destination_bits~0_combout\)) ) ) ) # ( !\Gen_floor_control:1:f_control|Decoder1~0_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~42_combout\ & ( 
-- ((!\Gen_state_mach:1:state_mach|LessThan19~0_combout\ & \Gen_state_mach:1:state_mach|check_destination_bits~0_combout\)) # (\Gen_state_mach:1:state_mach|check_destination_bits~1_combout\) ) ) ) # ( \Gen_floor_control:1:f_control|Decoder1~0_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~42_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~1_combout\ & ((!\Gen_state_mach:1:state_mach|check_destination_bits~0_combout\ & (!\Gen_state_mach:1:state_mach|destination~q\)) # 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~0_combout\ & ((!\Gen_state_mach:1:state_mach|LessThan19~0_combout\))))) ) ) ) # ( !\Gen_floor_control:1:f_control|Decoder1~0_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~42_combout\ 
-- & ( ((!\Gen_state_mach:1:state_mach|check_destination_bits~0_combout\ & (!\Gen_state_mach:1:state_mach|destination~q\)) # (\Gen_state_mach:1:state_mach|check_destination_bits~0_combout\ & ((!\Gen_state_mach:1:state_mach|LessThan19~0_combout\)))) # 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111110101100010001010000001010101111101010000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~1_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_destination~q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_LessThan19~0_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~0_combout\,
	datae => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~0_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~42_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~43_combout\);

-- Location: LABCELL_X80_Y4_N0
\Gen_state_mach:1:state_mach|check_destination_bits~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~44_combout\ = ( \Gen_state_mach:1:state_mach|i_direction~11_combout\ & ( \Gen_state_mach:1:state_mach|i_direction~20_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~41_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|check_destination_bits~43_combout\))) # (\Gen_state_mach:1:state_mach|check_destination_bits~41_combout\ & (\Gen_state_mach:1:state_mach|LessThan21~0_combout\)) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_direction~11_combout\ & ( \Gen_state_mach:1:state_mach|i_direction~20_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~41_combout\ & ((!\Gen_state_mach:1:state_mach|check_destination_bits~43_combout\))) # 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~41_combout\ & (\Gen_state_mach:1:state_mach|LessThan21~0_combout\)) ) ) ) # ( \Gen_state_mach:1:state_mach|i_direction~11_combout\ & ( !\Gen_state_mach:1:state_mach|i_direction~20_combout\ & ( 
-- (!\Gen_state_mach:1:state_mach|check_destination_bits~41_combout\ & ((!\Gen_state_mach:1:state_mach|check_destination_bits~43_combout\))) # (\Gen_state_mach:1:state_mach|check_destination_bits~41_combout\ & 
-- (\Gen_state_mach:1:state_mach|LessThan21~0_combout\)) ) ) ) # ( !\Gen_state_mach:1:state_mach|i_direction~11_combout\ & ( !\Gen_state_mach:1:state_mach|i_direction~20_combout\ & ( (\Gen_state_mach:1:state_mach|i_direction~7_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|check_destination_bits~41_combout\ & ((!\Gen_state_mach:1:state_mach|check_destination_bits~43_combout\))) # (\Gen_state_mach:1:state_mach|check_destination_bits~41_combout\ & 
-- (\Gen_state_mach:1:state_mach|LessThan21~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100000001110111010001000111011101000100011101110100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_LessThan21~0_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~41_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~7_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~43_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~11_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~20_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~44_combout\);

-- Location: LABCELL_X81_Y6_N57
\Gen_state_mach:1:state_mach|check_destination_bits~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~66_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( \Gen_state_mach:1:state_mach|check_destination_bits~4_combout\ & ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ ) ) ) 
-- # ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( !\Gen_state_mach:1:state_mach|check_destination_bits~4_combout\ & ( (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~4_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~66_combout\);

-- Location: LABCELL_X81_Y6_N48
\Gen_state_mach:1:state_mach|check_destination_bits~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~45_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~66_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~18_combout\ & ( 
-- (!\Gen_state_mach:1:state_mach|check_destination_bits~5_combout\ & (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ((!\Gen_state_mach:1:state_mach|check_destination_bits~6_combout\) # (!\Gen_state_mach:1:state_mach|Add1~0_combout\)))) ) ) 
-- ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~66_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~18_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~5_combout\ & 
-- (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ((!\Gen_state_mach:1:state_mach|check_destination_bits~6_combout\) # (!\Gen_state_mach:1:state_mach|Add1~0_combout\)))) ) ) ) # ( 
-- \Gen_state_mach:1:state_mach|check_destination_bits~66_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~18_combout\ & ( ((\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & 
-- ((!\Gen_state_mach:1:state_mach|check_destination_bits~6_combout\) # (!\Gen_state_mach:1:state_mach|Add1~0_combout\)))) # (\Gen_state_mach:1:state_mach|check_destination_bits~5_combout\) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~66_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~18_combout\ & ( (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & 
-- (((!\Gen_state_mach:1:state_mach|check_destination_bits~6_combout\) # (!\Gen_state_mach:1:state_mach|Add1~0_combout\)) # (\Gen_state_mach:1:state_mach|check_destination_bits~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101010101011111110100000000101010000000000010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~5_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~6_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Add1~0_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~66_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~18_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~45_combout\);

-- Location: LABCELL_X81_Y6_N18
\Gen_state_mach:1:state_mach|check_destination_bits~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~46_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~66_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~18_combout\ & ( 
-- (!\Gen_state_mach:1:state_mach|check_destination_bits~5_combout\ & ((!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\) # ((\Gen_state_mach:1:state_mach|check_destination_bits~6_combout\ & \Gen_state_mach:1:state_mach|Add1~0_combout\)))) ) ) ) 
-- # ( !\Gen_state_mach:1:state_mach|check_destination_bits~66_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~18_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~5_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\) # ((\Gen_state_mach:1:state_mach|check_destination_bits~6_combout\ & \Gen_state_mach:1:state_mach|Add1~0_combout\)))) ) ) ) # ( 
-- \Gen_state_mach:1:state_mach|check_destination_bits~66_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~18_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~5_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\) # ((\Gen_state_mach:1:state_mach|check_destination_bits~6_combout\ & \Gen_state_mach:1:state_mach|Add1~0_combout\)))) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~66_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~18_combout\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\) # 
-- ((!\Gen_state_mach:1:state_mach|check_destination_bits~5_combout\ & (\Gen_state_mach:1:state_mach|check_destination_bits~6_combout\ & \Gen_state_mach:1:state_mach|Add1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000010101010100000001010101010000000101010101000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~5_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~6_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Add1~0_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~66_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~18_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~46_combout\);

-- Location: LABCELL_X80_Y4_N18
\Gen_state_mach:1:state_mach|check_destination_bits~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~47_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~45_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~46_combout\ & ( 
-- (!\Gen_state_mach:1:state_mach|i_direction~11_combout\ & (!\Gen_state_mach:1:state_mach|i_direction~7_combout\ & !\Gen_state_mach:1:state_mach|i_direction~20_combout\)) ) ) ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~45_combout\ & ( 
-- \Gen_state_mach:1:state_mach|check_destination_bits~46_combout\ & ( (!\Gen_state_mach:1:state_mach|i_direction~11_combout\ & (!\Gen_state_mach:1:state_mach|i_direction~7_combout\ & !\Gen_state_mach:1:state_mach|i_direction~20_combout\)) ) ) ) # ( 
-- \Gen_state_mach:1:state_mach|check_destination_bits~45_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~46_combout\ & ( (!\Gen_state_mach:1:state_mach|destination~q\) # ((!\Gen_state_mach:1:state_mach|i_direction~11_combout\ & 
-- (!\Gen_state_mach:1:state_mach|i_direction~7_combout\ & !\Gen_state_mach:1:state_mach|i_direction~20_combout\))) ) ) ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~45_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~46_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111010101010101011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_destination~q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~11_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~7_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~20_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~45_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~46_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~47_combout\);

-- Location: LABCELL_X81_Y4_N6
\Gen_state_mach:1:state_mach|check_destination_bits~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~39_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~1_combout\ & ( \Gen_state_mach:1:state_mach|LessThan19~0_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~2_combout\ 
-- & ((!\Gen_floor_control:1:f_control|Decoder1~0_combout\))) # (\Gen_state_mach:1:state_mach|check_destination_bits~2_combout\ & (!\Gen_state_mach:1:state_mach|LessThan21~0_combout\)) ) ) ) # ( \Gen_state_mach:1:state_mach|check_destination_bits~1_combout\ 
-- & ( !\Gen_state_mach:1:state_mach|LessThan19~0_combout\ & ( (!\Gen_state_mach:1:state_mach|check_destination_bits~2_combout\ & ((!\Gen_floor_control:1:f_control|Decoder1~0_combout\))) # (\Gen_state_mach:1:state_mach|check_destination_bits~2_combout\ & 
-- (!\Gen_state_mach:1:state_mach|LessThan21~0_combout\)) ) ) ) # ( !\Gen_state_mach:1:state_mach|check_destination_bits~1_combout\ & ( !\Gen_state_mach:1:state_mach|LessThan19~0_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~0_combout\ ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111110010101100101000000000000000001100101011001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_LessThan21~0_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~0_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~2_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~0_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~1_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_LessThan19~0_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~39_combout\);

-- Location: LABCELL_X80_Y4_N54
\Gen_state_mach:1:state_mach|check_destination_bits~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~40_combout\ = ( \Gen_state_mach:1:state_mach|i_direction~20_combout\ & ( (\Gen_state_mach:1:state_mach|check_destination_bits~39_combout\ & \Gen_state_mach:1:state_mach|destination~q\) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|i_direction~20_combout\ & ( (\Gen_state_mach:1:state_mach|check_destination_bits~39_combout\ & (\Gen_state_mach:1:state_mach|destination~q\ & ((\Gen_state_mach:1:state_mach|i_direction~11_combout\) # 
-- (\Gen_state_mach:1:state_mach|i_direction~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000000010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~39_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_destination~q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~7_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~11_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~20_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~40_combout\);

-- Location: LABCELL_X80_Y4_N51
\Gen_state_mach:1:state_mach|check_destination_bits~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~48_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~11_combout\ & ( \Gen_state_mach:1:state_mach|i_direction~3_combout\ & ( (\Gen_state_mach:1:state_mach|destination~q\ & 
-- (((\Gen_state_mach:1:state_mach|i_direction~7_combout\) # (\Gen_state_mach:1:state_mach|i_direction~20_combout\)) # (\Gen_state_mach:1:state_mach|i_direction~11_combout\))) ) ) ) # ( \Gen_state_mach:1:state_mach|check_destination_bits~11_combout\ & ( 
-- !\Gen_state_mach:1:state_mach|i_direction~3_combout\ & ( ((\Gen_state_mach:1:state_mach|i_direction~7_combout\) # (\Gen_state_mach:1:state_mach|i_direction~20_combout\)) # (\Gen_state_mach:1:state_mach|i_direction~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111111111111100000000000000000001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_destination~q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~11_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~20_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~7_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~11_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~3_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~48_combout\);

-- Location: LABCELL_X80_Y4_N12
\Gen_state_mach:1:state_mach|check_destination_bits~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~49_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~40_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~48_combout\ & ( 
-- ((\Gen_state_mach:1:state_mach|check_destination_bits~47_combout\ & !\Gen_state_mach:1:state_mach|check_destination_bits~18_combout\)) # (\Gen_state_mach:1:state_mach|check_destination_bits~16_combout\) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~40_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~48_combout\ & ( ((\Gen_state_mach:1:state_mach|check_destination_bits~47_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|check_destination_bits~44_combout\) # (!\Gen_state_mach:1:state_mach|check_destination_bits~18_combout\)))) # (\Gen_state_mach:1:state_mach|check_destination_bits~16_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111011001111110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~44_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~16_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~47_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~18_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~40_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~48_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~49_combout\);

-- Location: LABCELL_X80_Y4_N6
\Gen_state_mach:1:state_mach|check_destination_bits~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~54_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~38_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~49_combout\ & ( 
-- (\Gen_state_mach:1:state_mach|check_destination_bits~53_combout\ & ((!\Gen_state_mach:1:state_mach|check_destination_bits~21_combout\) # (!\Gen_state_mach:1:state_mach|check_destination_bits~50_combout\))) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~38_combout\ & ( \Gen_state_mach:1:state_mach|check_destination_bits~49_combout\ & ( (\Gen_state_mach:1:state_mach|check_destination_bits~53_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|check_destination_bits~21_combout\) # ((\Gen_state_mach:1:state_mach|check_destination_bits~12_combout\ & !\Gen_state_mach:1:state_mach|check_destination_bits~50_combout\)))) ) ) ) # ( 
-- \Gen_state_mach:1:state_mach|check_destination_bits~38_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~49_combout\ & ( (\Gen_state_mach:1:state_mach|check_destination_bits~53_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|check_destination_bits~21_combout\) # ((\Gen_state_mach:1:state_mach|check_destination_bits~12_combout\ & !\Gen_state_mach:1:state_mach|check_destination_bits~50_combout\)))) ) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~38_combout\ & ( !\Gen_state_mach:1:state_mach|check_destination_bits~49_combout\ & ( (\Gen_state_mach:1:state_mach|check_destination_bits~53_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|check_destination_bits~21_combout\) # ((\Gen_state_mach:1:state_mach|check_destination_bits~12_combout\ & !\Gen_state_mach:1:state_mach|check_destination_bits~50_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011100000000001101110000000000110111000000000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~12_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~21_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~50_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~53_combout\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~38_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~49_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~54_combout\);

-- Location: FF_X80_Y4_N8
\Gen_state_mach:1:state_mach|i_direction\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	d => \Gen_state_mach:1:state_mach|check_destination_bits~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:1:state_mach|i_direction~q\);

-- Location: LABCELL_X80_Y5_N27
\Gen_state_mach:1:state_mach|i_current_floor~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|i_current_floor~1_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ $ (((!\Gen_state_mach:1:state_mach|Selector1~0_combout\ & 
-- ((!\Gen_state_mach:1:state_mach|Selector2~0_combout\) # (\Gen_state_mach:1:state_mach|i_direction~q\))))) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ $ 
-- ((((!\Gen_state_mach:1:state_mach|i_direction~q\ & \Gen_state_mach:1:state_mach|Selector2~0_combout\)) # (\Gen_state_mach:1:state_mach|Selector1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001000001111110100100000111100101101111100000010110111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_direction~q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Selector2~0_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_Selector1~0_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_state_mach:1:state_mach|i_current_floor~1_combout\);

-- Location: FF_X81_Y4_N46
\Gen_state_mach:1:state_mach|i_current_floor[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_rtl~0_combout\,
	asdata => \Gen_state_mach:1:state_mach|i_current_floor~1_combout\,
	sload => VCC,
	ena => \Gen_state_mach:1:state_mach|i_current_floor~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:1:state_mach|i_current_floor\(1));

-- Location: MLABCELL_X82_Y3_N48
\Gen_state_mach:1:state_mach|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Mux1~0_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(2) & ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(3) & ( ((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(0)))) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(1)))) # (\Gen_state_mach:1:state_mach|i_current_floor\(1)) ) ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_up\(2) & ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(3) & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(1) & ((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(0)))) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(1))))) # (\Gen_state_mach:1:state_mach|i_current_floor\(1) & 
-- (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) ) ) # ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(2) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(3) & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(1) & 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(0)))) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(1))))) 
-- # (\Gen_state_mach:1:state_mach|i_current_floor\(1) & (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(2) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(3) & ( 
-- (!\Gen_state_mach:1:state_mach|i_current_floor\(1) & ((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(0)))) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (\Gen_floor_control:1:f_control|i_floor_call_array_up\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(1),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(0),
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(2),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(3),
	combout => \Gen_state_mach:1:state_mach|Mux1~0_combout\);

-- Location: MLABCELL_X82_Y3_N12
\Gen_state_mach:1:state_mach|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Mux1~1_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(7) & ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(6) & ( ((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(4)))) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(5)))) # (\Gen_state_mach:1:state_mach|i_current_floor\(1)) ) ) ) # ( 
-- !\Gen_floor_control:1:f_control|i_floor_call_array_up\(7) & ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(6) & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(1) & ((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(4)))) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(5))))) # (\Gen_state_mach:1:state_mach|i_current_floor\(1) & 
-- (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) ) ) # ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(7) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(6) & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(1) & 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(4)))) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(5))))) 
-- # (\Gen_state_mach:1:state_mach|i_current_floor\(1) & (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(7) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(6) & ( 
-- (!\Gen_state_mach:1:state_mach|i_current_floor\(1) & ((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(4)))) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- (\Gen_floor_control:1:f_control|i_floor_call_array_up\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(1),
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(5),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(4),
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(7),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(6),
	combout => \Gen_state_mach:1:state_mach|Mux1~1_combout\);

-- Location: LABCELL_X81_Y3_N9
\Gen_state_mach:1:state_mach|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Mux1~3_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(12) & ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(14) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\) # 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(13))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(15))))) ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(12) & ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(14) & ( 
-- (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\)) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(13))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(15)))))) ) ) ) # ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(12) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(14) & ( 
-- (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\)) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(13))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(15)))))) ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(12) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(14) & ( 
-- (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(13))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ 
-- & ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(15)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(13),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(15),
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(12),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(14),
	combout => \Gen_state_mach:1:state_mach|Mux1~3_combout\);

-- Location: LABCELL_X81_Y3_N51
\Gen_state_mach:1:state_mach|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Mux1~2_combout\ = ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(9) & ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(11) & ( ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- (\Gen_floor_control:1:f_control|i_floor_call_array_up\(8))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(10))))) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\) 
-- ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(9) & ( \Gen_floor_control:1:f_control|i_floor_call_array_up\(11) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(8))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(10)))))) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\)) ) ) ) # ( 
-- \Gen_floor_control:1:f_control|i_floor_call_array_up\(9) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(11) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- (\Gen_floor_control:1:f_control|i_floor_call_array_up\(8))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(10)))))) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ 
-- & (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\)) ) ) ) # ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(9) & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(11) & ( 
-- (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_floor_control:1:f_control|i_floor_call_array_up\(8))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ 
-- & ((\Gen_floor_control:1:f_control|i_floor_call_array_up\(10)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(8),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(10),
	datae => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(9),
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(11),
	combout => \Gen_state_mach:1:state_mach|Mux1~2_combout\);

-- Location: LABCELL_X81_Y3_N12
\Gen_state_mach:1:state_mach|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Mux1~4_combout\ = ( \Gen_state_mach:1:state_mach|Mux1~2_combout\ & ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & 
-- (\Gen_state_mach:1:state_mach|Mux1~1_combout\)) # (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & ((\Gen_state_mach:1:state_mach|Mux1~3_combout\))) ) ) ) # ( !\Gen_state_mach:1:state_mach|Mux1~2_combout\ & ( 
-- \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|Mux1~1_combout\)) # (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & 
-- ((\Gen_state_mach:1:state_mach|Mux1~3_combout\))) ) ) ) # ( \Gen_state_mach:1:state_mach|Mux1~2_combout\ & ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\) # 
-- (\Gen_state_mach:1:state_mach|Mux1~0_combout\) ) ) ) # ( !\Gen_state_mach:1:state_mach|Mux1~2_combout\ & ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:1:state_mach|Mux1~0_combout\ & 
-- !\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~0_combout\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~1_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~3_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~2_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_state_mach:1:state_mach|Mux1~4_combout\);

-- Location: LABCELL_X80_Y6_N30
\Gen_floor_control:1:f_control|i_floor_call_array_up~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~28_combout\ = ( !\Gen_floor_control:1:f_control|i_floor_call_array_up\(14) & ( (!\Gen_floor_control:3:f_control|Decoder0~13_combout\) # (!\Gen_floor_control:1:f_control|i_floor_call_array_up~1_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Gen_floor_control:3:f_control|ALT_INV_Decoder0~13_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~1_combout\,
	dataf => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(14),
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~28_combout\);

-- Location: LABCELL_X80_Y6_N33
\Gen_floor_control:1:f_control|i_floor_call_array_up~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_floor_control:1:f_control|i_floor_call_array_up~29_combout\ = ( \rtl~0_combout\ & ( (!\Gen_floor_control:1:f_control|i_floor_call_array_up~28_combout\ & ((!\Gen_state_mach:1:state_mach|Mux1~4_combout\) # 
-- ((!\Gen_floor_control:1:f_control|Decoder1~14_combout\) # (\Gen_floor_control:1:f_control|i_floor_call_array_up~0_combout\)))) ) ) # ( !\rtl~0_combout\ & ( !\Gen_floor_control:1:f_control|i_floor_call_array_up~28_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000101100001111000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_Mux1~4_combout\,
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~0_combout\,
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up~28_combout\,
	datad => \Gen_floor_control:1:f_control|ALT_INV_Decoder1~14_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \Gen_floor_control:1:f_control|i_floor_call_array_up~29_combout\);

-- Location: FF_X80_Y6_N35
\Gen_floor_control:1:f_control|i_floor_call_array_up[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \Gen_floor_control:1:f_control|i_floor_call_array_up~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_floor_control:1:f_control|i_floor_call_array_up\(14));

-- Location: LABCELL_X80_Y4_N24
\Gen_state_mach:1:state_mach|check_destination_bits~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|check_destination_bits~20_combout\ = ( \Gen_state_mach:1:state_mach|check_destination_bits~14_combout\ & ( (((\Gen_floor_control:1:f_control|i_floor_call_array_up\(15)) # 
-- (\Gen_floor_control:1:f_control|i_floor_call_array_down\(15))) # (\Gen_floor_control:1:f_control|i_floor_call_array_down\(14))) # (\Gen_floor_control:1:f_control|i_floor_call_array_up\(14)) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|check_destination_bits~14_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(14),
	datab => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(14),
	datac => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_down\(15),
	datad => \Gen_floor_control:1:f_control|ALT_INV_i_floor_call_array_up\(15),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_check_destination_bits~14_combout\,
	combout => \Gen_state_mach:1:state_mach|check_destination_bits~20_combout\);

-- Location: FF_X80_Y5_N14
\Gen_state_mach:1:state_mach|floor_call\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \Gen_state_mach:1:state_mach|check_destination_bits~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:1:state_mach|floor_call~q\);

-- Location: LABCELL_X80_Y5_N18
\Gen_state_mach:1:state_mach|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_state_mach:1:state_mach|Selector0~0_combout\ = ( \Gen_state_mach:1:state_mach|floor_stop~q\ & ( (!\Gen_state_mach:1:state_mach|current_state.loading~q\ & (((\Gen_state_mach:1:state_mach|floor_call~q\ & !\Gen_state_mach:1:state_mach|destination~q\)) # 
-- (\Gen_state_mach:1:state_mach|current_state.idle~q\))) ) ) # ( !\Gen_state_mach:1:state_mach|floor_stop~q\ & ( ((!\Gen_state_mach:1:state_mach|current_state.loading~q\ & ((\Gen_state_mach:1:state_mach|floor_call~q\) # 
-- (\Gen_state_mach:1:state_mach|current_state.idle~q\)))) # (\Gen_state_mach:1:state_mach|destination~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000011111111011100001111111101110000010100000111000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_current_state.idle~q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_floor_call~q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_current_state.loading~q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_destination~q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_floor_stop~q\,
	combout => \Gen_state_mach:1:state_mach|Selector0~0_combout\);

-- Location: FF_X80_Y5_N47
\Gen_state_mach:1:state_mach|current_state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \rtl~0_combout\,
	asdata => \Gen_state_mach:1:state_mach|Selector0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Gen_state_mach:1:state_mach|current_state.idle~q\);

-- Location: MLABCELL_X78_Y4_N54
\Gen_seven_seg:1:hexF|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:1:hexF|Mux6~0_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor\(3)))) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ $ 
-- (\Gen_state_mach:1:state_mach|i_current_floor\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100100001001000010010000110001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	combout => \Gen_seven_seg:1:hexF|Mux6~0_combout\);

-- Location: LABCELL_X85_Y4_N39
\Gen_seven_seg:1:hexF|segs[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:1:hexF|segs[0]~0_combout\ = ( \Gen_seven_seg:1:hexF|Mux6~0_combout\ ) # ( !\Gen_seven_seg:1:hexF|Mux6~0_combout\ & ( (!\Gen_state_mach:1:state_mach|current_state.idle~q\) # (!\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\ $ 
-- (\Gen_state_mach:1:state_mach|current_state.up~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101010101111111110101010111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_current_state.idle~q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_current_state.down~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_current_state.up~q\,
	dataf => \Gen_seven_seg:1:hexF|ALT_INV_Mux6~0_combout\,
	combout => \Gen_seven_seg:1:hexF|segs[0]~0_combout\);

-- Location: LABCELL_X83_Y5_N12
\Gen_seven_seg:1:hexF|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:1:hexF|Mux5~0_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor\(2))) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\))) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (\Gen_state_mach:1:state_mach|i_current_floor\(2) & 
-- (!\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ $ (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010010000100100001001000100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_seven_seg:1:hexF|Mux5~0_combout\);

-- Location: MLABCELL_X84_Y4_N15
\Gen_seven_seg:1:hexF|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:1:hexF|Mux5~1_combout\ = ( \Gen_state_mach:1:state_mach|current_state.idle~q\ & ( (!\Gen_state_mach:1:state_mach|current_state.up~q\ $ (\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\)) # (\Gen_seven_seg:1:hexF|Mux5~0_combout\) 
-- ) ) # ( !\Gen_state_mach:1:state_mach|current_state.idle~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110100101111111111010010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_current_state.up~q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_current_state.down~DUPLICATE_q\,
	datad => \Gen_seven_seg:1:hexF|ALT_INV_Mux5~0_combout\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_current_state.idle~q\,
	combout => \Gen_seven_seg:1:hexF|Mux5~1_combout\);

-- Location: MLABCELL_X78_Y4_N24
\Gen_seven_seg:1:hexF|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:1:hexF|Mux4~0_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- \Gen_state_mach:1:state_mach|i_current_floor\(3))) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- !\Gen_state_mach:1:state_mach|i_current_floor\(3))) # (\Gen_state_mach:1:state_mach|i_current_floor[2]~DUPLICATE_q\ & ((\Gen_state_mach:1:state_mach|i_current_floor\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010100100101001001010010010100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_seven_seg:1:hexF|Mux4~0_combout\);

-- Location: MLABCELL_X78_Y4_N30
\Gen_seven_seg:1:hexF|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:1:hexF|Mux4~1_combout\ = ( \Gen_state_mach:1:state_mach|current_state.idle~q\ & ( (!\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\ $ (\Gen_state_mach:1:state_mach|current_state.up~q\)) # (\Gen_seven_seg:1:hexF|Mux4~0_combout\) 
-- ) ) # ( !\Gen_state_mach:1:state_mach|current_state.idle~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110101010111111111010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_seven_seg:1:hexF|ALT_INV_Mux4~0_combout\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_current_state.down~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_current_state.up~q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_current_state.idle~q\,
	combout => \Gen_seven_seg:1:hexF|Mux4~1_combout\);

-- Location: MLABCELL_X84_Y3_N0
\Gen_seven_seg:1:hexF|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:1:hexF|Mux3~0_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & 
-- !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\)) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\))) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) & 
-- ( (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\))) # (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & 
-- (\Gen_state_mach:1:state_mach|i_current_floor[3]~DUPLICATE_q\ & !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110000110000000000111100000011111100001100000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[3]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datae => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_seven_seg:1:hexF|Mux3~0_combout\);

-- Location: MLABCELL_X78_Y4_N12
\Gen_seven_seg:1:hexF|segs[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:1:hexF|segs[3]~1_combout\ = ( \Gen_state_mach:1:state_mach|current_state.idle~q\ & ( (!\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\ & (\Gen_seven_seg:1:hexF|Mux3~0_combout\ & 
-- \Gen_state_mach:1:state_mach|current_state.up~q\)) # (\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\ & ((\Gen_state_mach:1:state_mach|current_state.up~q\) # (\Gen_seven_seg:1:hexF|Mux3~0_combout\))) ) ) # ( 
-- !\Gen_state_mach:1:state_mach|current_state.idle~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_current_state.down~DUPLICATE_q\,
	datac => \Gen_seven_seg:1:hexF|ALT_INV_Mux3~0_combout\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_current_state.up~q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_current_state.idle~q\,
	combout => \Gen_seven_seg:1:hexF|segs[3]~1_combout\);

-- Location: MLABCELL_X84_Y4_N42
\Gen_seven_seg:1:hexF|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:1:hexF|Mux2~0_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(3) & ((!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\))) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((!\Gen_state_mach:1:state_mach|i_current_floor\(3)) # 
-- (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110011000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_seven_seg:1:hexF|Mux2~0_combout\);

-- Location: MLABCELL_X78_Y4_N18
\Gen_seven_seg:1:hexF|segs[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:1:hexF|segs[4]~2_combout\ = ( \Gen_seven_seg:1:hexF|Mux2~0_combout\ & ( ((!\Gen_state_mach:1:state_mach|current_state.idle~q\) # (\Gen_state_mach:1:state_mach|current_state.up~q\)) # 
-- (\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\) ) ) # ( !\Gen_seven_seg:1:hexF|Mux2~0_combout\ & ( (!\Gen_state_mach:1:state_mach|current_state.idle~q\) # ((\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\ & 
-- \Gen_state_mach:1:state_mach|current_state.up~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110101111100001111010111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_current_state.down~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_current_state.idle~q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_current_state.up~q\,
	dataf => \Gen_seven_seg:1:hexF|ALT_INV_Mux2~0_combout\,
	combout => \Gen_seven_seg:1:hexF|segs[4]~2_combout\);

-- Location: LABCELL_X85_Y4_N18
\Gen_seven_seg:1:hexF|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:1:hexF|Mux1~0_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_state_mach:1:state_mach|i_current_floor\(3)))) # 
-- (\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & !\Gen_state_mach:1:state_mach|i_current_floor\(3))) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor\(2) & ( 
-- (!\Gen_state_mach:1:state_mach|i_current_floor\(3) & ((\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\) # (\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100000000001111110000000000000011111100000000001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_seven_seg:1:hexF|Mux1~0_combout\);

-- Location: MLABCELL_X84_Y4_N36
\Gen_seven_seg:1:hexF|segs[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:1:hexF|segs[5]~3_combout\ = ( \Gen_seven_seg:1:hexF|Mux1~0_combout\ & ( ((!\Gen_state_mach:1:state_mach|current_state.idle~q\) # (\Gen_state_mach:1:state_mach|current_state.up~q\)) # 
-- (\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\) ) ) # ( !\Gen_seven_seg:1:hexF|Mux1~0_combout\ & ( (!\Gen_state_mach:1:state_mach|current_state.idle~q\) # ((\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\ & 
-- \Gen_state_mach:1:state_mach|current_state.up~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110111001101110011011100110111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_current_state.down~DUPLICATE_q\,
	datab => \Gen_state_mach:1:state_mach|ALT_INV_current_state.idle~q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_current_state.up~q\,
	dataf => \Gen_seven_seg:1:hexF|ALT_INV_Mux1~0_combout\,
	combout => \Gen_seven_seg:1:hexF|segs[5]~3_combout\);

-- Location: LABCELL_X85_Y4_N51
\Gen_seven_seg:1:hexF|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:1:hexF|Mux0~0_combout\ = ( \Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor\(3) & (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ $ 
-- (\Gen_state_mach:1:state_mach|i_current_floor\(2)))) ) ) # ( !\Gen_state_mach:1:state_mach|i_current_floor[0]~DUPLICATE_q\ & ( (!\Gen_state_mach:1:state_mach|i_current_floor[1]~DUPLICATE_q\ & (!\Gen_state_mach:1:state_mach|i_current_floor\(3) & 
-- !\Gen_state_mach:1:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000010100000010100001010000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:1:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	combout => \Gen_seven_seg:1:hexF|Mux0~0_combout\);

-- Location: LABCELL_X85_Y4_N45
\Gen_seven_seg:1:hexF|segs[6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:1:hexF|segs[6]~4_combout\ = ( \Gen_seven_seg:1:hexF|Mux0~0_combout\ & ( (\Gen_state_mach:1:state_mach|current_state.idle~q\ & ((!\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\) # 
-- (!\Gen_state_mach:1:state_mach|current_state.up~q\))) ) ) # ( !\Gen_seven_seg:1:hexF|Mux0~0_combout\ & ( (\Gen_state_mach:1:state_mach|current_state.idle~q\ & (!\Gen_state_mach:1:state_mach|current_state.down~DUPLICATE_q\ & 
-- !\Gen_state_mach:1:state_mach|current_state.up~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001010101010100000101010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:1:state_mach|ALT_INV_current_state.idle~q\,
	datac => \Gen_state_mach:1:state_mach|ALT_INV_current_state.down~DUPLICATE_q\,
	datad => \Gen_state_mach:1:state_mach|ALT_INV_current_state.up~q\,
	dataf => \Gen_seven_seg:1:hexF|ALT_INV_Mux0~0_combout\,
	combout => \Gen_seven_seg:1:hexF|segs[6]~4_combout\);

-- Location: LABCELL_X80_Y8_N48
\Gen_seven_seg:2:hexF|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:2:hexF|Mux6~0_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(3)))) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ $ 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000011001100000000001111000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_seven_seg:2:hexF|Mux6~0_combout\);

-- Location: LABCELL_X80_Y8_N51
\Gen_seven_seg:2:hexF|segs[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:2:hexF|segs[0]~0_combout\ = ( \Gen_seven_seg:2:hexF|Mux6~0_combout\ ) # ( !\Gen_seven_seg:2:hexF|Mux6~0_combout\ & ( (!\Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\) # (!\Gen_state_mach:2:state_mach|current_state.down~q\ $ 
-- (\Gen_state_mach:2:state_mach|current_state.up~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011110101111110101111010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_current_state.down~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~DUPLICATE_q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_current_state.up~q\,
	dataf => \Gen_seven_seg:2:hexF|ALT_INV_Mux6~0_combout\,
	combout => \Gen_seven_seg:2:hexF|segs[0]~0_combout\);

-- Location: LABCELL_X80_Y8_N9
\Gen_seven_seg:2:hexF|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:2:hexF|Mux5~0_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & ((\Gen_state_mach:2:state_mach|i_current_floor\(2)))) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & (\Gen_state_mach:2:state_mach|i_current_floor\(3))) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (\Gen_state_mach:2:state_mach|i_current_floor\(2) & 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(3) $ (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101000001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_seven_seg:2:hexF|Mux5~0_combout\);

-- Location: LABCELL_X80_Y8_N6
\Gen_seven_seg:2:hexF|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:2:hexF|Mux5~1_combout\ = ( \Gen_state_mach:2:state_mach|current_state.up~q\ & ( ((!\Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\) # (\Gen_state_mach:2:state_mach|current_state.down~q\)) # 
-- (\Gen_seven_seg:2:hexF|Mux5~0_combout\) ) ) # ( !\Gen_state_mach:2:state_mach|current_state.up~q\ & ( ((!\Gen_state_mach:2:state_mach|current_state.down~q\) # (!\Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\)) # 
-- (\Gen_seven_seg:2:hexF|Mux5~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110011111111111111001111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_seven_seg:2:hexF|ALT_INV_Mux5~0_combout\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_current_state.down~q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~DUPLICATE_q\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_current_state.up~q\,
	combout => \Gen_seven_seg:2:hexF|Mux5~1_combout\);

-- Location: LABCELL_X80_Y8_N36
\Gen_seven_seg:2:hexF|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:2:hexF|Mux4~0_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(2))) # (\Gen_state_mach:2:state_mach|i_current_floor\(3) & ((\Gen_state_mach:2:state_mach|i_current_floor\(2)))) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(1) & ( 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(3) & (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & \Gen_state_mach:2:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000010100000010101011010000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_seven_seg:2:hexF|Mux4~0_combout\);

-- Location: LABCELL_X80_Y8_N39
\Gen_seven_seg:2:hexF|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:2:hexF|Mux4~1_combout\ = ( \Gen_state_mach:2:state_mach|current_state.down~q\ & ( ((!\Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\) # (\Gen_seven_seg:2:hexF|Mux4~0_combout\)) # 
-- (\Gen_state_mach:2:state_mach|current_state.up~q\) ) ) # ( !\Gen_state_mach:2:state_mach|current_state.down~q\ & ( (!\Gen_state_mach:2:state_mach|current_state.up~q\) # ((!\Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\) # 
-- (\Gen_seven_seg:2:hexF|Mux4~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111111111111001111111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_current_state.up~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~DUPLICATE_q\,
	datad => \Gen_seven_seg:2:hexF|ALT_INV_Mux4~0_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_current_state.down~q\,
	combout => \Gen_seven_seg:2:hexF|Mux4~1_combout\);

-- Location: LABCELL_X80_Y9_N12
\Gen_seven_seg:2:hexF|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:2:hexF|Mux3~0_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(2))) # (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ $ (\Gen_state_mach:2:state_mach|i_current_floor\(2)))) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(3) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(1) & (!\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ $ (!\Gen_state_mach:2:state_mach|i_current_floor\(2)))) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor\(1) & (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & \Gen_state_mach:2:state_mach|i_current_floor\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011000011000011001100001100111100000000110011110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	combout => \Gen_seven_seg:2:hexF|Mux3~0_combout\);

-- Location: LABCELL_X80_Y8_N54
\Gen_seven_seg:2:hexF|segs[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:2:hexF|segs[3]~1_combout\ = ( \Gen_seven_seg:2:hexF|Mux3~0_combout\ & ( ((!\Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\) # (\Gen_state_mach:2:state_mach|current_state.down~q\)) # 
-- (\Gen_state_mach:2:state_mach|current_state.up~q\) ) ) # ( !\Gen_seven_seg:2:hexF|Mux3~0_combout\ & ( (!\Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\) # ((\Gen_state_mach:2:state_mach|current_state.up~q\ & 
-- \Gen_state_mach:2:state_mach|current_state.down~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000011111111110000001111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_current_state.up~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_current_state.down~q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~DUPLICATE_q\,
	dataf => \Gen_seven_seg:2:hexF|ALT_INV_Mux3~0_combout\,
	combout => \Gen_seven_seg:2:hexF|segs[3]~1_combout\);

-- Location: LABCELL_X80_Y8_N24
\Gen_seven_seg:2:hexF|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:2:hexF|Mux2~0_combout\ = ( !\Gen_state_mach:2:state_mach|i_current_floor\(3) & ( \Gen_state_mach:2:state_mach|i_current_floor\(1) & ( \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ ) ) ) # ( 
-- \Gen_state_mach:2:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(2) & \Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\Gen_state_mach:2:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:2:state_mach|i_current_floor\(1) & ( (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\) # (\Gen_state_mach:2:state_mach|i_current_floor\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111000000001010101000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_seven_seg:2:hexF|Mux2~0_combout\);

-- Location: LABCELL_X80_Y8_N45
\Gen_seven_seg:2:hexF|segs[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:2:hexF|segs[4]~2_combout\ = ( \Gen_state_mach:2:state_mach|current_state.up~q\ & ( \Gen_seven_seg:2:hexF|Mux2~0_combout\ ) ) # ( !\Gen_state_mach:2:state_mach|current_state.up~q\ & ( \Gen_seven_seg:2:hexF|Mux2~0_combout\ & ( 
-- (!\Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\) # (\Gen_state_mach:2:state_mach|current_state.down~q\) ) ) ) # ( \Gen_state_mach:2:state_mach|current_state.up~q\ & ( !\Gen_seven_seg:2:hexF|Mux2~0_combout\ & ( 
-- (!\Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\) # (\Gen_state_mach:2:state_mach|current_state.down~q\) ) ) ) # ( !\Gen_state_mach:2:state_mach|current_state.up~q\ & ( !\Gen_seven_seg:2:hexF|Mux2~0_combout\ & ( 
-- !\Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110111011101110111011101110111011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_current_state.down~q\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~DUPLICATE_q\,
	datae => \Gen_state_mach:2:state_mach|ALT_INV_current_state.up~q\,
	dataf => \Gen_seven_seg:2:hexF|ALT_INV_Mux2~0_combout\,
	combout => \Gen_seven_seg:2:hexF|segs[4]~2_combout\);

-- Location: LABCELL_X80_Y8_N12
\Gen_seven_seg:2:hexF|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:2:hexF|Mux1~0_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_state_mach:2:state_mach|i_current_floor\(3)))) # 
-- (\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\ & !\Gen_state_mach:2:state_mach|i_current_floor\(3))) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(2) & ( 
-- (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & ((\Gen_state_mach:2:state_mach|i_current_floor[1]~DUPLICATE_q\) # (\Gen_state_mach:2:state_mach|i_current_floor[0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100000000001111110000000000000011111100000000001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_seven_seg:2:hexF|Mux1~0_combout\);

-- Location: LABCELL_X80_Y8_N15
\Gen_seven_seg:2:hexF|segs[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:2:hexF|segs[5]~3_combout\ = ( \Gen_seven_seg:2:hexF|Mux1~0_combout\ & ( ((!\Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\) # (\Gen_state_mach:2:state_mach|current_state.up~q\)) # 
-- (\Gen_state_mach:2:state_mach|current_state.down~q\) ) ) # ( !\Gen_seven_seg:2:hexF|Mux1~0_combout\ & ( (!\Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\) # ((\Gen_state_mach:2:state_mach|current_state.down~q\ & 
-- \Gen_state_mach:2:state_mach|current_state.up~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110101111100001111010111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_current_state.down~q\,
	datac => \Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~DUPLICATE_q\,
	datad => \Gen_state_mach:2:state_mach|ALT_INV_current_state.up~q\,
	dataf => \Gen_seven_seg:2:hexF|ALT_INV_Mux1~0_combout\,
	combout => \Gen_seven_seg:2:hexF|segs[5]~3_combout\);

-- Location: MLABCELL_X78_Y6_N45
\Gen_seven_seg:2:hexF|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:2:hexF|Mux0~0_combout\ = ( \Gen_state_mach:2:state_mach|i_current_floor\(1) & ( \Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( (!\Gen_state_mach:2:state_mach|i_current_floor\(3) & 
-- \Gen_state_mach:2:state_mach|i_current_floor\(0)) ) ) ) # ( !\Gen_state_mach:2:state_mach|i_current_floor\(1) & ( !\Gen_state_mach:2:state_mach|i_current_floor[2]~DUPLICATE_q\ & ( !\Gen_state_mach:2:state_mach|i_current_floor\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(0),
	datae => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor\(1),
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_i_current_floor[2]~DUPLICATE_q\,
	combout => \Gen_seven_seg:2:hexF|Mux0~0_combout\);

-- Location: MLABCELL_X78_Y6_N6
\Gen_seven_seg:2:hexF|segs[6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:2:hexF|segs[6]~4_combout\ = ( \Gen_state_mach:2:state_mach|current_state.idle~DUPLICATE_q\ & ( (!\Gen_state_mach:2:state_mach|current_state.up~q\ & ((!\Gen_state_mach:2:state_mach|current_state.down~q\) # 
-- (\Gen_seven_seg:2:hexF|Mux0~0_combout\))) # (\Gen_state_mach:2:state_mach|current_state.up~q\ & (!\Gen_state_mach:2:state_mach|current_state.down~q\ & \Gen_seven_seg:2:hexF|Mux0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000111011101000100011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:2:state_mach|ALT_INV_current_state.up~q\,
	datab => \Gen_state_mach:2:state_mach|ALT_INV_current_state.down~q\,
	datad => \Gen_seven_seg:2:hexF|ALT_INV_Mux0~0_combout\,
	dataf => \Gen_state_mach:2:state_mach|ALT_INV_current_state.idle~DUPLICATE_q\,
	combout => \Gen_seven_seg:2:hexF|segs[6]~4_combout\);

-- Location: LABCELL_X79_Y6_N12
\Gen_seven_seg:3:hexF|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:3:hexF|Mux6~0_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(1) & ((!\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(3)))) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & (!\Gen_state_mach:3:state_mach|i_current_floor\(1) $ 
-- (\Gen_state_mach:3:state_mach|i_current_floor\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000011000011000000001111000000110011001100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_seven_seg:3:hexF|Mux6~0_combout\);

-- Location: LABCELL_X79_Y6_N15
\Gen_seven_seg:3:hexF|segs[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:3:hexF|segs[0]~0_combout\ = ( \Gen_seven_seg:3:hexF|Mux6~0_combout\ ) # ( !\Gen_seven_seg:3:hexF|Mux6~0_combout\ & ( (!\Gen_state_mach:3:state_mach|current_state.idle~q\) # (!\Gen_state_mach:3:state_mach|current_state.up~q\ $ 
-- (\Gen_state_mach:3:state_mach|current_state.down~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011110101111110101111010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_current_state.up~q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_current_state.idle~q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_current_state.down~q\,
	dataf => \Gen_seven_seg:3:hexF|ALT_INV_Mux6~0_combout\,
	combout => \Gen_seven_seg:3:hexF|segs[0]~0_combout\);

-- Location: LABCELL_X67_Y3_N12
\Gen_seven_seg:3:hexF|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:3:hexF|Mux5~0_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(0) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( \Gen_state_mach:3:state_mach|i_current_floor\(3) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(0) & ( \Gen_state_mach:3:state_mach|i_current_floor\(1) & ( \Gen_state_mach:3:state_mach|i_current_floor\(2) ) ) ) # ( \Gen_state_mach:3:state_mach|i_current_floor\(0) & ( 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & \Gen_state_mach:3:state_mach|i_current_floor\(2)) ) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(0) & ( 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(1) & ( (\Gen_state_mach:3:state_mach|i_current_floor\(3) & \Gen_state_mach:3:state_mach|i_current_floor\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000010100000101000001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	combout => \Gen_seven_seg:3:hexF|Mux5~0_combout\);

-- Location: LABCELL_X74_Y5_N18
\Gen_seven_seg:3:hexF|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:3:hexF|Mux5~1_combout\ = ( \Gen_state_mach:3:state_mach|current_state.down~q\ & ( (!\Gen_state_mach:3:state_mach|current_state.idle~q\) # ((\Gen_seven_seg:3:hexF|Mux5~0_combout\) # (\Gen_state_mach:3:state_mach|current_state.up~q\)) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|current_state.down~q\ & ( (!\Gen_state_mach:3:state_mach|current_state.idle~q\) # ((!\Gen_state_mach:3:state_mach|current_state.up~q\) # (\Gen_seven_seg:3:hexF|Mux5~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111111111110101111111110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_current_state.idle~q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_current_state.up~q\,
	datad => \Gen_seven_seg:3:hexF|ALT_INV_Mux5~0_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_current_state.down~q\,
	combout => \Gen_seven_seg:3:hexF|Mux5~1_combout\);

-- Location: LABCELL_X71_Y5_N36
\Gen_seven_seg:3:hexF|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:3:hexF|Mux4~0_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( \Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( \Gen_state_mach:3:state_mach|i_current_floor\(2) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(3) & ( \Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(2) & !\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\) ) ) ) # ( 
-- \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( !\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ( (\Gen_state_mach:3:state_mach|i_current_floor\(2) & !\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000000011001100000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	combout => \Gen_seven_seg:3:hexF|Mux4~0_combout\);

-- Location: LABCELL_X74_Y5_N15
\Gen_seven_seg:3:hexF|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:3:hexF|Mux4~1_combout\ = ( \Gen_seven_seg:3:hexF|Mux4~0_combout\ ) # ( !\Gen_seven_seg:3:hexF|Mux4~0_combout\ & ( (!\Gen_state_mach:3:state_mach|current_state.idle~q\) # (!\Gen_state_mach:3:state_mach|current_state.up~q\ $ 
-- (\Gen_state_mach:3:state_mach|current_state.down~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110100101111111111010010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_current_state.up~q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_current_state.down~q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_current_state.idle~q\,
	dataf => \Gen_seven_seg:3:hexF|ALT_INV_Mux4~0_combout\,
	combout => \Gen_seven_seg:3:hexF|Mux4~1_combout\);

-- Location: LABCELL_X73_Y5_N12
\Gen_seven_seg:3:hexF|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:3:hexF|Mux3~0_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- !\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\)) # (\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\))) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & 
-- ( (!\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & ((\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\))) # (\Gen_state_mach:3:state_mach|i_current_floor[1]~DUPLICATE_q\ & (\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- !\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110000000000111111000011000000000011111100000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[1]~DUPLICATE_q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_seven_seg:3:hexF|Mux3~0_combout\);

-- Location: LABCELL_X79_Y7_N24
\Gen_seven_seg:3:hexF|segs[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:3:hexF|segs[3]~1_combout\ = ( \Gen_state_mach:3:state_mach|current_state.up~q\ & ( ((!\Gen_state_mach:3:state_mach|current_state.idle~q\) # (\Gen_seven_seg:3:hexF|Mux3~0_combout\)) # (\Gen_state_mach:3:state_mach|current_state.down~q\) ) ) 
-- # ( !\Gen_state_mach:3:state_mach|current_state.up~q\ & ( (!\Gen_state_mach:3:state_mach|current_state.idle~q\) # ((\Gen_state_mach:3:state_mach|current_state.down~q\ & \Gen_seven_seg:3:hexF|Mux3~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000011111111110000001111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_current_state.down~q\,
	datac => \Gen_seven_seg:3:hexF|ALT_INV_Mux3~0_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_current_state.idle~q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_current_state.up~q\,
	combout => \Gen_seven_seg:3:hexF|segs[3]~1_combout\);

-- Location: LABCELL_X79_Y7_N42
\Gen_seven_seg:3:hexF|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:3:hexF|Mux2~0_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(3) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(1) & (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\ & 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(2))) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(3) & ( ((!\Gen_state_mach:3:state_mach|i_current_floor\(1) & \Gen_state_mach:3:state_mach|i_current_floor\(2))) # 
-- (\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111001111000011111100111100001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	combout => \Gen_seven_seg:3:hexF|Mux2~0_combout\);

-- Location: LABCELL_X79_Y7_N45
\Gen_seven_seg:3:hexF|segs[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:3:hexF|segs[4]~2_combout\ = ( \Gen_state_mach:3:state_mach|current_state.idle~q\ & ( (!\Gen_state_mach:3:state_mach|current_state.up~q\ & (\Gen_seven_seg:3:hexF|Mux2~0_combout\ & \Gen_state_mach:3:state_mach|current_state.down~q\)) # 
-- (\Gen_state_mach:3:state_mach|current_state.up~q\ & ((\Gen_state_mach:3:state_mach|current_state.down~q\) # (\Gen_seven_seg:3:hexF|Mux2~0_combout\))) ) ) # ( !\Gen_state_mach:3:state_mach|current_state.idle~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_current_state.up~q\,
	datac => \Gen_seven_seg:3:hexF|ALT_INV_Mux2~0_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_current_state.down~q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_current_state.idle~q\,
	combout => \Gen_seven_seg:3:hexF|segs[4]~2_combout\);

-- Location: LABCELL_X79_Y7_N36
\Gen_seven_seg:3:hexF|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:3:hexF|Mux1~0_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(1) & (\Gen_state_mach:3:state_mach|i_current_floor\(3))) # (\Gen_state_mach:3:state_mach|i_current_floor\(1) & 
-- (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & \Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\)) ) ) # ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & 
-- ((\Gen_state_mach:3:state_mach|i_current_floor[0]~DUPLICATE_q\) # (\Gen_state_mach:3:state_mach|i_current_floor\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011110000001100001111000000001100001111000000110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datad => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor[0]~DUPLICATE_q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_seven_seg:3:hexF|Mux1~0_combout\);

-- Location: LABCELL_X79_Y7_N39
\Gen_seven_seg:3:hexF|segs[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:3:hexF|segs[5]~3_combout\ = ( \Gen_state_mach:3:state_mach|current_state.idle~q\ & ( (!\Gen_state_mach:3:state_mach|current_state.up~q\ & (\Gen_state_mach:3:state_mach|current_state.down~q\ & \Gen_seven_seg:3:hexF|Mux1~0_combout\)) # 
-- (\Gen_state_mach:3:state_mach|current_state.up~q\ & ((\Gen_seven_seg:3:hexF|Mux1~0_combout\) # (\Gen_state_mach:3:state_mach|current_state.down~q\))) ) ) # ( !\Gen_state_mach:3:state_mach|current_state.idle~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_current_state.up~q\,
	datac => \Gen_state_mach:3:state_mach|ALT_INV_current_state.down~q\,
	datad => \Gen_seven_seg:3:hexF|ALT_INV_Mux1~0_combout\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_current_state.idle~q\,
	combout => \Gen_seven_seg:3:hexF|segs[5]~3_combout\);

-- Location: LABCELL_X71_Y4_N15
\Gen_seven_seg:3:hexF|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:3:hexF|Mux0~0_combout\ = ( \Gen_state_mach:3:state_mach|i_current_floor\(0) & ( \Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & \Gen_state_mach:3:state_mach|i_current_floor\(1)) ) ) 
-- ) # ( \Gen_state_mach:3:state_mach|i_current_floor\(0) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & !\Gen_state_mach:3:state_mach|i_current_floor\(1)) ) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|i_current_floor\(0) & ( !\Gen_state_mach:3:state_mach|i_current_floor\(2) & ( (!\Gen_state_mach:3:state_mach|i_current_floor\(3) & !\Gen_state_mach:3:state_mach|i_current_floor\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(3),
	datac => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(1),
	datae => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(0),
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_i_current_floor\(2),
	combout => \Gen_seven_seg:3:hexF|Mux0~0_combout\);

-- Location: LABCELL_X75_Y4_N6
\Gen_seven_seg:3:hexF|segs[6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Gen_seven_seg:3:hexF|segs[6]~4_combout\ = ( \Gen_state_mach:3:state_mach|current_state.up~q\ & ( (\Gen_state_mach:3:state_mach|current_state.idle~q\ & (\Gen_seven_seg:3:hexF|Mux0~0_combout\ & !\Gen_state_mach:3:state_mach|current_state.down~q\)) ) ) # ( 
-- !\Gen_state_mach:3:state_mach|current_state.up~q\ & ( (\Gen_state_mach:3:state_mach|current_state.idle~q\ & ((!\Gen_state_mach:3:state_mach|current_state.down~q\) # (\Gen_seven_seg:3:hexF|Mux0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000101010101010000010100000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Gen_state_mach:3:state_mach|ALT_INV_current_state.idle~q\,
	datac => \Gen_seven_seg:3:hexF|ALT_INV_Mux0~0_combout\,
	datad => \Gen_state_mach:3:state_mach|ALT_INV_current_state.down~q\,
	dataf => \Gen_state_mach:3:state_mach|ALT_INV_current_state.up~q\,
	combout => \Gen_seven_seg:3:hexF|segs[6]~4_combout\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: LABCELL_X45_Y60_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


