/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [7:0] _03_;
  reg [6:0] _04_;
  wire [7:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_59z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_94z;
  wire celloutsig_0_97z;
  wire celloutsig_0_98z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[21] ? in_data[42] : in_data[36];
  assign celloutsig_0_32z = celloutsig_0_0z ? celloutsig_0_14z : celloutsig_0_11z;
  assign celloutsig_0_41z = celloutsig_0_4z ? celloutsig_0_36z : celloutsig_0_20z;
  assign celloutsig_0_52z = celloutsig_0_51z ? celloutsig_0_32z : celloutsig_0_3z;
  assign celloutsig_0_8z = celloutsig_0_2z ? celloutsig_0_1z : celloutsig_0_2z;
  assign celloutsig_0_9z = celloutsig_0_6z ? celloutsig_0_4z : celloutsig_0_6z;
  assign celloutsig_0_94z = in_data[53] ? celloutsig_0_44z : celloutsig_0_52z;
  assign celloutsig_1_0z = in_data[181] ? in_data[99] : in_data[162];
  assign celloutsig_1_2z = celloutsig_1_0z ? _00_ : in_data[109];
  assign celloutsig_1_7z = in_data[190] ? celloutsig_1_0z : celloutsig_1_3z;
  assign celloutsig_1_8z = celloutsig_1_7z ? celloutsig_1_3z : _01_;
  assign celloutsig_1_9z = celloutsig_1_0z ? celloutsig_1_8z : celloutsig_1_0z;
  assign celloutsig_1_13z = celloutsig_1_6z ? celloutsig_1_10z : celloutsig_1_0z;
  assign celloutsig_1_16z = celloutsig_1_3z ? celloutsig_1_4z : celloutsig_1_2z;
  assign celloutsig_0_13z = celloutsig_0_0z ? celloutsig_0_8z : celloutsig_0_2z;
  assign celloutsig_0_15z = celloutsig_0_4z ? celloutsig_0_8z : celloutsig_0_10z;
  assign celloutsig_0_19z = celloutsig_0_0z ? celloutsig_0_12z : celloutsig_0_10z;
  assign celloutsig_0_20z = celloutsig_0_2z ? celloutsig_0_15z : celloutsig_0_9z;
  assign celloutsig_0_22z = celloutsig_0_14z ? celloutsig_0_4z : celloutsig_0_3z;
  assign celloutsig_0_29z = celloutsig_0_14z ? celloutsig_0_17z : celloutsig_0_15z;
  assign celloutsig_0_31z = celloutsig_0_14z ? celloutsig_0_25z : celloutsig_0_17z;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _03_ <= 8'h00;
    else _03_ <= { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_28z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _04_ <= 7'h00;
    else _04_ <= { celloutsig_0_41z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_47z, celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_44z };
  reg [7:0] _29_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _29_ <= 8'h00;
    else _29_ <= { in_data[181:179], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _00_, _05_[6], _02_, _05_[4:2], _01_, _05_[0] } = _29_;
  assign celloutsig_0_3z = ! in_data[72:70];
  assign celloutsig_0_36z = ! { _03_[6:1], celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_38z = ! { _03_[4:3], celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_34z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_36z };
  assign celloutsig_0_44z = ! { _03_[4:1], celloutsig_0_31z, celloutsig_0_11z };
  assign celloutsig_0_59z = ! { celloutsig_0_14z, celloutsig_0_38z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_17z };
  assign celloutsig_0_6z = ! { in_data[26:14], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_97z = ! { celloutsig_0_31z, celloutsig_0_28z, celloutsig_0_52z };
  assign celloutsig_0_98z = ! { _04_[6], celloutsig_0_94z, celloutsig_0_59z, celloutsig_0_41z };
  assign celloutsig_1_3z = ! { _05_[6], _02_, _05_[4:3], _00_, _05_[6], _02_, _05_[4:2], _01_, _05_[0] };
  assign celloutsig_1_4z = ! { in_data[151:143], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_14z = ! { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_1_15z = ! { _05_[0], celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_1_19z = ! { celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_16z = ! { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_23z = ! { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_0z };
  assign celloutsig_0_24z = ! { celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_25z = ! { celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_34z = celloutsig_0_12z & celloutsig_0_11z;
  assign celloutsig_0_4z = celloutsig_0_2z & in_data[60];
  assign celloutsig_0_47z = celloutsig_0_34z & celloutsig_0_11z;
  assign celloutsig_0_51z = celloutsig_0_19z & celloutsig_0_32z;
  assign celloutsig_0_12z = celloutsig_0_10z & celloutsig_0_3z;
  assign celloutsig_0_11z = celloutsig_0_0z & celloutsig_0_2z;
  assign celloutsig_1_5z = _05_[4] & celloutsig_1_0z;
  assign celloutsig_1_6z = celloutsig_1_3z & celloutsig_1_0z;
  assign celloutsig_0_10z = celloutsig_0_8z & celloutsig_0_2z;
  assign celloutsig_1_10z = celloutsig_1_3z & celloutsig_1_2z;
  assign celloutsig_1_12z = celloutsig_1_6z & celloutsig_1_0z;
  assign celloutsig_1_17z = celloutsig_1_9z & celloutsig_1_5z;
  assign celloutsig_1_18z = celloutsig_1_2z & celloutsig_1_0z;
  assign celloutsig_0_14z = celloutsig_0_4z & celloutsig_0_9z;
  assign celloutsig_0_1z = in_data[63] & in_data[91];
  assign celloutsig_0_17z = celloutsig_0_2z & celloutsig_0_4z;
  assign celloutsig_0_2z = celloutsig_0_0z & in_data[5];
  assign celloutsig_0_27z = celloutsig_0_17z & celloutsig_0_14z;
  assign celloutsig_0_28z = celloutsig_0_8z & celloutsig_0_11z;
  assign { _05_[7], _05_[5], _05_[1] } = { _00_, _02_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
