// Seed: 3452438247
module module_0 #(
    parameter id_3 = 32'd32
) (
    output wire id_0,
    output wire id_1
);
  wire _id_3, id_4, id_5;
  logic [7:0] id_6;
  assign id_6[id_3] = id_5 < 1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input wor id_2,
    input supply1 id_3,
    output tri id_4,
    output tri1 id_5,
    input uwire id_6,
    input uwire id_7
);
  generate
    if (-1'b0) assign id_5 = -1'b0;
  endgenerate
  assign {id_6, id_3, id_7, id_3} = 1 - 1 + 1'b0;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
