A 5 u Ic_cell_template 5caf9cf37232.03.7f.00.00.01.00.1f.65 2 4 8 0
V v 1 2 5cafa2426326.03.7f.00.00.01.00.1f.65
F f 1 "test3.iccel_1"
F o 0 ""
V v 2 2 5cb4b49dbe92.03.7f.00.00.01.00.0d.9f
F f 2 "test3.iccel_2"
F o 0 ""
O 2
R csduv 1 "$GENERIC13/process/generic13" 75 Ic_persist_process 51bf7c9f2c7e.03.93.22.28.46.00.31.23 4aef38f1eeca.03.93.22.28.e1.00.3f.b3
R csduv 2 "$VLSI/Project/test3/viewpoints/test3_SDL_HIER" 1 Eddm_design_viewpoint 5caf9cf37048.03.7f.00.00.01.01.1f.65 5caf9cf37048.03.7f.00.00.01.00.1f.65
R csduv 3 "$VLSI/Project/and/and" 3 Ic_cell_template 5cab934ad8b4.03.7f.00.00.01.00.25.4a 5ca3b1c7aa85.03.7f.00.00.01.00.11.3a
R csduv 4 "$VLSI/Project/DFFen/DFFen" 1 Ic_cell_template 5c9d336e6cf4.03.7f.00.00.01.00.34.e7 5c9d24226379.03.7f.00.00.01.00.34.e7
R csduv 5 "$GENERIC13/process/vias/M3M4" 15 Ic_cell_template 4a60aad6d285.03.93.22.28.e1.00.3a.ee 4a561bb13417.03.93.22.28.e1.00.25.b6
R csduv 6 "$GENERIC13/process/vias/M4M5" 15 Ic_cell_template 4a561c1a8648.03.93.22.28.e1.00.26.11 4a561bdc32ae.03.93.22.28.e1.00.25.b6
R csdni 7 "$GENERIC13/process/sdl_process_rules" 1 Mgc_file
O 1
R csduv 1 "$GENERIC13/process/generic13" 75 Ic_persist_process 51bf7c9f2c7e.03.93.22.28.46.00.31.23 4aef38f1eeca.03.93.22.28.e1.00.3f.b3
R csduv 2 "$VLSI/Project/test3/viewpoints/test3_SDL_HIER" 1 Eddm_design_viewpoint 5caf9cf37048.03.7f.00.00.01.01.1f.65 5caf9cf37048.03.7f.00.00.01.00.1f.65
R csduv 3 "$VLSI/Project/and/and" 3 Ic_cell_template 5cab934ad8b4.03.7f.00.00.01.00.25.4a 5ca3b1c7aa85.03.7f.00.00.01.00.11.3a
R csduv 4 "$VLSI/Project/DFFen/DFFen" 1 Ic_cell_template 5c9d336e6cf4.03.7f.00.00.01.00.34.e7 5c9d24226379.03.7f.00.00.01.00.34.e7
R csduv 5 "$GENERIC13/process/vias/M3M4" 15 Ic_cell_template 4a60aad6d285.03.93.22.28.e1.00.3a.ee 4a561bb13417.03.93.22.28.e1.00.25.b6
R csduv 6 "$GENERIC13/process/vias/M4M5" 15 Ic_cell_template 4a561c1a8648.03.93.22.28.e1.00.26.11 4a561bdc32ae.03.93.22.28.e1.00.25.b6
R csdni 7 "$GENERIC13/process/sdl_process_rules" 1 Mgc_file
