sw_control_led.v,verilog,xil_defaultlib,../../../../test_vivado.srcs/sources_1/bd/design_1/ipshared/6fe7/hdl/verilog/sw_control_led.v,
design_1_sw_control_led_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_sw_control_led_0_0/sim/design_1_sw_control_led_0_0.v,
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
