
EmbeddedSystems.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  000003fe  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000038a  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000002  00800100  00800100  000003fe  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000003fe  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000430  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000180  00000000  00000000  00000470  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000f17  00000000  00000000  000005f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a90  00000000  00000000  00001507  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000099e  00000000  00000000  00001f97  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004a4  00000000  00000000  00002938  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000064e  00000000  00000000  00002ddc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000089f  00000000  00000000  0000342a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000130  00000000  00000000  00003cc9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
   2:	00 00       	nop
   4:	60 c0       	rjmp	.+192    	; 0xc6 <__bad_interrupt>
   6:	00 00       	nop
   8:	5e c0       	rjmp	.+188    	; 0xc6 <__bad_interrupt>
   a:	00 00       	nop
   c:	5c c0       	rjmp	.+184    	; 0xc6 <__bad_interrupt>
   e:	00 00       	nop
  10:	5a c0       	rjmp	.+180    	; 0xc6 <__bad_interrupt>
  12:	00 00       	nop
  14:	58 c0       	rjmp	.+176    	; 0xc6 <__bad_interrupt>
  16:	00 00       	nop
  18:	56 c0       	rjmp	.+172    	; 0xc6 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	54 c0       	rjmp	.+168    	; 0xc6 <__bad_interrupt>
  1e:	00 00       	nop
  20:	52 c0       	rjmp	.+164    	; 0xc6 <__bad_interrupt>
  22:	00 00       	nop
  24:	50 c0       	rjmp	.+160    	; 0xc6 <__bad_interrupt>
  26:	00 00       	nop
  28:	4e c0       	rjmp	.+156    	; 0xc6 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	4c c0       	rjmp	.+152    	; 0xc6 <__bad_interrupt>
  2e:	00 00       	nop
  30:	4a c0       	rjmp	.+148    	; 0xc6 <__bad_interrupt>
  32:	00 00       	nop
  34:	48 c0       	rjmp	.+144    	; 0xc6 <__bad_interrupt>
  36:	00 00       	nop
  38:	46 c0       	rjmp	.+140    	; 0xc6 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	44 c0       	rjmp	.+136    	; 0xc6 <__bad_interrupt>
  3e:	00 00       	nop
  40:	4c c1       	rjmp	.+664    	; 0x2da <__vector_16>
  42:	00 00       	nop
  44:	40 c0       	rjmp	.+128    	; 0xc6 <__bad_interrupt>
  46:	00 00       	nop
  48:	3e c0       	rjmp	.+124    	; 0xc6 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	3c c0       	rjmp	.+120    	; 0xc6 <__bad_interrupt>
  4e:	00 00       	nop
  50:	3a c0       	rjmp	.+116    	; 0xc6 <__bad_interrupt>
  52:	00 00       	nop
  54:	38 c0       	rjmp	.+112    	; 0xc6 <__bad_interrupt>
  56:	00 00       	nop
  58:	36 c0       	rjmp	.+108    	; 0xc6 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	34 c0       	rjmp	.+104    	; 0xc6 <__bad_interrupt>
  5e:	00 00       	nop
  60:	32 c0       	rjmp	.+100    	; 0xc6 <__bad_interrupt>
  62:	00 00       	nop
  64:	30 c0       	rjmp	.+96     	; 0xc6 <__bad_interrupt>
  66:	00 00       	nop
  68:	2e c0       	rjmp	.+92     	; 0xc6 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	2c c0       	rjmp	.+88     	; 0xc6 <__bad_interrupt>
  6e:	00 00       	nop
  70:	2a c0       	rjmp	.+84     	; 0xc6 <__bad_interrupt>
  72:	00 00       	nop
  74:	28 c0       	rjmp	.+80     	; 0xc6 <__bad_interrupt>
  76:	00 00       	nop
  78:	26 c0       	rjmp	.+76     	; 0xc6 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	24 c0       	rjmp	.+72     	; 0xc6 <__bad_interrupt>
  7e:	00 00       	nop
  80:	22 c0       	rjmp	.+68     	; 0xc6 <__bad_interrupt>
  82:	00 00       	nop
  84:	20 c0       	rjmp	.+64     	; 0xc6 <__bad_interrupt>
  86:	00 00       	nop
  88:	1e c0       	rjmp	.+60     	; 0xc6 <__bad_interrupt>
	...

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d0 e4       	ldi	r29, 0x40	; 64
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
  98:	11 e0       	ldi	r17, 0x01	; 1
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	ea e8       	ldi	r30, 0x8A	; 138
  a0:	f3 e0       	ldi	r31, 0x03	; 3
  a2:	00 e0       	ldi	r16, 0x00	; 0
  a4:	0b bf       	out	0x3b, r16	; 59
  a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
  a8:	07 90       	elpm	r0, Z+
  aa:	0d 92       	st	X+, r0
  ac:	a0 30       	cpi	r26, 0x00	; 0
  ae:	b1 07       	cpc	r27, r17
  b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
  b2:	21 e0       	ldi	r18, 0x01	; 1
  b4:	a0 e0       	ldi	r26, 0x00	; 0
  b6:	b1 e0       	ldi	r27, 0x01	; 1
  b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
  ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
  bc:	a2 30       	cpi	r26, 0x02	; 2
  be:	b2 07       	cpc	r27, r18
  c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
  c2:	57 d0       	rcall	.+174    	; 0x172 <main>
  c4:	60 c1       	rjmp	.+704    	; 0x386 <_exit>

000000c6 <__bad_interrupt>:
  c6:	9c cf       	rjmp	.-200    	; 0x0 <__vectors>

000000c8 <Led_init>:

#include "Led.h"

void Led_init(uint8_t initD) {
  c8:	cf 93       	push	r28
  ca:	df 93       	push	r29
  cc:	1f 92       	push	r1
  ce:	cd b7       	in	r28, 0x3d	; 61
  d0:	de b7       	in	r29, 0x3e	; 62
  d2:	89 83       	std	Y+1, r24	; 0x01
    // Set PORTB to outputs
    DDRB = 0xFF;
  d4:	84 e2       	ldi	r24, 0x24	; 36
  d6:	90 e0       	ldi	r25, 0x00	; 0
  d8:	2f ef       	ldi	r18, 0xFF	; 255
  da:	fc 01       	movw	r30, r24
  dc:	20 83       	st	Z, r18
    PORTB = 0x00;
  de:	85 e2       	ldi	r24, 0x25	; 37
  e0:	90 e0       	ldi	r25, 0x00	; 0
  e2:	fc 01       	movw	r30, r24
  e4:	10 82       	st	Z, r1
    
    if (initD) {
  e6:	89 81       	ldd	r24, Y+1	; 0x01
  e8:	88 23       	and	r24, r24
  ea:	91 f0       	breq	.+36     	; 0x110 <Led_init+0x48>
        // Set PORTD 0..4 to outputs
        DDRD |= ( (1 << 4) | (1 << 3) | (1 << 2) | (1 << 1) | (1 << 0));
  ec:	8a e2       	ldi	r24, 0x2A	; 42
  ee:	90 e0       	ldi	r25, 0x00	; 0
  f0:	2a e2       	ldi	r18, 0x2A	; 42
  f2:	30 e0       	ldi	r19, 0x00	; 0
  f4:	f9 01       	movw	r30, r18
  f6:	20 81       	ld	r18, Z
  f8:	2f 61       	ori	r18, 0x1F	; 31
  fa:	fc 01       	movw	r30, r24
  fc:	20 83       	st	Z, r18
        PORTD &= ~( (1 << 4) | (1 << 3) | (1 << 2) | (1 << 1) | (1 << 0));
  fe:	8b e2       	ldi	r24, 0x2B	; 43
 100:	90 e0       	ldi	r25, 0x00	; 0
 102:	2b e2       	ldi	r18, 0x2B	; 43
 104:	30 e0       	ldi	r19, 0x00	; 0
 106:	f9 01       	movw	r30, r18
 108:	20 81       	ld	r18, Z
 10a:	20 7e       	andi	r18, 0xE0	; 224
 10c:	fc 01       	movw	r30, r24
 10e:	20 83       	st	Z, r18
    }
}
 110:	00 00       	nop
 112:	0f 90       	pop	r0
 114:	df 91       	pop	r29
 116:	cf 91       	pop	r28
 118:	08 95       	ret

0000011a <Taster_init>:
 ---------------------
 - DDR Reg has to be set to 0
 - PORT Reg has to be set to 1
 -> Pin is input with pull-up
 */
void Taster_init() {
 11a:	cf 93       	push	r28
 11c:	df 93       	push	r29
 11e:	cd b7       	in	r28, 0x3d	; 61
 120:	de b7       	in	r29, 0x3e	; 62
    
    // set to inputs
    DDRC &= ~(1 << 2);
 122:	87 e2       	ldi	r24, 0x27	; 39
 124:	90 e0       	ldi	r25, 0x00	; 0
 126:	27 e2       	ldi	r18, 0x27	; 39
 128:	30 e0       	ldi	r19, 0x00	; 0
 12a:	f9 01       	movw	r30, r18
 12c:	20 81       	ld	r18, Z
 12e:	2b 7f       	andi	r18, 0xFB	; 251
 130:	fc 01       	movw	r30, r24
 132:	20 83       	st	Z, r18
    DDRD &= ~( (1 << 7) | (1 << 6) | (1 << 5) );
 134:	8a e2       	ldi	r24, 0x2A	; 42
 136:	90 e0       	ldi	r25, 0x00	; 0
 138:	2a e2       	ldi	r18, 0x2A	; 42
 13a:	30 e0       	ldi	r19, 0x00	; 0
 13c:	f9 01       	movw	r30, r18
 13e:	20 81       	ld	r18, Z
 140:	2f 71       	andi	r18, 0x1F	; 31
 142:	fc 01       	movw	r30, r24
 144:	20 83       	st	Z, r18
    
    // enable pull-up
    PORTC |= (1 << 2);
 146:	88 e2       	ldi	r24, 0x28	; 40
 148:	90 e0       	ldi	r25, 0x00	; 0
 14a:	28 e2       	ldi	r18, 0x28	; 40
 14c:	30 e0       	ldi	r19, 0x00	; 0
 14e:	f9 01       	movw	r30, r18
 150:	20 81       	ld	r18, Z
 152:	24 60       	ori	r18, 0x04	; 4
 154:	fc 01       	movw	r30, r24
 156:	20 83       	st	Z, r18
    PORTD |= (1 << 7) | (1 << 6) | (1 << 5);
 158:	8b e2       	ldi	r24, 0x2B	; 43
 15a:	90 e0       	ldi	r25, 0x00	; 0
 15c:	2b e2       	ldi	r18, 0x2B	; 43
 15e:	30 e0       	ldi	r19, 0x00	; 0
 160:	f9 01       	movw	r30, r18
 162:	20 81       	ld	r18, Z
 164:	20 6e       	ori	r18, 0xE0	; 224
 166:	fc 01       	movw	r30, r24
 168:	20 83       	st	Z, r18
}
 16a:	00 00       	nop
 16c:	df 91       	pop	r29
 16e:	cf 91       	pop	r28
 170:	08 95       	ret

00000172 <main>:
#include <avr/interrupt.h>

#define CLK_F_MHZ 16
#define MY_BAUD_UART 9600

int main(void) {
 172:	0f 93       	push	r16
 174:	1f 93       	push	r17
 176:	cf 93       	push	r28
 178:	df 93       	push	r29
 17a:	00 d0       	rcall	.+0      	; 0x17c <main+0xa>
 17c:	00 d0       	rcall	.+0      	; 0x17e <main+0xc>
 17e:	cd b7       	in	r28, 0x3d	; 61
 180:	de b7       	in	r29, 0x3e	; 62
	
    cli();
 182:	f8 94       	cli
    Led_init(0);	// Don't set LEDs at PORTD
 184:	80 e0       	ldi	r24, 0x00	; 0
 186:	a0 df       	rcall	.-192    	; 0xc8 <Led_init>
	Taster_init();
 188:	c8 df       	rcall	.-112    	; 0x11a <Taster_init>
    Timer_init(CLK_F_MHZ); // Init timer with 16MHZ clock
 18a:	80 e1       	ldi	r24, 0x10	; 16
 18c:	0f d0       	rcall	.+30     	; 0x1ac <Timer_init>
	uart_init(MY_BAUD_UART);
 18e:	80 e8       	ldi	r24, 0x80	; 128
 190:	95 e2       	ldi	r25, 0x25	; 37
 192:	c3 d0       	rcall	.+390    	; 0x31a <uart_init>
 194:	78 94       	sei
	sei();
 196:	19 82       	std	Y+1, r1	; 0x01
	
    uint8_t state_testBoard = 0;
 198:	1b 82       	std	Y+3, r1	; 0x03
    uint16_t last_time = 0;
 19a:	1a 82       	std	Y+2, r1	; 0x02
 19c:	81 e0       	ldi	r24, 0x01	; 1
	uint8_t  toggle_asdf = 1;
 19e:	8c 83       	std	Y+4, r24	; 0x04
            }
        }*/
        
        //uart_send("Hallo asdfajn");
        //PORTB = 0x00;
        PORTB = uart_recv();
 1a0:	05 e2       	ldi	r16, 0x25	; 37
 1a2:	10 e0       	ldi	r17, 0x00	; 0
 1a4:	de d0       	rcall	.+444    	; 0x362 <uart_recv>
 1a6:	f8 01       	movw	r30, r16
 1a8:	80 83       	st	Z, r24
 1aa:	fa cf       	rjmp	.-12     	; 0x1a0 <main+0x2e>

000001ac <Timer_init>:
        
        //trafficLight(0);
        //playground();
    }
 1ac:	cf 93       	push	r28
    
    // enable global interrupt
    sei();

    return temp_timer_count;
}
 1ae:	df 93       	push	r29
 1b0:	1f 92       	push	r1
 1b2:	cd b7       	in	r28, 0x3d	; 61
 1b4:	de b7       	in	r29, 0x3e	; 62
 1b6:	89 83       	std	Y+1, r24	; 0x01
 1b8:	89 81       	ldd	r24, Y+1	; 0x01
 1ba:	88 2f       	mov	r24, r24
 1bc:	90 e0       	ldi	r25, 0x00	; 0
 1be:	05 d0       	rcall	.+10     	; 0x1ca <Timer_init_withoutStruct>
 1c0:	00 00       	nop
 1c2:	0f 90       	pop	r0
 1c4:	df 91       	pop	r29
 1c6:	cf 91       	pop	r28
 1c8:	08 95       	ret

000001ca <Timer_init_withoutStruct>:
 1ca:	cf 93       	push	r28
 1cc:	df 93       	push	r29
 1ce:	1f 92       	push	r1
 1d0:	cd b7       	in	r28, 0x3d	; 61
 1d2:	de b7       	in	r29, 0x3e	; 62
 1d4:	89 83       	std	Y+1, r24	; 0x01
 1d6:	85 e4       	ldi	r24, 0x45	; 69
 1d8:	90 e0       	ldi	r25, 0x00	; 0
 1da:	25 e4       	ldi	r18, 0x45	; 69
 1dc:	30 e0       	ldi	r19, 0x00	; 0
 1de:	f9 01       	movw	r30, r18
 1e0:	20 81       	ld	r18, Z
 1e2:	27 7f       	andi	r18, 0xF7	; 247
 1e4:	fc 01       	movw	r30, r24
 1e6:	20 83       	st	Z, r18
 1e8:	84 e4       	ldi	r24, 0x44	; 68
 1ea:	90 e0       	ldi	r25, 0x00	; 0
 1ec:	24 e4       	ldi	r18, 0x44	; 68
 1ee:	30 e0       	ldi	r19, 0x00	; 0
 1f0:	f9 01       	movw	r30, r18
 1f2:	20 81       	ld	r18, Z
 1f4:	22 60       	ori	r18, 0x02	; 2
 1f6:	fc 01       	movw	r30, r24
 1f8:	20 83       	st	Z, r18
 1fa:	84 e4       	ldi	r24, 0x44	; 68
 1fc:	90 e0       	ldi	r25, 0x00	; 0
 1fe:	24 e4       	ldi	r18, 0x44	; 68
 200:	30 e0       	ldi	r19, 0x00	; 0
 202:	f9 01       	movw	r30, r18
 204:	20 81       	ld	r18, Z
 206:	2e 7f       	andi	r18, 0xFE	; 254
 208:	fc 01       	movw	r30, r24
 20a:	20 83       	st	Z, r18
 20c:	89 81       	ldd	r24, Y+1	; 0x01
 20e:	88 2f       	mov	r24, r24
 210:	90 e0       	ldi	r25, 0x00	; 0
 212:	40 97       	sbiw	r24, 0x10	; 16
 214:	09 f5       	brne	.+66     	; 0x258 <Timer_init_withoutStruct+0x8e>
 216:	87 e4       	ldi	r24, 0x47	; 71
 218:	90 e0       	ldi	r25, 0x00	; 0
 21a:	29 ef       	ldi	r18, 0xF9	; 249
 21c:	fc 01       	movw	r30, r24
 21e:	20 83       	st	Z, r18
 220:	85 e4       	ldi	r24, 0x45	; 69
 222:	90 e0       	ldi	r25, 0x00	; 0
 224:	25 e4       	ldi	r18, 0x45	; 69
 226:	30 e0       	ldi	r19, 0x00	; 0
 228:	f9 01       	movw	r30, r18
 22a:	20 81       	ld	r18, Z
 22c:	2b 7f       	andi	r18, 0xFB	; 251
 22e:	fc 01       	movw	r30, r24
 230:	20 83       	st	Z, r18
 232:	85 e4       	ldi	r24, 0x45	; 69
 234:	90 e0       	ldi	r25, 0x00	; 0
 236:	25 e4       	ldi	r18, 0x45	; 69
 238:	30 e0       	ldi	r19, 0x00	; 0
 23a:	f9 01       	movw	r30, r18
 23c:	20 81       	ld	r18, Z
 23e:	22 60       	ori	r18, 0x02	; 2
 240:	fc 01       	movw	r30, r24
 242:	20 83       	st	Z, r18
 244:	85 e4       	ldi	r24, 0x45	; 69
 246:	90 e0       	ldi	r25, 0x00	; 0
 248:	25 e4       	ldi	r18, 0x45	; 69
 24a:	30 e0       	ldi	r19, 0x00	; 0
 24c:	f9 01       	movw	r30, r18
 24e:	20 81       	ld	r18, Z
 250:	21 60       	ori	r18, 0x01	; 1
 252:	fc 01       	movw	r30, r24
 254:	20 83       	st	Z, r18
 256:	21 c0       	rjmp	.+66     	; 0x29a <Timer_init_withoutStruct+0xd0>
 258:	87 e4       	ldi	r24, 0x47	; 71
 25a:	90 e0       	ldi	r25, 0x00	; 0
 25c:	2c e7       	ldi	r18, 0x7C	; 124
 25e:	fc 01       	movw	r30, r24
 260:	20 83       	st	Z, r18
 262:	85 e4       	ldi	r24, 0x45	; 69
 264:	90 e0       	ldi	r25, 0x00	; 0
 266:	25 e4       	ldi	r18, 0x45	; 69
 268:	30 e0       	ldi	r19, 0x00	; 0
 26a:	f9 01       	movw	r30, r18
 26c:	20 81       	ld	r18, Z
 26e:	2b 7f       	andi	r18, 0xFB	; 251
 270:	fc 01       	movw	r30, r24
 272:	20 83       	st	Z, r18
 274:	85 e4       	ldi	r24, 0x45	; 69
 276:	90 e0       	ldi	r25, 0x00	; 0
 278:	25 e4       	ldi	r18, 0x45	; 69
 27a:	30 e0       	ldi	r19, 0x00	; 0
 27c:	f9 01       	movw	r30, r18
 27e:	20 81       	ld	r18, Z
 280:	22 60       	ori	r18, 0x02	; 2
 282:	fc 01       	movw	r30, r24
 284:	20 83       	st	Z, r18
 286:	85 e4       	ldi	r24, 0x45	; 69
 288:	90 e0       	ldi	r25, 0x00	; 0
 28a:	25 e4       	ldi	r18, 0x45	; 69
 28c:	30 e0       	ldi	r19, 0x00	; 0
 28e:	f9 01       	movw	r30, r18
 290:	20 81       	ld	r18, Z
 292:	2e 7f       	andi	r18, 0xFE	; 254
 294:	fc 01       	movw	r30, r24
 296:	20 83       	st	Z, r18
 298:	00 00       	nop
 29a:	8e e6       	ldi	r24, 0x6E	; 110
 29c:	90 e0       	ldi	r25, 0x00	; 0
 29e:	2e e6       	ldi	r18, 0x6E	; 110
 2a0:	30 e0       	ldi	r19, 0x00	; 0
 2a2:	f9 01       	movw	r30, r18
 2a4:	20 81       	ld	r18, Z
 2a6:	2b 7f       	andi	r18, 0xFB	; 251
 2a8:	fc 01       	movw	r30, r24
 2aa:	20 83       	st	Z, r18
 2ac:	8e e6       	ldi	r24, 0x6E	; 110
 2ae:	90 e0       	ldi	r25, 0x00	; 0
 2b0:	2e e6       	ldi	r18, 0x6E	; 110
 2b2:	30 e0       	ldi	r19, 0x00	; 0
 2b4:	f9 01       	movw	r30, r18
 2b6:	20 81       	ld	r18, Z
 2b8:	22 60       	ori	r18, 0x02	; 2
 2ba:	fc 01       	movw	r30, r24
 2bc:	20 83       	st	Z, r18
 2be:	8e e6       	ldi	r24, 0x6E	; 110
 2c0:	90 e0       	ldi	r25, 0x00	; 0
 2c2:	2e e6       	ldi	r18, 0x6E	; 110
 2c4:	30 e0       	ldi	r19, 0x00	; 0
 2c6:	f9 01       	movw	r30, r18
 2c8:	20 81       	ld	r18, Z
 2ca:	2e 7f       	andi	r18, 0xFE	; 254
 2cc:	fc 01       	movw	r30, r24
 2ce:	20 83       	st	Z, r18
 2d0:	00 00       	nop
 2d2:	0f 90       	pop	r0
 2d4:	df 91       	pop	r29
 2d6:	cf 91       	pop	r28
 2d8:	08 95       	ret

000002da <__vector_16>:
 ( not used atm)
 Timer compare A interrput:
 - increase timer_count
 - if timer_count is at max of uint16, set it to 0
 */
ISR(TIMER0_COMPA_vect){
 2da:	1f 92       	push	r1
 2dc:	0f 92       	push	r0
 2de:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 2e2:	0f 92       	push	r0
 2e4:	11 24       	eor	r1, r1
 2e6:	8f 93       	push	r24
 2e8:	9f 93       	push	r25
 2ea:	cf 93       	push	r28
 2ec:	df 93       	push	r29
 2ee:	cd b7       	in	r28, 0x3d	; 61
 2f0:	de b7       	in	r29, 0x3e	; 62
    timer_count++;
 2f2:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 2f6:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 2fa:	01 96       	adiw	r24, 0x01	; 1
 2fc:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 300:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
}
 304:	00 00       	nop
 306:	df 91       	pop	r29
 308:	cf 91       	pop	r28
 30a:	9f 91       	pop	r25
 30c:	8f 91       	pop	r24
 30e:	0f 90       	pop	r0
 310:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
 314:	0f 90       	pop	r0
 316:	1f 90       	pop	r1
 318:	18 95       	reti

0000031a <uart_init>:
        // Write byte to transmit register
        UDR0 = string[i];
    }
    
    
}
 31a:	cf 93       	push	r28
 31c:	df 93       	push	r29
 31e:	00 d0       	rcall	.+0      	; 0x320 <uart_init+0x6>
 320:	cd b7       	in	r28, 0x3d	; 61
 322:	de b7       	in	r29, 0x3e	; 62
 324:	9a 83       	std	Y+2, r25	; 0x02
 326:	89 83       	std	Y+1, r24	; 0x01
 328:	85 ec       	ldi	r24, 0xC5	; 197
 32a:	90 e0       	ldi	r25, 0x00	; 0
 32c:	29 81       	ldd	r18, Y+1	; 0x01
 32e:	3a 81       	ldd	r19, Y+2	; 0x02
 330:	23 2f       	mov	r18, r19
 332:	33 27       	eor	r19, r19
 334:	fc 01       	movw	r30, r24
 336:	20 83       	st	Z, r18
 338:	84 ec       	ldi	r24, 0xC4	; 196
 33a:	90 e0       	ldi	r25, 0x00	; 0
 33c:	29 81       	ldd	r18, Y+1	; 0x01
 33e:	fc 01       	movw	r30, r24
 340:	20 83       	st	Z, r18
 342:	81 ec       	ldi	r24, 0xC1	; 193
 344:	90 e0       	ldi	r25, 0x00	; 0
 346:	28 e1       	ldi	r18, 0x18	; 24
 348:	fc 01       	movw	r30, r24
 34a:	20 83       	st	Z, r18
 34c:	82 ec       	ldi	r24, 0xC2	; 194
 34e:	90 e0       	ldi	r25, 0x00	; 0
 350:	26 e0       	ldi	r18, 0x06	; 6
 352:	fc 01       	movw	r30, r24
 354:	20 83       	st	Z, r18
 356:	00 00       	nop
 358:	0f 90       	pop	r0
 35a:	0f 90       	pop	r0
 35c:	df 91       	pop	r29
 35e:	cf 91       	pop	r28
 360:	08 95       	ret

00000362 <uart_recv>:

unsigned char uart_recv() {
 362:	cf 93       	push	r28
 364:	df 93       	push	r29
 366:	cd b7       	in	r28, 0x3d	; 61
 368:	de b7       	in	r29, 0x3e	; 62
    /* Wait for data to be received */
    while ( !(UCSR0A & (1<<RXC0)) )
 36a:	00 00       	nop
 36c:	80 ec       	ldi	r24, 0xC0	; 192
 36e:	90 e0       	ldi	r25, 0x00	; 0
 370:	fc 01       	movw	r30, r24
 372:	80 81       	ld	r24, Z
 374:	88 23       	and	r24, r24
 376:	d4 f7       	brge	.-12     	; 0x36c <uart_recv+0xa>
        ;
    /* Get and return received data from buffer */
    return UDR0;
 378:	86 ec       	ldi	r24, 0xC6	; 198
 37a:	90 e0       	ldi	r25, 0x00	; 0
 37c:	fc 01       	movw	r30, r24
 37e:	80 81       	ld	r24, Z
}
 380:	df 91       	pop	r29
 382:	cf 91       	pop	r28
 384:	08 95       	ret

00000386 <_exit>:
 386:	f8 94       	cli

00000388 <__stop_program>:
 388:	ff cf       	rjmp	.-2      	; 0x388 <__stop_program>
