
generated	/home/shetals/TACAS2018/Benchmarks/tacasBenchmarks/verilog/bobsmhdlc1_all_bit_differing_from_cycle.v	prolient	arbitrary_boolean_combinations	1746	48	230	externally-supplied	1107.562500	1744	1	1.000000	1	1	0.019802	6	0	460	1118	1231	404	19776	8	140	6757	620	4402	76
