(PCB I2C_Module_narrow_2
 (parser
  (host_cad ARES)
  (host_version 8.10 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -141.38460 -60.40259 -36.40950 65.76341))
  (boundary (path signal 0.20320 -141.25760 -60.27559 -71.25760 -60.27559 -71.25760 65.63641
   -141.25760 65.63641 -141.25760 -60.27559))
  (boundary (path signal 0.20320 -141.05700 40.90000 -93.05720 40.90000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction orthogonal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.38100 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "MYCONSIL-40_J1" (place J1 -137.54240 44.72620 front -90))
  (component "MYCONSIL-6_EX1" (place EX1 -137.50760 60.01620 front -90))
  (component "ARDUINO-SIL8_J_DATA" (place J_DATA -133.20000 -21.40000 front -90))
  (component "MYCONSIL-6_EXTEND 1-6" (place "EXTEND 1-6" -133.41820 59.99080 front -90
  ))
  (component "MYCONSIL-6_SPARE 0-5" (place "SPARE 0-5" -133.24041 -41.68540 front -90
  ))
  (component "SOIC127P1032X265-20N_U1" (place U1 -117.73500 -27.67520 back 270))
  (component "ARDUINO-SIL2_J_DEVSEL" (place J_DEVSEL -126.10000 -48.90000 front -270
  ))
  (component "ARDUINO-SIL2_J_INT" (place J_INT -77.40000 33.80000 front -270))
  (component "ARDUINO-SIL2_J_DEVSEL2" (place J_DEVSEL2 -126.00000 35.90000 front -270
  ))
  (component CAP10_C3_DECAP (place C3_DECAP -111.90000 -18.30000 front 0))
  (component "TO254P470X1016X2222-3P_U2" (place U2 -116.80000 5.10000 front 0))
  (component CAP10_C1 (place C1 -127.70000 2.83471 front -270))
  (component "ELEC-RAD10_C2" (place C2 -116.50000 -1.80000 front -180))
  (component RES40_R_PUP (place R_PUP -117.10000 -16.80000 front -270))
  (component CAP10_C3 (place C3 -110.74000 -11.30000 front -180))
  (component CAP10_C4 (place C4 -105.74000 -11.60000 front 0))
  (component RES40_R1 (place R1 -106.00000 3.86000 front -90))
  (component RES40_R2 (place R2 -111.00000 4.10000 front -90))
  (component RES40_R3 (place R3 -98.10000 -37.36000 front -270))
  (component RES40_R4 (place R4 -102.40000 -37.50000 front -270))
  (component "ARDUINO-SIL2_I2C_DEV" (place I2C_DEV -113.70000 -56.90000 front 0))
  (component CAP10_C5 (place C5 -102.30000 -41.66001 front -180))
  (component CAP10_C6 (place C6 -98.30000 -42.00000 front 0))
  (component "ARDUINO-SIL2_I2C_DEV2" (place I2C_DEV2 -105.80000 -57.00000 front 0))
  (component RES40_R5 (place R5 -84.60000 -37.30000 front -270))
  (component CAP10_C7 (place C7 -89.40000 -41.90000 front -180))
  (component CAP10_C8 (place C8 -85.74000 -41.80000 front 0))
  (component RES40_R6 (place R6 -90.10000 -37.30000 front -270))
  (component CAP10_C9 (place C9 -95.30000 -11.10000 front -180))
  (component CAP10_C10 (place C10 -91.40000 -11.00000 front 0))
  (component "ARDUINO-SIL2_I2C_DEV3" (place I2C_DEV3 -97.04000 -57.00000 front 0))
  (component RES40_R7 (place R7 -91.40000 -6.40000 front -270))
  (component RES40_R8 (place R8 -95.80000 -6.20000 front -270))
  (component CAP10_C11 (place C11 -82.60000 -11.00000 front -180))
  (component CAP10_C12 (place C12 -78.00000 -10.80000 front 0))
  (component "ARDUINO-SIL2_I2C_DEV4" (place I2C_DEV4 -88.80000 -57.00000 front 0))
  (component RES40_R9 (place R9 -78.00000 -5.80000 front -270))
  (component RES40_R10 (place R10 -82.80000 -5.80000 front -270))
 )
 (library
  (image "MYCONSIL-40_J1" (side front)
   (outline (rect TOP -1.37160 -2.00660 101.35160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.20000 0.00000)
   (pin PS0 (rotate 0) 7 17.74000 0.00000)
   (pin PS0 (rotate 0) 8 20.28000 0.00000)
   (pin PS0 (rotate 0) 9 22.82000 0.00000)
   (pin PS0 (rotate 0) 10 25.36000 0.00000)
   (pin PS0 (rotate 0) 11 27.90000 0.00000)
   (pin PS0 (rotate 0) 12 30.50000 0.00000)
   (pin PS0 (rotate 0) 13 33.04000 0.00000)
   (pin PS0 (rotate 0) 14 35.58000 0.00000)
   (pin PS0 (rotate 0) 15 38.12000 0.00000)
   (pin PS0 (rotate 0) 16 40.66000 0.00000)
   (pin PS0 (rotate 0) 17 43.20000 0.00000)
   (pin PS0 (rotate 0) 18 45.80000 0.00000)
   (pin PS0 (rotate 0) 19 48.34000 0.00000)
   (pin PS0 (rotate 0) 20 50.88000 0.00000)
   (pin PS0 (rotate 0) 21 53.42000 0.00000)
   (pin PS0 (rotate 0) 22 55.96000 0.00000)
   (pin PS0 (rotate 0) 23 58.50000 0.00000)
   (pin PS0 (rotate 0) 24 61.00000 0.00000)
   (pin PS0 (rotate 0) 25 63.54000 0.00000)
   (pin PS0 (rotate 0) 26 66.08000 0.00000)
   (pin PS0 (rotate 0) 27 68.62000 0.00000)
   (pin PS0 (rotate 0) 28 71.16000 0.00000)
   (pin PS0 (rotate 0) 29 73.70000 0.00000)
   (pin PS0 (rotate 0) 30 76.30000 0.00000)
   (pin PS0 (rotate 0) 31 78.84000 0.00000)
   (pin PS0 (rotate 0) 32 81.38000 0.00000)
   (pin PS0 (rotate 0) 33 83.92000 0.00000)
   (pin PS0 (rotate 0) 34 86.46000 0.00000)
   (pin PS0 (rotate 0) 35 89.00000 0.00000)
   (pin PS0 (rotate 0) 36 91.48000 0.00000)
   (pin PS0 (rotate 0) 37 94.02000 0.00000)
   (pin PS0 (rotate 0) 38 96.56000 0.00000)
   (pin PS0 (rotate 0) 39 99.10000 0.00000)
  )
  (image "MYCONSIL-6_EX1" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.05160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image "ARDUINO-SIL8_J_DATA" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (image "MYCONSIL-6_EXTEND 1-6" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.05160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image "MYCONSIL-6_SPARE 0-5" (side front)
   (outline (rect TOP -1.37160 -2.00660 14.05160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image "SOIC127P1032X265-20N_U1" (side back)
   (outline (rect TOP -5.67690 -6.57860 5.67690 6.57860))
   (pin PS1 (rotate 0) 0 -4.77520 5.71500)
   (pin PS1 (rotate 0) 1 -4.77520 4.44500)
   (pin PS1 (rotate 0) 2 -4.77520 3.17500)
   (pin PS1 (rotate 0) 3 -4.77520 1.90500)
   (pin PS1 (rotate 0) 4 -4.77520 0.63500)
   (pin PS1 (rotate 0) 5 -4.77520 -0.63500)
   (pin PS1 (rotate 0) 6 -4.77520 -1.90500)
   (pin PS1 (rotate 0) 7 -4.77520 -3.17500)
   (pin PS1 (rotate 0) 8 -4.77520 -4.44500)
   (pin PS1 (rotate 0) 9 -4.77520 -5.71500)
   (pin PS1 (rotate 0) 10 4.77520 -5.71500)
   (pin PS1 (rotate 0) 11 4.77520 -4.44500)
   (pin PS1 (rotate 0) 12 4.77520 -3.17500)
   (pin PS1 (rotate 0) 13 4.77520 -1.90500)
   (pin PS1 (rotate 0) 14 4.77520 -0.63500)
   (pin PS1 (rotate 0) 15 4.77520 0.63500)
   (pin PS1 (rotate 0) 16 4.77520 1.90500)
   (pin PS1 (rotate 0) 17 4.77520 3.17500)
   (pin PS1 (rotate 0) 18 4.77520 4.44500)
   (pin PS1 (rotate 0) 19 4.77520 5.71500)
  )
  (image "ARDUINO-SIL2_J_DEVSEL" (side front)
   (outline (rect TOP -1.37160 -2.00660 3.85160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "ARDUINO-SIL2_J_INT" (side front)
   (outline (rect TOP -1.37160 -2.00660 3.85160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "ARDUINO-SIL2_J_DEVSEL2" (side front)
   (outline (rect TOP -1.37160 -2.00660 3.85160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C3_DECAP (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image "TO254P470X1016X2222-3P_U2" (side front)
   (outline (rect TOP -7.89940 -2.92100 2.81940 1.90500))
   (pin PS3 (rotate 0) 0 -5.08000 -1.01600)
   (pin PS4 (rotate 0) 1 -2.54000 -1.01600)
   (pin PS4 (rotate 0) 2 0.00000 -1.01600)
  )
  (image CAP10_C1 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image "ELEC-RAD10_C2" (side front)
   (outline (rect TOP -1.60440 -2.86520 4.12600 2.86520))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R_PUP (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image CAP10_C3 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C4 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R3 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R4 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image "ARDUINO-SIL2_I2C_DEV" (side front)
   (outline (rect TOP -1.37160 -2.00660 3.85160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C5 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C6 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image "ARDUINO-SIL2_I2C_DEV2" (side front)
   (outline (rect TOP -1.37160 -2.00660 3.85160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R5 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image CAP10_C7 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C8 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R6 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image CAP10_C9 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C10 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image "ARDUINO-SIL2_I2C_DEV3" (side front)
   (outline (rect TOP -1.37160 -2.00660 3.85160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R7 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R8 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image CAP10_C11 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C12 (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
  )
  (image "ARDUINO-SIL2_I2C_DEV4" (side front)
   (outline (rect TOP -1.37160 -2.00660 3.85160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R9 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R10 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS1 (absolute on) (shape (rect BOT -0.90170 -0.26670 0.90170 0.26670)))
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (rect TOP -0.95250 -0.95250 0.95250 0.95250))
   (shape (circle I1 1.90500 0 0))
   (shape (circle I2 1.90500 0 0))
   (shape (circle I3 1.90500 0 0))
   (shape (circle I4 1.90500 0 0))
   (shape (circle I5 1.90500 0 0))
   (shape (circle I6 1.90500 0 0))
   (shape (circle I7 1.90500 0 0))
   (shape (circle I8 1.90500 0 0))
   (shape (circle I9 1.90500 0 0))
   (shape (circle I10 1.90500 0 0))
   (shape (circle I11 1.90500 0 0))
   (shape (circle I12 1.90500 0 0))
   (shape (circle I13 1.90500 0 0))
   (shape (circle I14 1.90500 0 0))
   (shape (rect BOT -0.95250 -0.95250 0.95250 0.95250))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 1.90500 0 0))
   (shape (circle I1 1.90500 0 0))
   (shape (circle I2 1.90500 0 0))
   (shape (circle I3 1.90500 0 0))
   (shape (circle I4 1.90500 0 0))
   (shape (circle I5 1.90500 0 0))
   (shape (circle I6 1.90500 0 0))
   (shape (circle I7 1.90500 0 0))
   (shape (circle I8 1.90500 0 0))
   (shape (circle I9 1.90500 0 0))
   (shape (circle I10 1.90500 0 0))
   (shape (circle I11 1.90500 0 0))
   (shape (circle I12 1.90500 0 0))
   (shape (circle I13 1.90500 0 0))
   (shape (circle I14 1.90500 0 0))
   (shape (circle BOT 1.90500 0 0))
  )
  (padstack PS5 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "$I2CINT"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-15 J_INT-0 J_INT-1 R_PUP-0)
  )
  (net "$I2CSEL"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-12 J_DEVSEL-0 J_DEVSEL-1 J_DEVSEL2-0 J_DEVSEL2-1)
  )
  (net "$INT"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-21)
  )
  (net "$IORQ"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-25)
  )
  (net "$M1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-18)
  )
  (net "$MREQ"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-22)
  )
  (net "$RD"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-24 U1-11)
  )
  (net "$RESET"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-19 U1-16)
  )
  (net "$WR"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-23 U1-10)
  )
  (net "3.3V"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-19 C3_DECAP-0 U2-2 C2-0 R_PUP-1)
  )
  (net "A0"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-15 U1-13)
  )
  (net "A1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-14 U1-14)
  )
  (net "A10"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-5)
  )
  (net "A11"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-4)
  )
  (net "A12"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-3)
  )
  (net "A13"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-2)
  )
  (net "A14"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-1)
  )
  (net "A15"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-0)
  )
  (net "A2"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-13)
  )
  (net "A3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-12)
  )
  (net "A4"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-11)
  )
  (net "A5"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-10)
  )
  (net "A6"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-9)
  )
  (net "A7"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-8)
  )
  (net "A8"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-7)
  )
  (net "A9"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-6)
  )
  (net "CLOCK"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-20)
  )
  (net "D0"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-26 J_DATA-0 U1-0)
  )
  (net "D1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-27 J_DATA-1 U1-1)
  )
  (net "D2"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-28 J_DATA-2 U1-2)
  )
  (net "D3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-29 J_DATA-3 U1-3)
  )
  (net "D4"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-30 J_DATA-4 U1-4)
  )
  (net "D5"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-31 J_DATA-5 U1-5)
  )
  (net "D6"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-32 J_DATA-6 U1-6)
  )
  (net "D7"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-33 J_DATA-7 U1-7)
  )
  (net "EXT1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-0 "EXTEND 1-6"-0)
  )
  (net "EXT2"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-1 "EXTEND 1-6"-1)
  )
  (net "EXT3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-2 "EXTEND 1-6"-2)
  )
  (net "EXT4"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-3 "EXTEND 1-6"-3)
  )
  (net "EXT5"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-4 "EXTEND 1-6"-4)
  )
  (net "EXT6"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-5 "EXTEND 1-6"-5)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins J1-16 U1-9 C3_DECAP-1 U2-1 C1-1 C2-1 C3-1 C4-1 C5-1 C6-1 C7-1 C8-1 C9-1 C10-1
    C11-1 C12-1)
  )
  (net "SCL"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-17 C4-0 R1-1 R3-1 R5-1 R7-1 R9-1)
  )
  (net "SCL_IN"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R3-0 I2C_DEV-1 C6-0)
  )
  (net "SCL_IN2"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins I2C_DEV2-1 R5-0 C8-0)
  )
  (net "SCL_IN3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins C10-0 I2C_DEV3-1 R7-0)
  )
  (net "SCL_IN4"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins C12-0 I2C_DEV4-1 R9-0)
  )
  (net "SDA"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-18 C3-0 R2-1 R4-1 R6-1 R8-1 R10-1)
  )
  (net "SDA_IN"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R4-0 I2C_DEV-0 C5-0)
  )
  (net "SDA_IN2"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins I2C_DEV2-0 C7-0 R6-0)
  )
  (net "SDA_IN3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins C9-0 I2C_DEV3-0 R8-0)
  )
  (net "SDA_IN4"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins C11-0 I2C_DEV4-0 R10-0)
  )
  (net "SP0"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-34 "SPARE 0-5"-0)
  )
  (net "SP1"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-35 "SPARE 0-5"-1)
  )
  (net "SP2"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-36 "SPARE 0-5"-2)
  )
  (net "SP3"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-37 "SPARE 0-5"-3)
  )
  (net "SP4"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-38 "SPARE 0-5"-4)
  )
  (net "SP5"
   (circuit
    (use_layer BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-39 "SPARE 0-5"-5)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins J1-17 U2-0 C1-0 R1-0 R2-0)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.63499)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.38100 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "$I2CINT"
   "$I2CSEL"
   "$INT"
   "$IORQ"
   "$M1"
   "$MREQ"
   "$RD"
   "$RESET"
   "$WR"
   "3.3V"
   "A0"
   "A1"
   "A10"
   "A11"
   "A12"
   "A13"
   "A14"
   "A15"
   "A2"
   "A3"
   "A4"
   "A5"
   "A6"
   "A7"
   "A8"
   "A9"
   "CLOCK"
   "D0"
   "D1"
   "D2"
   "D3"
   "D4"
   "D5"
   "D6"
   "D7"
   "EXT1"
   "EXT2"
   "EXT3"
   "EXT4"
   "EXT5"
   "EXT6"
   "SCL"
   "SCL_IN"
   "SCL_IN2"
   "SCL_IN3"
   "SCL_IN4"
   "SDA"
   "SDA_IN"
   "SDA_IN2"
   "SDA_IN3"
   "SDA_IN4"
   "SP0"
   "SP1"
   "SP2"
   "SP3"
   "SP4"
   "SP5"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.38100)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.38100 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
  (wire (path BOT 0.38100 -77.40000 33.80000 -77.40000 36.34000) (net "$I2CINT"))
  (wire (path BOT 0.38100 -126.00000 35.90000 -126.00000 38.44000) (net "$I2CSEL"))
   (wire (path BOT 0.38100 -126.10000 -48.90000 -126.10000 -46.36000) (net "$I2CSEL")
  )
   (wire (path BOT 0.38100 -137.54240 -21.35380 -135.30120 -21.35380 -135.25500 -21.40000
   -133.20000 -21.40000) (net "D0"))
   (wire (path BOT 0.38100 -137.54240 -23.89380 -137.54240 -23.94000 -133.20000 -23.94000
  ) (net "D1"))
   (wire (path BOT 0.38100 -137.54240 -26.43380 -137.16000 -26.43380 -137.11380 -26.48000
   -133.20000 -26.48000) (net "D2"))
   (wire (path BOT 0.38100 -137.54240 -28.97380 -137.16000 -28.97380 -137.11380 -29.02000
   -133.20000 -29.02000) (net "D3"))
   (wire (path BOT 0.38100 -137.54240 -31.57380 -135.26880 -31.57380 -135.25500 -31.56000
   -133.20000 -31.56000) (net "D4"))
   (wire (path BOT 0.38100 -137.54240 -34.11380 -135.26880 -34.11380 -135.25500 -34.10000
   -133.20000 -34.10000) (net "D5"))
   (wire (path BOT 0.38100 -137.54240 -36.65380 -135.25500 -36.65380 -135.24120 -36.64000
   -133.20000 -36.64000) (net "D6"))
   (wire (path BOT 0.38100 -137.54240 -39.19380 -133.20000 -39.19380 -133.20000 -39.18000
  ) (net "D7"))
   (wire (path BOT 0.38100 -137.50760 60.01620 -137.50760 59.99080 -133.41820 59.99080
  ) (net "EXT1"))
   (wire (path BOT 0.38100 -137.50760 57.47620 -137.50760 57.45080 -133.41820 57.45080
  ) (net "EXT2"))
   (wire (path BOT 0.38100 -137.50760 54.93620 -137.50760 54.91080 -133.41820 54.91080
  ) (net "EXT3"))
   (wire (path BOT 0.38100 -137.50760 52.39620 -137.50760 52.37080 -133.41820 52.37080
  ) (net "EXT4"))
   (wire (path BOT 0.38100 -137.50760 49.85620 -137.50760 49.83080 -133.41820 49.83080
  ) (net "EXT5"))
   (wire (path BOT 0.38100 -137.50760 47.31620 -137.50760 47.29080 -133.41820 47.29080
  ) (net "EXT6"))
   (wire (path BOT 0.38100 -137.54240 -41.73380 -135.25500 -41.73380 -135.20660 -41.68540
   -133.24041 -41.68540) (net "SP0"))
   (wire (path BOT 0.38100 -137.54240 -44.27380 -135.25500 -44.27380 -135.20660 -44.22540
   -133.24041 -44.22540) (net "SP1"))
   (wire (path BOT 0.38100 -137.54240 -46.75380 -137.54240 -46.76540 -133.24041 -46.76540
  ) (net "SP2"))
   (wire (path BOT 0.38100 -137.54240 -49.29380 -137.54240 -49.30540 -133.24041 -49.30540
  ) (net "SP3"))
   (wire (path BOT 0.38100 -137.54240 -51.83380 -137.54240 -51.84540 -133.24041 -51.84540
  ) (net "SP4"))
   (wire (path BOT 0.38100 -137.54240 -54.37380 -137.54240 -54.38540 -133.24041 -54.38540
  ) (net "SP5"))
 )
)
