# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../src/alu.v" \
"../../../../../../src/inst_data_mem_dis.v" \
"../../../../../../src/multi_control_unit.v" \
"../../../../../../src/rams_dp_wf.v" \
"../../../../../../src/multicycle_fib.v" \
"../../../../mips_processor.ip_user_files/bd/multi_fib/ip/multi_fib_sim_clk_gen_0_0/sim/multi_fib_sim_clk_gen_0_0.v" \
"../../../../mips_processor.ip_user_files/bd/multi_fib/ip/multi_fib_multicycle_cpu_0_1/sim/multi_fib_multicycle_cpu_0_1.v" \
"../../../../mips_processor.ip_user_files/bd/multi_fib/sim/multi_fib.v" \
"../../../../mips_processor.srcs/sources_1/bd/multi_fib/hdl/multi_fib_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
