<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1814" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1814{left:231px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_1814{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1814{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1814{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1814{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1814{left:69px;bottom:1061px;letter-spacing:0.15px;word-spacing:0.01px;}
#t7_1814{left:359px;bottom:657px;letter-spacing:0.12px;word-spacing:0.02px;}
#t8_1814{left:69px;bottom:553px;letter-spacing:0.13px;}
#t9_1814{left:69px;bottom:530px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#ta_1814{left:69px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_1814{left:69px;bottom:496px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_1814{left:69px;bottom:480px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#td_1814{left:69px;bottom:457px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#te_1814{left:69px;bottom:440px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_1814{left:69px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_1814{left:69px;bottom:406px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_1814{left:69px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_1814{left:69px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tj_1814{left:69px;bottom:350px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_1814{left:69px;bottom:333px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tl_1814{left:69px;bottom:310px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tm_1814{left:69px;bottom:293px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#tn_1814{left:69px;bottom:276px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#to_1814{left:69px;bottom:260px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_1814{left:69px;bottom:243px;letter-spacing:-0.13px;word-spacing:-0.66px;}
#tq_1814{left:69px;bottom:226px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tr_1814{left:69px;bottom:203px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ts_1814{left:69px;bottom:186px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#tt_1814{left:69px;bottom:169px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_1814{left:69px;bottom:153px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tv_1814{left:69px;bottom:130px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tw_1814{left:69px;bottom:113px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_1814{left:78px;bottom:1043px;letter-spacing:-0.14px;}
#ty_1814{left:78px;bottom:1027px;letter-spacing:-0.12px;}
#tz_1814{left:326px;bottom:1043px;letter-spacing:-0.14px;}
#t10_1814{left:326px;bottom:1027px;letter-spacing:-0.18px;}
#t11_1814{left:374px;bottom:1043px;letter-spacing:-0.13px;}
#t12_1814{left:374px;bottom:1027px;letter-spacing:-0.09px;}
#t13_1814{left:374px;bottom:1010px;letter-spacing:-0.15px;}
#t14_1814{left:428px;bottom:1043px;letter-spacing:-0.12px;}
#t15_1814{left:428px;bottom:1027px;letter-spacing:-0.12px;}
#t16_1814{left:428px;bottom:1010px;letter-spacing:-0.12px;}
#t17_1814{left:496px;bottom:1043px;letter-spacing:-0.12px;}
#t18_1814{left:78px;bottom:987px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t19_1814{left:78px;bottom:970px;letter-spacing:-0.15px;}
#t1a_1814{left:326px;bottom:987px;letter-spacing:-0.17px;}
#t1b_1814{left:374px;bottom:987px;letter-spacing:-0.14px;}
#t1c_1814{left:428px;bottom:987px;letter-spacing:-0.17px;}
#t1d_1814{left:496px;bottom:987px;letter-spacing:-0.11px;}
#t1e_1814{left:496px;bottom:970px;letter-spacing:-0.11px;}
#t1f_1814{left:496px;bottom:953px;letter-spacing:-0.12px;}
#t1g_1814{left:496px;bottom:936px;letter-spacing:-0.12px;}
#t1h_1814{left:78px;bottom:913px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_1814{left:78px;bottom:897px;letter-spacing:-0.15px;}
#t1j_1814{left:326px;bottom:913px;letter-spacing:-0.17px;}
#t1k_1814{left:374px;bottom:913px;letter-spacing:-0.14px;}
#t1l_1814{left:428px;bottom:913px;letter-spacing:-0.17px;}
#t1m_1814{left:496px;bottom:913px;letter-spacing:-0.11px;}
#t1n_1814{left:496px;bottom:897px;letter-spacing:-0.11px;}
#t1o_1814{left:496px;bottom:880px;letter-spacing:-0.12px;}
#t1p_1814{left:496px;bottom:863px;letter-spacing:-0.12px;}
#t1q_1814{left:78px;bottom:840px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_1814{left:78px;bottom:823px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1s_1814{left:326px;bottom:840px;letter-spacing:-0.17px;}
#t1t_1814{left:374px;bottom:840px;letter-spacing:-0.14px;}
#t1u_1814{left:428px;bottom:840px;letter-spacing:-0.17px;}
#t1v_1814{left:496px;bottom:840px;letter-spacing:-0.11px;}
#t1w_1814{left:496px;bottom:823px;letter-spacing:-0.11px;}
#t1x_1814{left:496px;bottom:807px;letter-spacing:-0.12px;}
#t1y_1814{left:496px;bottom:790px;letter-spacing:-0.12px;}
#t1z_1814{left:78px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_1814{left:78px;bottom:750px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t21_1814{left:326px;bottom:767px;letter-spacing:-0.17px;}
#t22_1814{left:374px;bottom:767px;letter-spacing:-0.14px;}
#t23_1814{left:428px;bottom:767px;letter-spacing:-0.17px;}
#t24_1814{left:496px;bottom:767px;letter-spacing:-0.11px;}
#t25_1814{left:496px;bottom:750px;letter-spacing:-0.11px;}
#t26_1814{left:496px;bottom:733px;letter-spacing:-0.12px;}
#t27_1814{left:496px;bottom:716px;letter-spacing:-0.12px;}
#t28_1814{left:85px;bottom:635px;letter-spacing:-0.14px;}
#t29_1814{left:195px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2a_1814{left:374px;bottom:635px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2b_1814{left:552px;bottom:635px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2c_1814{left:729px;bottom:635px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2d_1814{left:90px;bottom:611px;letter-spacing:-0.2px;}
#t2e_1814{left:180px;bottom:611px;letter-spacing:-0.12px;}
#t2f_1814{left:338px;bottom:611px;letter-spacing:-0.12px;}
#t2g_1814{left:334px;bottom:594px;letter-spacing:-0.12px;}
#t2h_1814{left:540px;bottom:611px;letter-spacing:-0.11px;}
#t2i_1814{left:750px;bottom:611px;letter-spacing:-0.12px;}

.s1_1814{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1814{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1814{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1814{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1814{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1814{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_1814{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1814" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1814Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1814" style="-webkit-user-select: none;"><object width="935" height="1210" data="1814/1814.svg" type="image/svg+xml" id="pdf1814" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1814" class="t s1_1814">VGATHERDPD/VGATHERQPD—Gather Packed Double Precision Floating-Point Values Using Signed Dword/Qword Indices </span>
<span id="t2_1814" class="t s2_1814">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1814" class="t s1_1814">5-338 </span><span id="t4_1814" class="t s1_1814">Vol. 2C </span>
<span id="t5_1814" class="t s3_1814">VGATHERDPD/VGATHERQPD—Gather Packed Double Precision Floating-Point Values Using </span>
<span id="t6_1814" class="t s3_1814">Signed Dword/Qword Indices </span>
<span id="t7_1814" class="t s4_1814">Instruction Operand Encoding </span>
<span id="t8_1814" class="t s4_1814">Description </span>
<span id="t9_1814" class="t s5_1814">The instruction conditionally loads up to 2 or 4 double precision floating-point values from memory addresses spec- </span>
<span id="ta_1814" class="t s5_1814">ified by the memory operand (the second operand) and using qword indices. The memory operand uses the VSIB </span>
<span id="tb_1814" class="t s5_1814">form of the SIB byte to specify a general purpose register operand as the common base, a vector register for an </span>
<span id="tc_1814" class="t s5_1814">array of indices relative to the base and a constant scale factor. </span>
<span id="td_1814" class="t s5_1814">The mask operand (the third operand) specifies the conditional load operation from each memory address and the </span>
<span id="te_1814" class="t s5_1814">corresponding update of each data element of the destination operand (the first operand). Conditionality is speci- </span>
<span id="tf_1814" class="t s5_1814">fied by the most significant bit of each data element of the mask register. If an element’s mask bit is not set, the </span>
<span id="tg_1814" class="t s5_1814">corresponding element of the destination register is left unchanged. The width of data element in the destination </span>
<span id="th_1814" class="t s5_1814">register and mask register are identical. The entire mask register will be set to zero by this instruction unless the </span>
<span id="ti_1814" class="t s5_1814">instruction causes an exception. </span>
<span id="tj_1814" class="t s5_1814">Using dword indices in the lower half of the mask register, the instruction conditionally loads up to 2 or 4 double </span>
<span id="tk_1814" class="t s5_1814">precision floating-point values from the VSIB addressing memory operand, and updates the destination register. </span>
<span id="tl_1814" class="t s5_1814">This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception </span>
<span id="tm_1814" class="t s5_1814">is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination </span>
<span id="tn_1814" class="t s5_1814">register and the mask operand are partially updated; those elements that have been gathered are placed into the </span>
<span id="to_1814" class="t s5_1814">destination register and have their mask bits set to zero. If any traps or interrupts are pending from already gath- </span>
<span id="tp_1814" class="t s5_1814">ered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction </span>
<span id="tq_1814" class="t s5_1814">breakpoint is not re-triggered when the instruction is continued. </span>
<span id="tr_1814" class="t s5_1814">If the data size and index size are different, part of the destination register and part of the mask register do not </span>
<span id="ts_1814" class="t s5_1814">correspond to any elements being gathered. This instruction sets those parts to zero. It may do this to one or both </span>
<span id="tt_1814" class="t s5_1814">of those registers even if the instruction triggers an exception, and even if the instruction triggers the exception </span>
<span id="tu_1814" class="t s5_1814">before gathering any elements. </span>
<span id="tv_1814" class="t s5_1814">VEX.128 version: The instruction will gather two double precision floating-point values. For dword indices, only the </span>
<span id="tw_1814" class="t s5_1814">lower two indices in the vector index register are used. </span>
<span id="tx_1814" class="t s6_1814">Opcode/ </span>
<span id="ty_1814" class="t s6_1814">Instruction </span>
<span id="tz_1814" class="t s6_1814">Op/ </span>
<span id="t10_1814" class="t s6_1814">En </span>
<span id="t11_1814" class="t s6_1814">64/3 </span>
<span id="t12_1814" class="t s6_1814">2-bit </span>
<span id="t13_1814" class="t s6_1814">Mode </span>
<span id="t14_1814" class="t s6_1814">CPUID </span>
<span id="t15_1814" class="t s6_1814">Feature </span>
<span id="t16_1814" class="t s6_1814">Flag </span>
<span id="t17_1814" class="t s6_1814">Description </span>
<span id="t18_1814" class="t s7_1814">VEX.128.66.0F38.W1 92 /r </span>
<span id="t19_1814" class="t s7_1814">VGATHERDPD xmm1, vm32x, xmm2 </span>
<span id="t1a_1814" class="t s7_1814">RMV </span><span id="t1b_1814" class="t s7_1814">V/V </span><span id="t1c_1814" class="t s7_1814">AVX2 </span><span id="t1d_1814" class="t s7_1814">Using dword indices specified in vm32x, gather double pre- </span>
<span id="t1e_1814" class="t s7_1814">cision floating-point values from memory conditioned on </span>
<span id="t1f_1814" class="t s7_1814">mask specified by xmm2. Conditionally gathered elements </span>
<span id="t1g_1814" class="t s7_1814">are merged into xmm1. </span>
<span id="t1h_1814" class="t s7_1814">VEX.128.66.0F38.W1 93 /r </span>
<span id="t1i_1814" class="t s7_1814">VGATHERQPD xmm1, vm64x, xmm2 </span>
<span id="t1j_1814" class="t s7_1814">RMV </span><span id="t1k_1814" class="t s7_1814">V/V </span><span id="t1l_1814" class="t s7_1814">AVX2 </span><span id="t1m_1814" class="t s7_1814">Using qword indices specified in vm64x, gather double pre- </span>
<span id="t1n_1814" class="t s7_1814">cision floating-point values from memory conditioned on </span>
<span id="t1o_1814" class="t s7_1814">mask specified by xmm2. Conditionally gathered elements </span>
<span id="t1p_1814" class="t s7_1814">are merged into xmm1. </span>
<span id="t1q_1814" class="t s7_1814">VEX.256.66.0F38.W1 92 /r </span>
<span id="t1r_1814" class="t s7_1814">VGATHERDPD ymm1, vm32x, ymm2 </span>
<span id="t1s_1814" class="t s7_1814">RMV </span><span id="t1t_1814" class="t s7_1814">V/V </span><span id="t1u_1814" class="t s7_1814">AVX2 </span><span id="t1v_1814" class="t s7_1814">Using dword indices specified in vm32x, gather double pre- </span>
<span id="t1w_1814" class="t s7_1814">cision floating-point values from memory conditioned on </span>
<span id="t1x_1814" class="t s7_1814">mask specified by ymm2. Conditionally gathered elements </span>
<span id="t1y_1814" class="t s7_1814">are merged into ymm1. </span>
<span id="t1z_1814" class="t s7_1814">VEX.256.66.0F38.W1 93 /r </span>
<span id="t20_1814" class="t s7_1814">VGATHERQPD ymm1, vm64y, ymm2 </span>
<span id="t21_1814" class="t s7_1814">RMV </span><span id="t22_1814" class="t s7_1814">V/V </span><span id="t23_1814" class="t s7_1814">AVX2 </span><span id="t24_1814" class="t s7_1814">Using qword indices specified in vm64y, gather double pre- </span>
<span id="t25_1814" class="t s7_1814">cision floating-point values from memory conditioned on </span>
<span id="t26_1814" class="t s7_1814">mask specified by ymm2. Conditionally gathered elements </span>
<span id="t27_1814" class="t s7_1814">are merged into ymm1. </span>
<span id="t28_1814" class="t s6_1814">Op/En </span><span id="t29_1814" class="t s6_1814">Operand 1 </span><span id="t2a_1814" class="t s6_1814">Operand 2 </span><span id="t2b_1814" class="t s6_1814">Operand 3 </span><span id="t2c_1814" class="t s6_1814">Operand 4 </span>
<span id="t2d_1814" class="t s7_1814">RMV </span><span id="t2e_1814" class="t s7_1814">ModRM:reg (r,w) </span><span id="t2f_1814" class="t s7_1814">BaseReg (R): VSIB:base, </span>
<span id="t2g_1814" class="t s7_1814">VectorReg(R): VSIB:index </span>
<span id="t2h_1814" class="t s7_1814">VEX.vvvv (r, w) </span><span id="t2i_1814" class="t s7_1814">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
