Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 21 20:29:49 2019
| Host         : EmbSys18 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Testing_HDMI_wrapper_methodology_drc_routed.rpt -pb Testing_HDMI_wrapper_methodology_drc_routed.pb -rpx Testing_HDMI_wrapper_methodology_drc_routed.rpx
| Design       : Testing_HDMI_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 26
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 16         |
| TIMING-23 | Warning  | Combinational loop found                       | 10         |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out1_Testing_HDMI_clk_wiz_0_0 and clk_out1_Testing_HDMI_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_Testing_HDMI_clk_wiz_0_0] -to [get_clocks clk_out1_Testing_HDMI_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out1_Testing_HDMI_clk_wiz_0_0 and clk_out2_Testing_HDMI_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_Testing_HDMI_clk_wiz_0_0] -to [get_clocks clk_out2_Testing_HDMI_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk_out1_Testing_HDMI_clk_wiz_0_0 and clk_out3_Testing_HDMI_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_Testing_HDMI_clk_wiz_0_0] -to [get_clocks clk_out3_Testing_HDMI_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks clk_out1_Testing_HDMI_clk_wiz_0_0_1 and clk_out1_Testing_HDMI_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_Testing_HDMI_clk_wiz_0_0_1] -to [get_clocks clk_out1_Testing_HDMI_clk_wiz_0_0]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks clk_out1_Testing_HDMI_clk_wiz_0_0_1 and clk_out2_Testing_HDMI_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_Testing_HDMI_clk_wiz_0_0_1] -to [get_clocks clk_out2_Testing_HDMI_clk_wiz_0_0]
Related violations: <none>

TIMING-6#6 Warning
No common primary clock between related clocks  
The clocks clk_out1_Testing_HDMI_clk_wiz_0_0_1 and clk_out3_Testing_HDMI_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_Testing_HDMI_clk_wiz_0_0_1] -to [get_clocks clk_out3_Testing_HDMI_clk_wiz_0_0]
Related violations: <none>

TIMING-6#7 Warning
No common primary clock between related clocks  
The clocks clk_out2_Testing_HDMI_clk_wiz_0_0 and clk_out2_Testing_HDMI_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_Testing_HDMI_clk_wiz_0_0] -to [get_clocks clk_out2_Testing_HDMI_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#8 Warning
No common primary clock between related clocks  
The clocks clk_out2_Testing_HDMI_clk_wiz_0_0_1 and clk_out2_Testing_HDMI_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_Testing_HDMI_clk_wiz_0_0_1] -to [get_clocks clk_out2_Testing_HDMI_clk_wiz_0_0]
Related violations: <none>

TIMING-6#9 Warning
No common primary clock between related clocks  
The clocks clk_out3_Testing_HDMI_clk_wiz_0_0 and clk_out1_Testing_HDMI_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_Testing_HDMI_clk_wiz_0_0] -to [get_clocks clk_out1_Testing_HDMI_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#10 Warning
No common primary clock between related clocks  
The clocks clk_out3_Testing_HDMI_clk_wiz_0_0 and clk_out3_Testing_HDMI_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_Testing_HDMI_clk_wiz_0_0] -to [get_clocks clk_out3_Testing_HDMI_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#11 Warning
No common primary clock between related clocks  
The clocks clk_out3_Testing_HDMI_clk_wiz_0_0_1 and clk_out1_Testing_HDMI_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_Testing_HDMI_clk_wiz_0_0_1] -to [get_clocks clk_out1_Testing_HDMI_clk_wiz_0_0]
Related violations: <none>

TIMING-6#12 Warning
No common primary clock between related clocks  
The clocks clk_out3_Testing_HDMI_clk_wiz_0_0_1 and clk_out3_Testing_HDMI_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_Testing_HDMI_clk_wiz_0_0_1] -to [get_clocks clk_out3_Testing_HDMI_clk_wiz_0_0]
Related violations: <none>

TIMING-6#13 Warning
No common primary clock between related clocks  
The clocks clk_out4_Testing_HDMI_clk_wiz_0_0 and clk_out3_Testing_HDMI_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out4_Testing_HDMI_clk_wiz_0_0] -to [get_clocks clk_out3_Testing_HDMI_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#14 Warning
No common primary clock between related clocks  
The clocks clk_out4_Testing_HDMI_clk_wiz_0_0 and clk_out4_Testing_HDMI_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out4_Testing_HDMI_clk_wiz_0_0] -to [get_clocks clk_out4_Testing_HDMI_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#15 Warning
No common primary clock between related clocks  
The clocks clk_out4_Testing_HDMI_clk_wiz_0_0_1 and clk_out3_Testing_HDMI_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out4_Testing_HDMI_clk_wiz_0_0_1] -to [get_clocks clk_out3_Testing_HDMI_clk_wiz_0_0]
Related violations: <none>

TIMING-6#16 Warning
No common primary clock between related clocks  
The clocks clk_out4_Testing_HDMI_clk_wiz_0_0_1 and clk_out4_Testing_HDMI_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out4_Testing_HDMI_clk_wiz_0_0_1] -to [get_clocks clk_out4_Testing_HDMI_clk_wiz_0_0]
Related violations: <none>

TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[0]_INST_0/I4 and Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[0]_INST_0/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[1]_INST_0/I4 and Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[1]_INST_0/O to disable the timing loop
Related violations: <none>

TIMING-23#3 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[2]_INST_0/I4 and Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[2]_INST_0/O to disable the timing loop
Related violations: <none>

TIMING-23#4 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[3]_INST_0/I4 and Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[3]_INST_0/O to disable the timing loop
Related violations: <none>

TIMING-23#5 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[4]_INST_0/I4 and Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[4]_INST_0/O to disable the timing loop
Related violations: <none>

TIMING-23#6 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[5]_INST_0/I4 and Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[5]_INST_0/O to disable the timing loop
Related violations: <none>

TIMING-23#7 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[6]_INST_0/I4 and Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[6]_INST_0/O to disable the timing loop
Related violations: <none>

TIMING-23#8 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[7]_INST_0/I4 and Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[7]_INST_0/O to disable the timing loop
Related violations: <none>

TIMING-23#9 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[8]_INST_0/I4 and Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[8]_INST_0/O to disable the timing loop
Related violations: <none>

TIMING-23#10 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0/I4 and Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/time_remaining_out_V[9]_INST_0/O to disable the timing loop
Related violations: <none>


