// Seed: 3926833220
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output tri id_3,
    input supply0 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    input wand id_0,
    input supply1 id_1,
    output wor id_2,
    input wire id_3,
    input tri0 id_4,
    output supply0 id_5,
    input supply1 id_6
);
  wire id_8;
  assign module_3.type_9 = 0;
endmodule
module module_3 (
    output tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output wor id_5
);
  assign id_5 = id_1 - id_3.id_1;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_3
  );
endmodule
