{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648635847228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648635847229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 18:24:07 2022 " "Processing started: Wed Mar 30 18:24:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648635847229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1648635847229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_2 -c lab4_2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_2 -c lab4_2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1648635847229 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1648635847779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1648635847779 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "clock.v(80) " "Verilog HDL warning at clock.v(80): extended using \"x\" or \"z\"" {  } { { "clock.v" "" { Text "D:/My_design/lab4/2/clock.v" 80 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1648635854421 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "clock.v(93) " "Verilog HDL warning at clock.v(93): extended using \"x\" or \"z\"" {  } { { "clock.v" "" { Text "D:/My_design/lab4/2/clock.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1648635854421 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "clock.v(107) " "Verilog HDL warning at clock.v(107): extended using \"x\" or \"z\"" {  } { { "clock.v" "" { Text "D:/My_design/lab4/2/clock.v" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1648635854421 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "clock.v(120) " "Verilog HDL warning at clock.v(120): extended using \"x\" or \"z\"" {  } { { "clock.v" "" { Text "D:/My_design/lab4/2/clock.v" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1648635854421 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "clock.v(134) " "Verilog HDL warning at clock.v(134): extended using \"x\" or \"z\"" {  } { { "clock.v" "" { Text "D:/My_design/lab4/2/clock.v" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1648635854421 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "clock.v(147) " "Verilog HDL warning at clock.v(147): extended using \"x\" or \"z\"" {  } { { "clock.v" "" { Text "D:/My_design/lab4/2/clock.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1648635854421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "D:/My_design/lab4/2/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648635854422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648635854422 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab4_2.v 1 1 " "Using design file lab4_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_2 " "Found entity 1: lab4_2" {  } { { "lab4_2.v" "" { Text "D:/My_design/lab4/2/lab4_2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648635854482 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1648635854482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_2 " "Elaborating entity \"lab4_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1648635854483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:c " "Elaborating entity \"clock\" for hierarchy \"clock:c\"" {  } { { "lab4_2.v" "c" { Text "D:/My_design/lab4/2/lab4_2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648635854485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clock.v(35) " "Verilog HDL assignment warning at clock.v(35): truncated value with size 32 to match size of target (25)" {  } { { "clock.v" "" { Text "D:/My_design/lab4/2/clock.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648635854487 "|lab4_2|clock:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alarm_h clock.v(37) " "Verilog HDL Always Construct warning at clock.v(37): inferring latch(es) for variable \"alarm_h\", which holds its previous value in one or more paths through the always construct" {  } { { "clock.v" "" { Text "D:/My_design/lab4/2/clock.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648635854487 "|lab4_2|clock:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alarm_min clock.v(37) " "Verilog HDL Always Construct warning at clock.v(37): inferring latch(es) for variable \"alarm_min\", which holds its previous value in one or more paths through the always construct" {  } { { "clock.v" "" { Text "D:/My_design/lab4/2/clock.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648635854488 "|lab4_2|clock:c"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "clock.v(69) " "Verilog HDL Case Statement warning at clock.v(69): can't check case statement for completeness because the case expression has too many possible states" {  } { { "clock.v" "" { Text "D:/My_design/lab4/2/clock.v" 69 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1648635854488 "|lab4_2|clock:c"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "clock.v(96) " "Verilog HDL Case Statement warning at clock.v(96): can't check case statement for completeness because the case expression has too many possible states" {  } { { "clock.v" "" { Text "D:/My_design/lab4/2/clock.v" 96 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1648635854488 "|lab4_2|clock:c"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "clock.v(123) " "Verilog HDL Case Statement warning at clock.v(123): can't check case statement for completeness because the case expression has too many possible states" {  } { { "clock.v" "" { Text "D:/My_design/lab4/2/clock.v" 123 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1648635854488 "|lab4_2|clock:c"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1648635854524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/My_design/lab4/2/lab4_2.map.smsg " "Generated suppressed messages file D:/My_design/lab4/2/lab4_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1648635854540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648635854547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 30 18:24:14 2022 " "Processing ended: Wed Mar 30 18:24:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648635854547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648635854547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648635854547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1648635854547 ""}
