//===- code_object_utils.h - AMDGPU code-object metadata ----------------===//
//
// Part of Comgr, under the Apache License v2.0 with LLVM Exceptions. See
// amd/comgr/LICENSE.TXT in this repository for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//

#ifndef HOTSWAP_TRANSPILER_CODE_OBJECT_UTILS_H
#define HOTSWAP_TRANSPILER_CODE_OBJECT_UTILS_H

#include "llvm/ADT/ArrayRef.h"
#include "llvm/ADT/SmallVector.h"
#include "llvm/ADT/StringRef.h"
#include "llvm/Support/Error.h"
#include "llvm/Support/MathExtras.h"

#include <cstdint>
#include <string>
#include <vector>

namespace COMGR::hotswap {

struct TextSection {
  std::vector<uint8_t> Bytes;
  uint64_t Offset = 0;
  uint64_t Size = 0;
  bool Valid = false;
};

struct KernelArgMeta {
  std::string Name;
  uint32_t Offset = 0;
  uint32_t Size = 0;
  std::string ValueKind;
  int AddressSpace = -1;
};

// Per-kernel metadata extracted from the AMDGPU code object's MsgPack notes
// + kernel descriptor (`<name>.kd`).
struct KernelMeta {
  std::string Name;
  uint32_t KernargSegmentSize = 0;
  uint32_t GroupSegmentFixedSize = 0;
  uint32_t PrivateSegmentFixedSize = 0;
  uint32_t MaxFlatWorkgroupSize = 256;
  llvm::SmallVector<KernelArgMeta, 8> Args;

  // ---------------------------------------------------------------------
  // Kernel descriptor (KD) raw fields.
  //
  // Populated by extractKernelMeta from the 64-byte amd_kernel_code_t block
  // that lives at the symbol named `<kernelName>.kd` (always in the .rodata
  // section for amdhsa code objects). These fields are the entire
  // surface needed to derive the source-ISA SGPR ABI:
  //
  //   * privateSegmentFixedSize (KD bytes 4-7, mirrored from MsgPack): source
  //     private/scratch bytes per work-item. A non-zero value paired with
  //     `compute_pgm_rsrc2.ENABLE_PRIVATE_SEGMENT` is the launch-time ABI
  //     request that makes ROCR/SPI allocate scratch backing.
  //
  //   * kernelCodeProperties  (KD bytes 56-57): bit field selecting which
  //     `enable_sgpr_*` user SGPRs the loader / packet processor will pre-
  //     populate before kernel entry. See LLVM's AMDHSAKernelDescriptor.h
  //     KERNEL_CODE_PROPERTY_ENABLE_SGPR_* enum for the bit positions.
  //
  //   * kernargPreload        (KD bytes 58-59): packed
  //     {LENGTH[6:0], OFFSET[15:7]} per LLVM's KERNARG_PRELOAD_SPEC enum.
  //     LENGTH=N and OFFSET=K mean: the hardware copies N dwords of kernarg
  //     memory starting at byte (K*4) into user SGPRs immediately above the
  //     `enable_sgpr_*`-selected ones, before kernel entry. This is the
  //     gfx1250-specific "kernarg preload" mechanism that broke our
  //     hardcoded Phase-4 init.
  //
  //   * computePgmRsrc2       (KD bytes 52-55): contains
  //     ENABLE_SGPR_WORKGROUP_ID_{X,Y,Z} / WORKGROUP_INFO bits and the
  //     USER_SGPR_COUNT field (read for verification only — we recompute it
  //     from kernelCodeProperties + kernargPreload.length and assert
  //     equality).
  //
  //   * computePgmRsrc1       (KD bytes 48-51): not strictly required for
  //     the user-SGPR layout, but useful for diagnostics and for future
  //     wave-size-aware decisions. Captured for completeness.
  //
  // `hasKernelDescriptor` is true iff parsing succeeded. We do not silently
  // fall back to a hardcoded layout when it is false — the caller is
  // expected to refuse the lift instead.
  bool HasKernelDescriptor = false;
  uint32_t ComputePgmRsrc1 = 0;
  uint32_t ComputePgmRsrc2 = 0;
  uint16_t KernelCodeProperties = 0;
  uint16_t KernargPreload = 0;

  // Byte offset (8-byte aligned) of the first hidden argument in the
  // kernarg segment. Hidden arguments (`hidden_*` value kinds) are
  // appended after every explicit argument.
  uint64_t implicitArgsBase() const {
    uint64_t MaxEnd = 0;
    for (const KernelArgMeta &Arg : Args) {
      if (llvm::StringRef(Arg.ValueKind).starts_with("hidden_")) {
        continue;
      }
      uint64_t End = static_cast<uint64_t>(Arg.Offset) + Arg.Size;
      if (End > MaxEnd) {
        MaxEnd = End;
      }
    }
    return llvm::alignTo(MaxEnd, 8);
  }
};

TextSection extractTextSection(llvm::ArrayRef<uint8_t> ElfData);
std::vector<std::string> listKernelNames(llvm::ArrayRef<uint8_t> ElfData);
KernelMeta extractKernelMeta(llvm::ArrayRef<uint8_t> ElfData,
                             llvm::StringRef KernelName);
llvm::Expected<uint64_t> findKernelSymbolOffset(llvm::ArrayRef<uint8_t> ElfData,
                                                llvm::StringRef KernelName);

// Read the AMDGPU target ISA name (e.g. "gfx1250", "gfx942") encoded in
// the ELF e_flags MACH field per
// `EF_AMDGPU_MACH_AMDGCN_GFXLIST` in <llvm/BinaryFormat/ELF.h>. Returns
// the empty string when the ELF is malformed, when the MACH field is not
// an `EF_AMDGPU_MACH_AMDGCN_GFX*` value (R600 / NONE / vendor-extended
// codes), or when the file is not an AMDGPU ELF. Callers that have no
// other ISA source (e.g. raise_cli when the filename lacks `gfx*`)
// should treat an empty return as a hard failure rather than guessing.
std::string detectIsaFromElf(llvm::ArrayRef<uint8_t> ElfData);

} // namespace COMGR::hotswap

#endif
