<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>SOC_XWR18XX_MSS_INTERRUPTS_MAP</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SOC_XWR18XX_MSS_INTERRUPTS_MAP</div>  </div>
</div><!--header-->
<div class="contents">

<p>Macros that define VIM Interrupt Mapping.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac22e52a993b8fdd1170b41164d18827a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac22e52a993b8fdd1170b41164d18827a">SOC_XWR18XX_MSS_ESM_HIGH_PRIORITY_INT</a>&#160;&#160;&#160;(0U)      /* VIM Line for ESM High Priority Interrupt         */</td></tr>
<tr class="separator:gac22e52a993b8fdd1170b41164d18827a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb34d49b37f312cc744399182de9ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaefb34d49b37f312cc744399182de9ee4">SOC_XWR18XX_MSS_RTI_COMPARE0_INT</a>&#160;&#160;&#160;(2U)      /* RTI Interrupt 0                                  */</td></tr>
<tr class="separator:gaefb34d49b37f312cc744399182de9ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5c6e701715ff68e31c87f0e89e5379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9b5c6e701715ff68e31c87f0e89e5379">SOC_XWR18XX_MSS_RTI_COMPARE1_INT</a>&#160;&#160;&#160;(3U)      /* RTI Interrupt 1                                  */</td></tr>
<tr class="separator:ga9b5c6e701715ff68e31c87f0e89e5379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040840088417f23f84b9143bf7dda031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga040840088417f23f84b9143bf7dda031">SOC_XWR18XX_MSS_RTI_COMPARE2_INT</a>&#160;&#160;&#160;(4U)      /* RTI Interrupt 2                                  */</td></tr>
<tr class="separator:ga040840088417f23f84b9143bf7dda031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3b35d5ceb51267c6924036111a207d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5c3b35d5ceb51267c6924036111a207d">SOC_XWR18XX_MSS_RTI_COMPARE3_INT</a>&#160;&#160;&#160;(5U)      /* RTI Interrupt 3                                  */</td></tr>
<tr class="separator:ga5c3b35d5ceb51267c6924036111a207d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ed08c4a9b2573f771109060c397552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac5ed08c4a9b2573f771109060c397552">SOC_XWR18XX_MSS_RTI_OVRFLW0_INT</a>&#160;&#160;&#160;(6U)      /* RTI OverFlow Interrupt 0                         */</td></tr>
<tr class="separator:gac5ed08c4a9b2573f771109060c397552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c7d22dca5f20e3c34d2959f9f4fbc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga65c7d22dca5f20e3c34d2959f9f4fbc1">SOC_XWR18XX_MSS_RTI_OVRFLW1_INT</a>&#160;&#160;&#160;(7U)      /* RTI OverFlow Interrupt 1                         */</td></tr>
<tr class="separator:ga65c7d22dca5f20e3c34d2959f9f4fbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c86be26b2a358d0533efdbaca80485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga03c86be26b2a358d0533efdbaca80485">SOC_XWR18XX_MSS_RTI_TIMEBASE_INT</a>&#160;&#160;&#160;(8U)      /* Timebase Interrupt Channel                       */</td></tr>
<tr class="separator:ga03c86be26b2a358d0533efdbaca80485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d927bc11506d4d8635b025d207ad781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3d927bc11506d4d8635b025d207ad781">SOC_XWR18XX_MSS_GIO_LVL0_INT</a>&#160;&#160;&#160;(9U)      /* GIO high level Interrupt                         */</td></tr>
<tr class="separator:ga3d927bc11506d4d8635b025d207ad781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6bc1e8323ce3f5116dc956318fbc83c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab6bc1e8323ce3f5116dc956318fbc83c">SOC_XWR18XX_MSS_WDT_REQ0_INT</a>&#160;&#160;&#160;(10U)     /* WDT Interrupt 0                                  */</td></tr>
<tr class="separator:gab6bc1e8323ce3f5116dc956318fbc83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd600113ddb34f4018087e31b2a195ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacd600113ddb34f4018087e31b2a195ab">SOC_XWR18XX_MSS_WDT_REQ1_INT</a>&#160;&#160;&#160;(11U)     /* WDT Interrupt 1                                  */</td></tr>
<tr class="separator:gacd600113ddb34f4018087e31b2a195ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefecb5d33e03d071fc8e71b165236def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaefecb5d33e03d071fc8e71b165236def">SOC_XWR18XX_MSS_SPIA_LVL0_INT</a>&#160;&#160;&#160;(12U)     /* SPIA Interrupt Level 0                           */</td></tr>
<tr class="separator:gaefecb5d33e03d071fc8e71b165236def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84292a6bca261ccad1bddbb050d6d89d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga84292a6bca261ccad1bddbb050d6d89d">SOC_XWR18XX_MSS_WDT_REQ2_INT</a>&#160;&#160;&#160;(13U)     /* WDT Interrupt 2                                  */</td></tr>
<tr class="separator:ga84292a6bca261ccad1bddbb050d6d89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab42375d64f4171c8582eee76d9e1593e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab42375d64f4171c8582eee76d9e1593e">SOC_XWR18XX_MSS_WDT_REQ3_INT</a>&#160;&#160;&#160;(14U)     /* WDT Interrupt 3                                  */</td></tr>
<tr class="separator:gab42375d64f4171c8582eee76d9e1593e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a628cefce62073a34626f6375036851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7a628cefce62073a34626f6375036851">SOC_XWR18XX_MSS_WDT_OVRFLW0_INT</a>&#160;&#160;&#160;(15U)     /* WDT OverFlow Interrupt 0                         */</td></tr>
<tr class="separator:ga7a628cefce62073a34626f6375036851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad420fe78882545f813e010c0993f21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaad420fe78882545f813e010c0993f21f">SOC_XWR18XX_MSS_DCAN_LVL0_INT</a>&#160;&#160;&#160;(16U)     /* DCAN Interrupt Level 0                           */</td></tr>
<tr class="separator:gaad420fe78882545f813e010c0993f21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc79c0eeaec94dae96f95d1d28a1b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaafc79c0eeaec94dae96f95d1d28a1b9b">SOC_XWR18XX_MSS_SPIB_LVL0_INT</a>&#160;&#160;&#160;(17U)     /* SPIB Interrupt Level 0                           */</td></tr>
<tr class="separator:gaafc79c0eeaec94dae96f95d1d28a1b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fbbac8ca655678dd34430a393119b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6fbbac8ca655678dd34430a393119b41">SOC_XWR18XX_MSS_GPIO0_INT</a>&#160;&#160;&#160;(18U)     /* GPIO Interrupt Req0                              */</td></tr>
<tr class="separator:ga6fbbac8ca655678dd34430a393119b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga257ad2fc3f7a7ca8009b596041887d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga257ad2fc3f7a7ca8009b596041887d50">SOC_XWR18XX_MSS_MCRC_REQ_INT</a>&#160;&#160;&#160;(19U)     /* MCRC Interrupt Req                               */</td></tr>
<tr class="separator:ga257ad2fc3f7a7ca8009b596041887d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf67fbcd014a1c067bdd18c0d2c9df0cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf67fbcd014a1c067bdd18c0d2c9df0cf">SOC_XWR18XX_MSS_ESM_LOW_PRIORITY_INT</a>&#160;&#160;&#160;(20U)     /* VIM Line for ESM Low Priority Interrupt          */</td></tr>
<tr class="separator:gaf67fbcd014a1c067bdd18c0d2c9df0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7f2b914041ec0e7fd035cc074c5606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabe7f2b914041ec0e7fd035cc074c5606">SOC_XWR18XX_MSS_SYS_SW4_INT</a>&#160;&#160;&#160;(21U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:gabe7f2b914041ec0e7fd035cc074c5606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913df2e2506ad3915874a7ddbd202a9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga913df2e2506ad3915874a7ddbd202a9d">SOC_XWR18XX_MSS_PMU_IRQ_INT</a>&#160;&#160;&#160;(22U)     /* PMUIRQ - PMU IRQ interrupt                       */</td></tr>
<tr class="separator:ga913df2e2506ad3915874a7ddbd202a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b35147d3f457dbf49da3c044a03f204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1b35147d3f457dbf49da3c044a03f204">SOC_XWR18XX_MSS_GIO_LVL1_INT</a>&#160;&#160;&#160;(23U)     /* GIO high level Interrupt Req                     */</td></tr>
<tr class="separator:ga1b35147d3f457dbf49da3c044a03f204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbcb427f5b0b63f0ea390c5571ceb7d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadbcb427f5b0b63f0ea390c5571ceb7d1">SOC_XWR18XX_MSS_WDT_OVRFLW1_INT</a>&#160;&#160;&#160;(24U)     /* WDT OverFlow Interrupt Req1                      */</td></tr>
<tr class="separator:gadbcb427f5b0b63f0ea390c5571ceb7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab198dcb591ebb28a725bcea9e04927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8ab198dcb591ebb28a725bcea9e04927">SOC_XWR18XX_MSS_WDT_TB_INT</a>&#160;&#160;&#160;(25U)     /* WDT TB Interrupt Req                             */</td></tr>
<tr class="separator:ga8ab198dcb591ebb28a725bcea9e04927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab302ef715eb9e53f04154bbf348450fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab302ef715eb9e53f04154bbf348450fa">SOC_XWR18XX_MSS_SPIA_LVL1_INT</a>&#160;&#160;&#160;(26U)     /* SPIA Interrupt Level 1                           */</td></tr>
<tr class="separator:gab302ef715eb9e53f04154bbf348450fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3758820d5af37600825d82695516d1de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3758820d5af37600825d82695516d1de">SOC_XWR18XX_MSS_QSPI_INT_REQ</a>&#160;&#160;&#160;(27U)     /* QSPI Interrupt                                   */</td></tr>
<tr class="separator:ga3758820d5af37600825d82695516d1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c19faf72baec3f038157bc9c56eb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab7c19faf72baec3f038157bc9c56eb8c">SOC_XWR18XX_MSS_DMM_38_INT</a>&#160;&#160;&#160;(28U)     /* DMM-38 Software Interrupt                        */</td></tr>
<tr class="separator:gab7c19faf72baec3f038157bc9c56eb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0fa5280bc55aed9800bb403af2c3d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1f0fa5280bc55aed9800bb403af2c3d6">SOC_XWR18XX_MSS_DCAN_LVL1_INT</a>&#160;&#160;&#160;(29U)     /* CAN Interrupt Req1                               */</td></tr>
<tr class="separator:ga1f0fa5280bc55aed9800bb403af2c3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b287d1b0320eceff51dc77226942acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1b287d1b0320eceff51dc77226942acc">SOC_XWR18XX_MSS_SPIB_LVL1_INT</a>&#160;&#160;&#160;(30U)     /* SPIB Interrupt Level 1                           */</td></tr>
<tr class="separator:ga1b287d1b0320eceff51dc77226942acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga330875a6c9aa6753d027eb9e89753eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga330875a6c9aa6753d027eb9e89753eee">SOC_XWR18XX_MSS_CRYPTO_SHAS_INT</a>&#160;&#160;&#160;(31U)     /* CRYPTO SHA-S Interrupt                           */</td></tr>
<tr class="separator:ga330875a6c9aa6753d027eb9e89753eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e340072d5171e5b8426be79c630bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga12e340072d5171e5b8426be79c630bd4">SOC_XWR18XX_MSS_GPIO1_INT</a>&#160;&#160;&#160;(32U)     /* GPIO Interrupt Req1                              */</td></tr>
<tr class="separator:ga12e340072d5171e5b8426be79c630bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9cd23256baca2d5ed80ee0f7f3fa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabf9cd23256baca2d5ed80ee0f7f3fa58">SOC_XWR18XX_MSS_DMA1_FTC_INT</a>&#160;&#160;&#160;(33U)     /* DMA FTC (Frame Transfer Complete) Interrupt      */</td></tr>
<tr class="separator:gabf9cd23256baca2d5ed80ee0f7f3fa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637cbd8c399c3753a3a9b7b42d570b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga637cbd8c399c3753a3a9b7b42d570b4b">SOC_XWR18XX_MSS_DMA1_LFS_INT</a>&#160;&#160;&#160;(34U)     /* DMA LFS (Last Frame Transfer Started) Interrupt  */</td></tr>
<tr class="separator:ga637cbd8c399c3753a3a9b7b42d570b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad08a27d23d8f4fbab3d18d143361a205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad08a27d23d8f4fbab3d18d143361a205">SOC_XWR18XX_MSS_MCAN_LVL0_INT</a>&#160;&#160;&#160;(35U)     /* MCAN/CAN-FD interrupt 0                          */</td></tr>
<tr class="separator:gad08a27d23d8f4fbab3d18d143361a205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e59565911d4013958718f7bf6403c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3e59565911d4013958718f7bf6403c56">SOC_XWR18XX_MSS_DMM_LVL0_INT</a>&#160;&#160;&#160;(36U)     /* DMM level0 Interrupt                             */</td></tr>
<tr class="separator:ga3e59565911d4013958718f7bf6403c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13faa824f5badbdf71ee9f87a419b7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac13faa824f5badbdf71ee9f87a419b7a">SOC_XWR18XX_MSS_CRYPTO_SHAP_INT</a>&#160;&#160;&#160;(37U)     /* CRYPTO SHA-P Interrupt                           */</td></tr>
<tr class="separator:gac13faa824f5badbdf71ee9f87a419b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e14bb1afc397fcdf76603b247aad7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5e14bb1afc397fcdf76603b247aad7d9">SOC_XWR18XX_MSS_CRYPTO_TRNG_INT</a>&#160;&#160;&#160;(38U)     /* CRYPTO TRNG Interrupt                            */</td></tr>
<tr class="separator:ga5e14bb1afc397fcdf76603b247aad7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c2ef1d0ccc4053f0fab5a22f0cad929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0c2ef1d0ccc4053f0fab5a22f0cad929">SOC_XWR18XX_MSS_DMA1_HBC_INT</a>&#160;&#160;&#160;(39U)     /* DMA1 HBC (First Half of Block Complete) Interrupt  */</td></tr>
<tr class="separator:ga0c2ef1d0ccc4053f0fab5a22f0cad929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba14491b185070f73b919cc5b7bebe34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaba14491b185070f73b919cc5b7bebe34">SOC_XWR18XX_MSS_DMA1_BTC_INT</a>&#160;&#160;&#160;(40U)     /* DMA1 BTC (Block Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:gaba14491b185070f73b919cc5b7bebe34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac345cc74bf2f0662e9bb3a4e6159c131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac345cc74bf2f0662e9bb3a4e6159c131">SOC_XWR18XX_MSS_DMA2_FTC_INT</a>&#160;&#160;&#160;(41U)     /* DMA2 FTC (Frame Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:gac345cc74bf2f0662e9bb3a4e6159c131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb731174e4e28c3905a21473ab7253d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacb731174e4e28c3905a21473ab7253d2">SOC_XWR18XX_MSS_MCAN_LVL1_INT</a>&#160;&#160;&#160;(42U)     /* MCAN CAN-FD interrupt                            */</td></tr>
<tr class="separator:gacb731174e4e28c3905a21473ab7253d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab167c905c6463132e1b16297afb33a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab167c905c6463132e1b16297afb33a52">SOC_XWR18XX_MSS_DMM1_LVL1_INT</a>&#160;&#160;&#160;(43U)     /* DMM1 level1 Interrupt                            */</td></tr>
<tr class="separator:gab167c905c6463132e1b16297afb33a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9aa4558a11ad0abbc98c200f104ef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3b9aa4558a11ad0abbc98c200f104ef8">SOC_XWR18XX_MSS_MCAN_MSG0_INT</a>&#160;&#160;&#160;(44U)     /* MCAN/CAN-FD Message filter interrupt-0           */</td></tr>
<tr class="separator:ga3b9aa4558a11ad0abbc98c200f104ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77fff1a5d6a4653f2956177bea72769a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga77fff1a5d6a4653f2956177bea72769a">SOC_XWR18XX_MSS_DMA2_LFS_INT</a>&#160;&#160;&#160;(45U)     /* DMA2 Last Frame Complete Interrupt               */</td></tr>
<tr class="separator:ga77fff1a5d6a4653f2956177bea72769a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab130202c23a834e87fad06dd378887d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab130202c23a834e87fad06dd378887d4">SOC_XWR18XX_MSS_MCAN_MSG1_INT</a>&#160;&#160;&#160;(46U)     /* MCAN/CAN-FD Message filter interrupt-1           */</td></tr>
<tr class="separator:gab130202c23a834e87fad06dd378887d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f2ce9299997c44d1f9f5fe4dbb484d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5f2ce9299997c44d1f9f5fe4dbb484d5">SOC_XWR18XX_MSS_FPU_INT</a>&#160;&#160;&#160;(47U)     /* Floating point unit Interrupt                    */</td></tr>
<tr class="separator:ga5f2ce9299997c44d1f9f5fe4dbb484d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7680f9b247b8ed95e4d7fb035b4bb4bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7680f9b247b8ed95e4d7fb035b4bb4bb">SOC_XWR18XX_MSS_GPIO2_INT</a>&#160;&#160;&#160;(48U)     /* GPIO Interrupt Req2                              */</td></tr>
<tr class="separator:ga7680f9b247b8ed95e4d7fb035b4bb4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c40274effaee4a5016676a570c3db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac8c40274effaee4a5016676a570c3db1">SOC_XWR18XX_MSS_DMA2_HBC_INT</a>&#160;&#160;&#160;(49U)     /* DMA2 HBC (First Half of Block Complete) Interrupt  */</td></tr>
<tr class="separator:gac8c40274effaee4a5016676a570c3db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe93308bc54c60737bad9683d280915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5fe93308bc54c60737bad9683d280915">SOC_XWR18XX_MSS_DMA2_BTC_INT</a>&#160;&#160;&#160;(50U)     /* DMA2 BTC (Block Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:ga5fe93308bc54c60737bad9683d280915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0932b7dfe575e651bcb886115bd298d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab0932b7dfe575e651bcb886115bd298d">SOC_XWR18XX_MSS_DMA2_BUS_ERR_INT</a>&#160;&#160;&#160;(51U)     /* DMA2 Bus Error Interrupt                         */</td></tr>
<tr class="separator:gab0932b7dfe575e651bcb886115bd298d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e4b03a1019491095e5f4288c381e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga48e4b03a1019491095e5f4288c381e53">SOC_XWR18XX_MSS_DSS2MSS_SW1_INT</a>&#160;&#160;&#160;(52U)     /* DSS to MSS Software triggered Interrupt-2        */</td></tr>
<tr class="separator:ga48e4b03a1019491095e5f4288c381e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9321297d994f8e5494ee1f86992362da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9321297d994f8e5494ee1f86992362da">SOC_XWR18XX_MSS_CRYPTO_PKA_INT</a>&#160;&#160;&#160;(53U)     /* PKA module interrupt                             */</td></tr>
<tr class="separator:ga9321297d994f8e5494ee1f86992362da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd19e1ffac92ec2086e5e06d943b533f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafd19e1ffac92ec2086e5e06d943b533f">SOC_XWR18XX_MSS_CRYPTO_AESS_INT</a>&#160;&#160;&#160;(54U)     /* AES-S module interrupt                           */</td></tr>
<tr class="separator:gafd19e1ffac92ec2086e5e06d943b533f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce1fb288f56b901909b4e3292ab1ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2ce1fb288f56b901909b4e3292ab1ea7">SOC_XWR18XX_MSS_MCAN_MSG2_INT</a>&#160;&#160;&#160;(55U)     /* MCAN/CAN-FD Message filter interrupt-2           */</td></tr>
<tr class="separator:ga2ce1fb288f56b901909b4e3292ab1ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd3d3638b02199347397ccf7be11dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabbd3d3638b02199347397ccf7be11dca">SOC_XWR18XX_MSS_CRYPTO_AESP_INT</a>&#160;&#160;&#160;(56U)     /* AES-P module interrupt                           */</td></tr>
<tr class="separator:gabbd3d3638b02199347397ccf7be11dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddbfd827f12d77efc9aab5f4906b531a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaddbfd827f12d77efc9aab5f4906b531a">SOC_XWR18XX_MSS_DMM2_LVL0_INT</a>&#160;&#160;&#160;(57U)     /* DMM2 level0 Interrupt                            */</td></tr>
<tr class="separator:gaddbfd827f12d77efc9aab5f4906b531a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cfe1cd751f34a13df0762d51b54170c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6cfe1cd751f34a13df0762d51b54170c">SOC_XWR18XX_MSS_DMM2_LVL1_INT</a>&#160;&#160;&#160;(58U)     /* DMM2 level1 Interrupt                            */</td></tr>
<tr class="separator:ga6cfe1cd751f34a13df0762d51b54170c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bfbced6ad118328806852e9f595bcd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6bfbced6ad118328806852e9f595bcd2">SOC_XWR18XX_MSS_MBOX_MSS_DSS_BOX_FULL_INT</a>&#160;&#160;&#160;(59U)     /* DSS to MSS Mailbox full Interrupt                */</td></tr>
<tr class="separator:ga6bfbced6ad118328806852e9f595bcd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadce191489cf9e4267665357f9ac019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabadce191489cf9e4267665357f9ac019">SOC_XWR18XX_MSS_MBOX_MSS_DSS_BOX_EMPTY_INT</a>&#160;&#160;&#160;(60U)     /* DSS to MSS Mailbox empty Interrupt               */</td></tr>
<tr class="separator:gabadce191489cf9e4267665357f9ac019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf7d86927357f2829a1f5c52f7dc90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6bf7d86927357f2829a1f5c52f7dc90f">SOC_XWR18XX_MSS_DSS2MSS_SW2_INT</a>&#160;&#160;&#160;(61U)     /* DSS to MSS Software triggered Interrupt-2        */</td></tr>
<tr class="separator:ga6bf7d86927357f2829a1f5c52f7dc90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46f7b7003bf4963dc541e92bb52702cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga46f7b7003bf4963dc541e92bb52702cd">SOC_XWR18XX_MSS_DEBUGSS_INT</a>&#160;&#160;&#160;(62U)     /* DebugSS Interrupt                                */</td></tr>
<tr class="separator:ga46f7b7003bf4963dc541e92bb52702cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3296a3e38177ddc99307d73a85a1629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac3296a3e38177ddc99307d73a85a1629">SOC_XWR18XX_MSS_GEM_STC_INT</a>&#160;&#160;&#160;(63U)     /* GEM STC done Interrupt                           */</td></tr>
<tr class="separator:gac3296a3e38177ddc99307d73a85a1629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b19c7fcbb40ecd78aa4ff8033b67615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7b19c7fcbb40ecd78aa4ff8033b67615">SOC_XWR18XX_MSS_SCIA_LVL0_INT</a>&#160;&#160;&#160;(64U)     /* UARTA Interrupt Req0                             */</td></tr>
<tr class="separator:ga7b19c7fcbb40ecd78aa4ff8033b67615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856b2d9633a995a5d8d2258a3139453e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga856b2d9633a995a5d8d2258a3139453e">SOC_XWR18XX_MSS_SCIB_LVL0_INT</a>&#160;&#160;&#160;(65U)     /* UARTB Interrupt Req0                             */</td></tr>
<tr class="separator:ga856b2d9633a995a5d8d2258a3139453e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187469a2ecd752448652f8c6662eeccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga187469a2ecd752448652f8c6662eeccb">SOC_XWR18XX_MSS_I2C_LVL0_INT</a>&#160;&#160;&#160;(66U)     /* I2C Level 0 Interrupt                            */</td></tr>
<tr class="separator:ga187469a2ecd752448652f8c6662eeccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f19912668b02c88e4d33e835354417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga63f19912668b02c88e4d33e835354417">SOC_XWR18XX_MSS_DMM_34_INT</a>&#160;&#160;&#160;(67U)     /* DMM interrupt 34                                 */</td></tr>
<tr class="separator:ga63f19912668b02c88e4d33e835354417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9640e5d87d84f8810d1ef0c1f3685b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7b9640e5d87d84f8810d1ef0c1f3685b">SOC_XWR18XX_MSS_DMM_35_INT</a>&#160;&#160;&#160;(68U)     /* DMM interrupt 35                                 */</td></tr>
<tr class="separator:ga7b9640e5d87d84f8810d1ef0c1f3685b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4da1cf0188ce24045f597ab7bc4b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6f4da1cf0188ce24045f597ab7bc4b0d">SOC_XWR18XX_MSS_DMM_36_INT</a>&#160;&#160;&#160;(69U)     /* DMM interrupt 36                                 */</td></tr>
<tr class="separator:ga6f4da1cf0188ce24045f597ab7bc4b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373f68b341ef963310f2bf0767b6bd4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga373f68b341ef963310f2bf0767b6bd4a">SOC_XWR18XX_MSS_DMA1_BUS_ERR_INT</a>&#160;&#160;&#160;(70U)     /* DMA1 BUS error Interrupt                         */</td></tr>
<tr class="separator:ga373f68b341ef963310f2bf0767b6bd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48e7e9244ec3821807067f75ee2ec67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae48e7e9244ec3821807067f75ee2ec67">SOC_XWR18XX_MSS_DMM_30_INT</a>&#160;&#160;&#160;(71U)     /* DMM interrupt 30                                 */</td></tr>
<tr class="separator:gae48e7e9244ec3821807067f75ee2ec67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dca6346b2a86cbe3e9428080586209e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4dca6346b2a86cbe3e9428080586209e">SOC_XWR18XX_MSS_DMM_33_INT</a>&#160;&#160;&#160;(73U)     /* DMM interrupt 33                                 */</td></tr>
<tr class="separator:ga4dca6346b2a86cbe3e9428080586209e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ce8af31fb86e776bdd5777418cc8bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga47ce8af31fb86e776bdd5777418cc8bc">SOC_XWR18XX_MSS_SCIA_LVL1_INT</a>&#160;&#160;&#160;(74U)     /* UARTA Interrupt Req1                             */</td></tr>
<tr class="separator:ga47ce8af31fb86e776bdd5777418cc8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd2bb65312d3cbb3921c72e79e8b2c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9bd2bb65312d3cbb3921c72e79e8b2c2">SOC_XWR18XX_MSS_SCIB_LVL1_INT</a>&#160;&#160;&#160;(75U)     /* UARTB Interrupt Req1                             */</td></tr>
<tr class="separator:ga9bd2bb65312d3cbb3921c72e79e8b2c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b12234c98ee0be0cf7288ea87e7fc85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9b12234c98ee0be0cf7288ea87e7fc85">SOC_XWR18XX_MSS_SYS_SW0_INT</a>&#160;&#160;&#160;(76U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga9b12234c98ee0be0cf7288ea87e7fc85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bcfd846ad5e51b3b65d806e786e3b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2bcfd846ad5e51b3b65d806e786e3b60">SOC_XWR18XX_MSS_SYS_SW1_INT</a>&#160;&#160;&#160;(77U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga2bcfd846ad5e51b3b65d806e786e3b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55dac20c7150933b950c9190fc56e237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga55dac20c7150933b950c9190fc56e237">SOC_XWR18XX_MSS_SYS_SW2_INT</a>&#160;&#160;&#160;(78U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga55dac20c7150933b950c9190fc56e237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac69583f3ca26d056998144edf32644aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac69583f3ca26d056998144edf32644aa">SOC_XWR18XX_MSS_SYS_SW3_INT</a>&#160;&#160;&#160;(79U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:gac69583f3ca26d056998144edf32644aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3bf6ac959fa6dcb78c827e696757ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacb3bf6ac959fa6dcb78c827e696757ca">SOC_XWR18XX_MSS_CCCA_DONE_INT</a>&#160;&#160;&#160;(80U)     /* CCC-A Done Interrupt                             */</td></tr>
<tr class="separator:gacb3bf6ac959fa6dcb78c827e696757ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746d2d01f17b2fe8188b78c24de82293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga746d2d01f17b2fe8188b78c24de82293">SOC_XWR18XX_MSS_CCCB_DONE_INT</a>&#160;&#160;&#160;(81U)     /* CCC-B Done Interrupt                             */</td></tr>
<tr class="separator:ga746d2d01f17b2fe8188b78c24de82293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dac5ded220a0ddf5282e7cf6e7a2f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5dac5ded220a0ddf5282e7cf6e7a2f22">SOC_XWR18XX_MSS_DCCA_DONE_INT</a>&#160;&#160;&#160;(82U)     /* DCC-A Done Interrupt                             */</td></tr>
<tr class="separator:ga5dac5ded220a0ddf5282e7cf6e7a2f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3b288b9831679f2b78cd70ed5e0b70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4d3b288b9831679f2b78cd70ed5e0b70">SOC_XWR18XX_MSS_DCCB_DONE_INT</a>&#160;&#160;&#160;(83U)     /* DCC-B Done Interrupt                             */</td></tr>
<tr class="separator:ga4d3b288b9831679f2b78cd70ed5e0b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76691b76775d7bdc39cf11b075c7ea2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga76691b76775d7bdc39cf11b075c7ea2e">SOC_XWR18XX_MSS_SYS_SW5_INT</a>&#160;&#160;&#160;(84U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga76691b76775d7bdc39cf11b075c7ea2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9387b92acc1632ac9ab816f9207a417b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9387b92acc1632ac9ab816f9207a417b">SOC_XWR18XX_MSS_PBIST_IRQ_INT</a>&#160;&#160;&#160;(85U)     /* PBIST IRQ Interrupt                              */</td></tr>
<tr class="separator:ga9387b92acc1632ac9ab816f9207a417b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce5546024ed51c61ed29a6b7c608d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafce5546024ed51c61ed29a6b7c608d3e">SOC_XWR18XX_MSS_DMM_32_INT</a>&#160;&#160;&#160;(86U)     /* DMM interrupt 32                                 */</td></tr>
<tr class="separator:gafce5546024ed51c61ed29a6b7c608d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf626a255ae07e9d7c13774c1e1569531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf626a255ae07e9d7c13774c1e1569531">SOC_XWR18XX_MSS_MBOX_MSS_BSS_BOX_FULL_INT</a>&#160;&#160;&#160;(95U)     /* software Interrupt request-0 from BSS to MSS       */</td></tr>
<tr class="separator:gaf626a255ae07e9d7c13774c1e1569531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c1f99c3121826f37704052aff77469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga23c1f99c3121826f37704052aff77469">SOC_XWR18XX_MSS_MBOX_MSS_BSS_BOX_EMPTY_INT</a>&#160;&#160;&#160;(96U)     /* software Interrupt request-1 from BSS to MSS     */</td></tr>
<tr class="separator:ga23c1f99c3121826f37704052aff77469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c608f828216ef8d33b495128c98bad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4c608f828216ef8d33b495128c98bad4">SOC_XWR18XX_MSS_ADC_VALID_INT</a>&#160;&#160;&#160;(97U)     /* ADC valid Fall Interrupt                         */</td></tr>
<tr class="separator:ga4c608f828216ef8d33b495128c98bad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b90c2de947a4e0224271e24cebdf46a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7b90c2de947a4e0224271e24cebdf46a">SOC_XWR18XX_MSS_DMM_29_INT</a>&#160;&#160;&#160;(98U)     /* DMM Interrupt 29 Interrupt                       */</td></tr>
<tr class="separator:ga7b90c2de947a4e0224271e24cebdf46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740e042c3b179de2b5a6140dc99dc88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga740e042c3b179de2b5a6140dc99dc88d">SOC_XWR18XX_MSS_FRAME_START_INT</a>&#160;&#160;&#160;(98U)     /* Frame Start Interrupt                            */</td></tr>
<tr class="separator:ga740e042c3b179de2b5a6140dc99dc88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4933b242649aa1d3aad2c0e3983e2405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4933b242649aa1d3aad2c0e3983e2405">SOC_XWR18XX_MSS_CHIRP_START_INT</a>&#160;&#160;&#160;(99U)     /* Chirp Start Interrupt                            */</td></tr>
<tr class="separator:ga4933b242649aa1d3aad2c0e3983e2405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28bcf3117d1263dd3fddfa643b8be78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga28bcf3117d1263dd3fddfa643b8be78e">SOC_XWR18XX_MSS_CHIRP_END_INT</a>&#160;&#160;&#160;(100U)    /* Chirp End Interrupt                              */</td></tr>
<tr class="separator:ga28bcf3117d1263dd3fddfa643b8be78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a35349c49e38185ee9a9ac1e223e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga72a35349c49e38185ee9a9ac1e223e0d">SOC_XWR18XX_MSS_FRAME_END_INT</a>&#160;&#160;&#160;(101U)    /* Frame End Interrupt                              */</td></tr>
<tr class="separator:ga72a35349c49e38185ee9a9ac1e223e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78974c06dd3a82091df3aa2f34339f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga78974c06dd3a82091df3aa2f34339f24">SOC_XWR18XX_MSS_EPWM1_1_INT</a>&#160;&#160;&#160;(104U)    /* ePWM1 interrupt-1                                */</td></tr>
<tr class="separator:ga78974c06dd3a82091df3aa2f34339f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8948546d84c05cf949bd09fccbcff39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac8948546d84c05cf949bd09fccbcff39">SOC_XWR18XX_MSS_STC_DONE_INT</a>&#160;&#160;&#160;(105U)    /* STC Done Interrupt                               */</td></tr>
<tr class="separator:gac8948546d84c05cf949bd09fccbcff39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga444d0a9d2e15b035fa272aad1781292c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga444d0a9d2e15b035fa272aad1781292c">SOC_XWR18XX_MSS_EPWM1_2_INT</a>&#160;&#160;&#160;(107U)    /* ePWM1 interrupt-2                                */</td></tr>
<tr class="separator:ga444d0a9d2e15b035fa272aad1781292c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c21b66c8a27e177ff479944c9e055b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga41c21b66c8a27e177ff479944c9e055b">SOC_XWR18XX_MSS_EPWM2_1_INT</a>&#160;&#160;&#160;(108U)    /* ePWM2 interrupt-1                                */</td></tr>
<tr class="separator:ga41c21b66c8a27e177ff479944c9e055b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4ccf69985864833c0cc4e500d9d0bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1c4ccf69985864833c0cc4e500d9d0bf">SOC_XWR18XX_MSS_EPWM2_2_INT</a>&#160;&#160;&#160;(109U)    /* ePWM2 interrupt-2                                */</td></tr>
<tr class="separator:ga1c4ccf69985864833c0cc4e500d9d0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad95fb472e0f9627abe7307a47effe775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad95fb472e0f9627abe7307a47effe775">SOC_XWR18XX_MSS_EPWM3_1_INT</a>&#160;&#160;&#160;(110U)    /* ePWM3 interrupt-1                                */</td></tr>
<tr class="separator:gad95fb472e0f9627abe7307a47effe775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae955add1970bf62f4db911ef2f0c069b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae955add1970bf62f4db911ef2f0c069b">SOC_XWR18XX_MSS_EPWM3_2_INT</a>&#160;&#160;&#160;(111U)    /* ePWM3 interrupt-2                                */</td></tr>
<tr class="separator:gae955add1970bf62f4db911ef2f0c069b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e913e41b1cdd1877d192ae32e7057d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf0e913e41b1cdd1877d192ae32e7057d">SOC_XWR18XX_MSS_EDMA_TPTC0_DONE_INT</a>&#160;&#160;&#160;(112U)    /* TPTC-0 Interrupt                                 */</td></tr>
<tr class="separator:gaf0e913e41b1cdd1877d192ae32e7057d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae84e76d9aa4624a3ea01c85cbb1ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9ae84e76d9aa4624a3ea01c85cbb1ce1">SOC_XWR18XX_MSS_EDMA_TPTC0_ERROR_INT</a>&#160;&#160;&#160;(113U)    /* TPTC-0 Error  Interrupt                          */</td></tr>
<tr class="separator:ga9ae84e76d9aa4624a3ea01c85cbb1ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048322be622deddc27809350d9fd599f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga048322be622deddc27809350d9fd599f">SOC_XWR18XX_MSS_EDMA_TPTC1_DONE_INT</a>&#160;&#160;&#160;(114U)    /* TPTC-1 Interrupt                                 */</td></tr>
<tr class="separator:ga048322be622deddc27809350d9fd599f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607e3f92658e052810f3fa98993de233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga607e3f92658e052810f3fa98993de233">SOC_XWR18XX_MSS_EDMA_TPTC1_ERROR_INT</a>&#160;&#160;&#160;(115U)    /* TPTC-1 Error Interrupt                           */</td></tr>
<tr class="separator:ga607e3f92658e052810f3fa98993de233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b2c4d6aa52d8339d76958575c617aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2b2c4d6aa52d8339d76958575c617aae">SOC_XWR18XX_MSS_EDMA_TPCC0_DONE_INT</a>&#160;&#160;&#160;(116U)    /* TPCC-0 Interrupt                                 */</td></tr>
<tr class="separator:ga2b2c4d6aa52d8339d76958575c617aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729318fbe09cec8802380baaeb980721"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga729318fbe09cec8802380baaeb980721">SOC_XWR18XX_MSS_EDMA_TPCC0_ERROR_INT</a>&#160;&#160;&#160;(117U)    /* TPCC-0 Error Interrupt                           */</td></tr>
<tr class="separator:ga729318fbe09cec8802380baaeb980721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ca09213d0e25c2438279150f90ba51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga33ca09213d0e25c2438279150f90ba51">SOC_XWR18XX_MSS_CBUFF_INT</a>&#160;&#160;&#160;(118U)    /* Common Buffer Interrupt                          */</td></tr>
<tr class="separator:ga33ca09213d0e25c2438279150f90ba51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c13ee8b3947a3f4343dde84310bf049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6c13ee8b3947a3f4343dde84310bf049">SOC_XWR18XX_MSS_CBUFF_ERR_INT</a>&#160;&#160;&#160;(120U)    /* Common Buffer Error Interrupt                    */</td></tr>
<tr class="separator:ga6c13ee8b3947a3f4343dde84310bf049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8982354bc51784e5749bce4822956a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa8982354bc51784e5749bce4822956a0">SOC_XWR18XX_MSS_DMM_37_INT</a>&#160;&#160;&#160;(121U)    /* DMM interrupt 37                                 */</td></tr>
<tr class="separator:gaa8982354bc51784e5749bce4822956a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507784b1d6a9fa5da034f9ce540d4a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga507784b1d6a9fa5da034f9ce540d4a0f">SOC_XWR18XX_DSPSS_FRAME_START_INT</a>&#160;&#160;&#160;(122U)    /* Frame start Interrupt routed to DSPSS            */</td></tr>
<tr class="separator:ga507784b1d6a9fa5da034f9ce540d4a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d54a6c3cfa9dc3b2febf4cae03649a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa5d54a6c3cfa9dc3b2febf4cae03649a">SOC_XWR18XX_MSS_CHIRP_AVAIL_IRQ</a>&#160;&#160;&#160;(123U)    /* Chirp Available Interrupt                        */</td></tr>
<tr class="separator:gaa5d54a6c3cfa9dc3b2febf4cae03649a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4730353cbcc839b131594ce042327d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab4730353cbcc839b131594ce042327d7">SOC_XWR18XX_DSPSS_PBIST_DONE_INT</a>&#160;&#160;&#160;(124U)    /* DSPSS PBIST done Interrupt                       */</td></tr>
<tr class="separator:gab4730353cbcc839b131594ce042327d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1dadf45d5bd0a52a5cf56971ba5fecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf1dadf45d5bd0a52a5cf56971ba5fecd">SOC_XWR18XX_DSS_HW_ACC_PARAM_DONE_IRQ</a>&#160;&#160;&#160;(125U)        /* HWA param done interrupt                         */</td></tr>
<tr class="separator:gaf1dadf45d5bd0a52a5cf56971ba5fecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e1edf9ff8ed91ab14163cd331e4311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae2e1edf9ff8ed91ab14163cd331e4311">SOC_XWR18XX_DSS_HW_ACC_DONE_IRQ</a>&#160;&#160;&#160;(126U)    /* HWA done Interrupt                               */</td></tr>
<tr class="separator:gae2e1edf9ff8ed91ab14163cd331e4311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d3d6a34d1dc41b303385fd0b7df8f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r18_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga46d3d6a34d1dc41b303385fd0b7df8f8">SOC_XWR18XX_DSS_HW_ACC_ERR_IRQ</a>&#160;&#160;&#160;(127U)    /* HWA access error Interrupt                       */</td></tr>
<tr class="separator:ga46d3d6a34d1dc41b303385fd0b7df8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Macros that define VIM Interrupt Mapping. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga507784b1d6a9fa5da034f9ce540d4a0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_DSPSS_FRAME_START_INT&#160;&#160;&#160;(122U)    /* Frame start Interrupt routed to DSPSS            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00373">373</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab4730353cbcc839b131594ce042327d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_DSPSS_PBIST_DONE_INT&#160;&#160;&#160;(124U)    /* DSPSS PBIST done Interrupt                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00375">375</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae2e1edf9ff8ed91ab14163cd331e4311"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_DSS_HW_ACC_DONE_IRQ&#160;&#160;&#160;(126U)    /* HWA done Interrupt                               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00378">378</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga46d3d6a34d1dc41b303385fd0b7df8f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_DSS_HW_ACC_ERR_IRQ&#160;&#160;&#160;(127U)    /* HWA access error Interrupt                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00379">379</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1dadf45d5bd0a52a5cf56971ba5fecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_DSS_HW_ACC_PARAM_DONE_IRQ&#160;&#160;&#160;(125U)        /* HWA param done interrupt                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00377">377</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c608f828216ef8d33b495128c98bad4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_ADC_VALID_INT&#160;&#160;&#160;(97U)     /* ADC valid Fall Interrupt                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00348">348</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c13ee8b3947a3f4343dde84310bf049"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CBUFF_ERR_INT&#160;&#160;&#160;(120U)    /* Common Buffer Error Interrupt                    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00371">371</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33ca09213d0e25c2438279150f90ba51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CBUFF_INT&#160;&#160;&#160;(118U)    /* Common Buffer Interrupt                          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00370">370</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb3bf6ac959fa6dcb78c827e696757ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CCCA_DONE_INT&#160;&#160;&#160;(80U)     /* CCC-A Done Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00338">338</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga746d2d01f17b2fe8188b78c24de82293"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CCCB_DONE_INT&#160;&#160;&#160;(81U)     /* CCC-B Done Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00339">339</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa5d54a6c3cfa9dc3b2febf4cae03649a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CHIRP_AVAIL_IRQ&#160;&#160;&#160;(123U)    /* Chirp Available Interrupt                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00374">374</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28bcf3117d1263dd3fddfa643b8be78e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CHIRP_END_INT&#160;&#160;&#160;(100U)    /* Chirp End Interrupt                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00355">355</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4933b242649aa1d3aad2c0e3983e2405"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CHIRP_START_INT&#160;&#160;&#160;(99U)     /* Chirp Start Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00354">354</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabbd3d3638b02199347397ccf7be11dca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CRYPTO_AESP_INT&#160;&#160;&#160;(56U)     /* AES-P module interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00315">315</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd19e1ffac92ec2086e5e06d943b533f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CRYPTO_AESS_INT&#160;&#160;&#160;(54U)     /* AES-S module interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00313">313</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9321297d994f8e5494ee1f86992362da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CRYPTO_PKA_INT&#160;&#160;&#160;(53U)     /* PKA module interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00312">312</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac13faa824f5badbdf71ee9f87a419b7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CRYPTO_SHAP_INT&#160;&#160;&#160;(37U)     /* CRYPTO SHA-P Interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00296">296</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga330875a6c9aa6753d027eb9e89753eee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CRYPTO_SHAS_INT&#160;&#160;&#160;(31U)     /* CRYPTO SHA-S Interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00290">290</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e14bb1afc397fcdf76603b247aad7d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_CRYPTO_TRNG_INT&#160;&#160;&#160;(38U)     /* CRYPTO TRNG Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00297">297</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaad420fe78882545f813e010c0993f21f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DCAN_LVL0_INT&#160;&#160;&#160;(16U)     /* DCAN Interrupt Level 0                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00275">275</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f0fa5280bc55aed9800bb403af2c3d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DCAN_LVL1_INT&#160;&#160;&#160;(29U)     /* CAN Interrupt Req1                               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00288">288</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5dac5ded220a0ddf5282e7cf6e7a2f22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DCCA_DONE_INT&#160;&#160;&#160;(82U)     /* DCC-A Done Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00340">340</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d3b288b9831679f2b78cd70ed5e0b70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DCCB_DONE_INT&#160;&#160;&#160;(83U)     /* DCC-B Done Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00341">341</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga46f7b7003bf4963dc541e92bb52702cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DEBUGSS_INT&#160;&#160;&#160;(62U)     /* DebugSS Interrupt                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00321">321</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaba14491b185070f73b919cc5b7bebe34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMA1_BTC_INT&#160;&#160;&#160;(40U)     /* DMA1 BTC (Block Transfer Complete) Interrupt     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00299">299</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga373f68b341ef963310f2bf0767b6bd4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMA1_BUS_ERR_INT&#160;&#160;&#160;(70U)     /* DMA1 BUS error Interrupt                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00329">329</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf9cd23256baca2d5ed80ee0f7f3fa58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMA1_FTC_INT&#160;&#160;&#160;(33U)     /* DMA FTC (Frame Transfer Complete) Interrupt      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00292">292</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c2ef1d0ccc4053f0fab5a22f0cad929"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMA1_HBC_INT&#160;&#160;&#160;(39U)     /* DMA1 HBC (First Half of Block Complete) Interrupt  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00298">298</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga637cbd8c399c3753a3a9b7b42d570b4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMA1_LFS_INT&#160;&#160;&#160;(34U)     /* DMA LFS (Last Frame Transfer Started) Interrupt  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00293">293</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5fe93308bc54c60737bad9683d280915"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMA2_BTC_INT&#160;&#160;&#160;(50U)     /* DMA2 BTC (Block Transfer Complete) Interrupt     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00309">309</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab0932b7dfe575e651bcb886115bd298d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMA2_BUS_ERR_INT&#160;&#160;&#160;(51U)     /* DMA2 Bus Error Interrupt                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00310">310</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac345cc74bf2f0662e9bb3a4e6159c131"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMA2_FTC_INT&#160;&#160;&#160;(41U)     /* DMA2 FTC (Frame Transfer Complete) Interrupt     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00300">300</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8c40274effaee4a5016676a570c3db1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMA2_HBC_INT&#160;&#160;&#160;(49U)     /* DMA2 HBC (First Half of Block Complete) Interrupt  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00308">308</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77fff1a5d6a4653f2956177bea72769a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMA2_LFS_INT&#160;&#160;&#160;(45U)     /* DMA2 Last Frame Complete Interrupt               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00304">304</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab167c905c6463132e1b16297afb33a52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMM1_LVL1_INT&#160;&#160;&#160;(43U)     /* DMM1 level1 Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00302">302</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaddbfd827f12d77efc9aab5f4906b531a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMM2_LVL0_INT&#160;&#160;&#160;(57U)     /* DMM2 level0 Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00316">316</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6cfe1cd751f34a13df0762d51b54170c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMM2_LVL1_INT&#160;&#160;&#160;(58U)     /* DMM2 level1 Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00317">317</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b90c2de947a4e0224271e24cebdf46a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMM_29_INT&#160;&#160;&#160;(98U)     /* DMM Interrupt 29 Interrupt                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00351">351</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae48e7e9244ec3821807067f75ee2ec67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMM_30_INT&#160;&#160;&#160;(71U)     /* DMM interrupt 30                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00330">330</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafce5546024ed51c61ed29a6b7c608d3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMM_32_INT&#160;&#160;&#160;(86U)     /* DMM interrupt 32                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00344">344</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4dca6346b2a86cbe3e9428080586209e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMM_33_INT&#160;&#160;&#160;(73U)     /* DMM interrupt 33                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00331">331</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga63f19912668b02c88e4d33e835354417"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMM_34_INT&#160;&#160;&#160;(67U)     /* DMM interrupt 34                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00326">326</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b9640e5d87d84f8810d1ef0c1f3685b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMM_35_INT&#160;&#160;&#160;(68U)     /* DMM interrupt 35                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00327">327</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f4da1cf0188ce24045f597ab7bc4b0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMM_36_INT&#160;&#160;&#160;(69U)     /* DMM interrupt 36                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00328">328</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8982354bc51784e5749bce4822956a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMM_37_INT&#160;&#160;&#160;(121U)    /* DMM interrupt 37                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00372">372</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7c19faf72baec3f038157bc9c56eb8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMM_38_INT&#160;&#160;&#160;(28U)     /* DMM-38 Software Interrupt                        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00287">287</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e59565911d4013958718f7bf6403c56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DMM_LVL0_INT&#160;&#160;&#160;(36U)     /* DMM level0 Interrupt                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00295">295</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga48e4b03a1019491095e5f4288c381e53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DSS2MSS_SW1_INT&#160;&#160;&#160;(52U)     /* DSS to MSS Software triggered Interrupt-2        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00311">311</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bf7d86927357f2829a1f5c52f7dc90f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_DSS2MSS_SW2_INT&#160;&#160;&#160;(61U)     /* DSS to MSS Software triggered Interrupt-2        */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00320">320</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b2c4d6aa52d8339d76958575c617aae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EDMA_TPCC0_DONE_INT&#160;&#160;&#160;(116U)    /* TPCC-0 Interrupt                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00368">368</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga729318fbe09cec8802380baaeb980721"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EDMA_TPCC0_ERROR_INT&#160;&#160;&#160;(117U)    /* TPCC-0 Error Interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00369">369</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf0e913e41b1cdd1877d192ae32e7057d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EDMA_TPTC0_DONE_INT&#160;&#160;&#160;(112U)    /* TPTC-0 Interrupt                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00364">364</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ae84e76d9aa4624a3ea01c85cbb1ce1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EDMA_TPTC0_ERROR_INT&#160;&#160;&#160;(113U)    /* TPTC-0 Error  Interrupt                          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00365">365</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga048322be622deddc27809350d9fd599f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EDMA_TPTC1_DONE_INT&#160;&#160;&#160;(114U)    /* TPTC-1 Interrupt                                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00366">366</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga607e3f92658e052810f3fa98993de233"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EDMA_TPTC1_ERROR_INT&#160;&#160;&#160;(115U)    /* TPTC-1 Error Interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00367">367</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga78974c06dd3a82091df3aa2f34339f24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EPWM1_1_INT&#160;&#160;&#160;(104U)    /* ePWM1 interrupt-1                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00357">357</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga444d0a9d2e15b035fa272aad1781292c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EPWM1_2_INT&#160;&#160;&#160;(107U)    /* ePWM1 interrupt-2                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00359">359</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41c21b66c8a27e177ff479944c9e055b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EPWM2_1_INT&#160;&#160;&#160;(108U)    /* ePWM2 interrupt-1                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00360">360</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c4ccf69985864833c0cc4e500d9d0bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EPWM2_2_INT&#160;&#160;&#160;(109U)    /* ePWM2 interrupt-2                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00361">361</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad95fb472e0f9627abe7307a47effe775"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EPWM3_1_INT&#160;&#160;&#160;(110U)    /* ePWM3 interrupt-1                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00362">362</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae955add1970bf62f4db911ef2f0c069b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_EPWM3_2_INT&#160;&#160;&#160;(111U)    /* ePWM3 interrupt-2                                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00363">363</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac22e52a993b8fdd1170b41164d18827a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_ESM_HIGH_PRIORITY_INT&#160;&#160;&#160;(0U)      /* VIM Line for ESM High Priority Interrupt         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00260">260</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf67fbcd014a1c067bdd18c0d2c9df0cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_ESM_LOW_PRIORITY_INT&#160;&#160;&#160;(20U)     /* VIM Line for ESM Low Priority Interrupt          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00279">279</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f2ce9299997c44d1f9f5fe4dbb484d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_FPU_INT&#160;&#160;&#160;(47U)     /* Floating point unit Interrupt                    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00306">306</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga72a35349c49e38185ee9a9ac1e223e0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_FRAME_END_INT&#160;&#160;&#160;(101U)    /* Frame End Interrupt                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00356">356</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga740e042c3b179de2b5a6140dc99dc88d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_FRAME_START_INT&#160;&#160;&#160;(98U)     /* Frame Start Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00352">352</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3296a3e38177ddc99307d73a85a1629"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_GEM_STC_INT&#160;&#160;&#160;(63U)     /* GEM STC done Interrupt                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00322">322</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d927bc11506d4d8635b025d207ad781"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_GIO_LVL0_INT&#160;&#160;&#160;(9U)      /* GIO high level Interrupt                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00268">268</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b35147d3f457dbf49da3c044a03f204"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_GIO_LVL1_INT&#160;&#160;&#160;(23U)     /* GIO high level Interrupt Req                     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00282">282</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6fbbac8ca655678dd34430a393119b41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_GPIO0_INT&#160;&#160;&#160;(18U)     /* GPIO Interrupt Req0                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00277">277</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga12e340072d5171e5b8426be79c630bd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_GPIO1_INT&#160;&#160;&#160;(32U)     /* GPIO Interrupt Req1                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00291">291</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7680f9b247b8ed95e4d7fb035b4bb4bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_GPIO2_INT&#160;&#160;&#160;(48U)     /* GPIO Interrupt Req2                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00307">307</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga187469a2ecd752448652f8c6662eeccb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_I2C_LVL0_INT&#160;&#160;&#160;(66U)     /* I2C Level 0 Interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00325">325</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23c1f99c3121826f37704052aff77469"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MBOX_MSS_BSS_BOX_EMPTY_INT&#160;&#160;&#160;(96U)     /* software Interrupt request-1 from BSS to MSS     */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00347">347</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf626a255ae07e9d7c13774c1e1569531"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MBOX_MSS_BSS_BOX_FULL_INT&#160;&#160;&#160;(95U)     /* software Interrupt request-0 from BSS to MSS       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00346">346</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabadce191489cf9e4267665357f9ac019"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MBOX_MSS_DSS_BOX_EMPTY_INT&#160;&#160;&#160;(60U)     /* DSS to MSS Mailbox empty Interrupt               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00319">319</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bfbced6ad118328806852e9f595bcd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MBOX_MSS_DSS_BOX_FULL_INT&#160;&#160;&#160;(59U)     /* DSS to MSS Mailbox full Interrupt                */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00318">318</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad08a27d23d8f4fbab3d18d143361a205"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MCAN_LVL0_INT&#160;&#160;&#160;(35U)     /* MCAN/CAN-FD interrupt 0                          */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00294">294</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb731174e4e28c3905a21473ab7253d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MCAN_LVL1_INT&#160;&#160;&#160;(42U)     /* MCAN CAN-FD interrupt                            */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00301">301</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b9aa4558a11ad0abbc98c200f104ef8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MCAN_MSG0_INT&#160;&#160;&#160;(44U)     /* MCAN/CAN-FD Message filter interrupt-0           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00303">303</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab130202c23a834e87fad06dd378887d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MCAN_MSG1_INT&#160;&#160;&#160;(46U)     /* MCAN/CAN-FD Message filter interrupt-1           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00305">305</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ce1fb288f56b901909b4e3292ab1ea7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MCAN_MSG2_INT&#160;&#160;&#160;(55U)     /* MCAN/CAN-FD Message filter interrupt-2           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00314">314</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga257ad2fc3f7a7ca8009b596041887d50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_MCRC_REQ_INT&#160;&#160;&#160;(19U)     /* MCRC Interrupt Req                               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00278">278</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9387b92acc1632ac9ab816f9207a417b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_PBIST_IRQ_INT&#160;&#160;&#160;(85U)     /* PBIST IRQ Interrupt                              */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00343">343</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga913df2e2506ad3915874a7ddbd202a9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_PMU_IRQ_INT&#160;&#160;&#160;(22U)     /* PMUIRQ - PMU IRQ interrupt                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00281">281</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3758820d5af37600825d82695516d1de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_QSPI_INT_REQ&#160;&#160;&#160;(27U)     /* QSPI Interrupt                                   */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00286">286</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaefb34d49b37f312cc744399182de9ee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_RTI_COMPARE0_INT&#160;&#160;&#160;(2U)      /* RTI Interrupt 0                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00261">261</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b5c6e701715ff68e31c87f0e89e5379"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_RTI_COMPARE1_INT&#160;&#160;&#160;(3U)      /* RTI Interrupt 1                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00262">262</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga040840088417f23f84b9143bf7dda031"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_RTI_COMPARE2_INT&#160;&#160;&#160;(4U)      /* RTI Interrupt 2                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00263">263</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c3b35d5ceb51267c6924036111a207d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_RTI_COMPARE3_INT&#160;&#160;&#160;(5U)      /* RTI Interrupt 3                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00264">264</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5ed08c4a9b2573f771109060c397552"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_RTI_OVRFLW0_INT&#160;&#160;&#160;(6U)      /* RTI OverFlow Interrupt 0                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00265">265</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65c7d22dca5f20e3c34d2959f9f4fbc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_RTI_OVRFLW1_INT&#160;&#160;&#160;(7U)      /* RTI OverFlow Interrupt 1                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00266">266</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga03c86be26b2a358d0533efdbaca80485"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_RTI_TIMEBASE_INT&#160;&#160;&#160;(8U)      /* Timebase Interrupt Channel                       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00267">267</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b19c7fcbb40ecd78aa4ff8033b67615"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SCIA_LVL0_INT&#160;&#160;&#160;(64U)     /* UARTA Interrupt Req0                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00323">323</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47ce8af31fb86e776bdd5777418cc8bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SCIA_LVL1_INT&#160;&#160;&#160;(74U)     /* UARTA Interrupt Req1                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00332">332</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga856b2d9633a995a5d8d2258a3139453e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SCIB_LVL0_INT&#160;&#160;&#160;(65U)     /* UARTB Interrupt Req0                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00324">324</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9bd2bb65312d3cbb3921c72e79e8b2c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SCIB_LVL1_INT&#160;&#160;&#160;(75U)     /* UARTB Interrupt Req1                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00333">333</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaefecb5d33e03d071fc8e71b165236def"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SPIA_LVL0_INT&#160;&#160;&#160;(12U)     /* SPIA Interrupt Level 0                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00271">271</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab302ef715eb9e53f04154bbf348450fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SPIA_LVL1_INT&#160;&#160;&#160;(26U)     /* SPIA Interrupt Level 1                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00285">285</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaafc79c0eeaec94dae96f95d1d28a1b9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SPIB_LVL0_INT&#160;&#160;&#160;(17U)     /* SPIB Interrupt Level 0                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00276">276</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b287d1b0320eceff51dc77226942acc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SPIB_LVL1_INT&#160;&#160;&#160;(30U)     /* SPIB Interrupt Level 1                           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00289">289</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8948546d84c05cf949bd09fccbcff39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_STC_DONE_INT&#160;&#160;&#160;(105U)    /* STC Done Interrupt                               */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00358">358</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b12234c98ee0be0cf7288ea87e7fc85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SYS_SW0_INT&#160;&#160;&#160;(76U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00334">334</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2bcfd846ad5e51b3b65d806e786e3b60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SYS_SW1_INT&#160;&#160;&#160;(77U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00335">335</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55dac20c7150933b950c9190fc56e237"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SYS_SW2_INT&#160;&#160;&#160;(78U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00336">336</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac69583f3ca26d056998144edf32644aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SYS_SW3_INT&#160;&#160;&#160;(79U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00337">337</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe7f2b914041ec0e7fd035cc074c5606"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SYS_SW4_INT&#160;&#160;&#160;(21U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00280">280</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76691b76775d7bdc39cf11b075c7ea2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_SYS_SW5_INT&#160;&#160;&#160;(84U)     /* VIM Line for System SW Interrupt                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00342">342</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a628cefce62073a34626f6375036851"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_WDT_OVRFLW0_INT&#160;&#160;&#160;(15U)     /* WDT OverFlow Interrupt 0                         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00274">274</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadbcb427f5b0b63f0ea390c5571ceb7d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_WDT_OVRFLW1_INT&#160;&#160;&#160;(24U)     /* WDT OverFlow Interrupt Req1                      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00283">283</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6bc1e8323ce3f5116dc956318fbc83c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_WDT_REQ0_INT&#160;&#160;&#160;(10U)     /* WDT Interrupt 0                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00269">269</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd600113ddb34f4018087e31b2a195ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_WDT_REQ1_INT&#160;&#160;&#160;(11U)     /* WDT Interrupt 1                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00270">270</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga84292a6bca261ccad1bddbb050d6d89d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_WDT_REQ2_INT&#160;&#160;&#160;(13U)     /* WDT Interrupt 2                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00272">272</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab42375d64f4171c8582eee76d9e1593e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_WDT_REQ3_INT&#160;&#160;&#160;(14U)     /* WDT Interrupt 3                                  */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00273">273</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ab198dcb591ebb28a725bcea9e04927"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR18XX_MSS_WDT_TB_INT&#160;&#160;&#160;(25U)     /* WDT TB Interrupt Req                             */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr18xx__mss_8h_source.html#l00284">284</a> of file <a class="el" href="sys__common__xwr18xx__mss_8h_source.html">sys_common_xwr18xx_mss.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
