Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Jun  5 09:22:08 2019
| Host             : DESKTOP-M082MKH running 64-bit major release  (build 9200)
| Command          : report_power -file Super_top_level_power_routed.rpt -pb Super_top_level_power_summary_routed.pb -rpx Super_top_level_power_routed.rpx
| Design           : Super_top_level
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.075        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.006        |
| Device Static (W)        | 0.069        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 25.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        3 |       --- |             --- |
| Slice Logic              |     0.002 |      833 |       --- |             --- |
|   LUT as Logic           |     0.002 |      298 |     20800 |            1.43 |
|   LUT as Distributed RAM |    <0.001 |       48 |      9600 |            0.50 |
|   Register               |    <0.001 |      275 |     41600 |            0.66 |
|   CARRY4                 |    <0.001 |       36 |      8150 |            0.44 |
|   F7/F8 Muxes            |    <0.001 |        4 |     32600 |            0.01 |
|   Others                 |     0.000 |       47 |       --- |             --- |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
| Signals                  |     0.002 |      711 |       --- |             --- |
| Block RAM                |    <0.001 |        2 |        50 |            4.00 |
| I/O                      |    <0.001 |       45 |       106 |           42.45 |
| Static Power             |     0.069 |          |           |                 |
| Total                    |     0.075 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.016 |       0.006 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------+-----------+
| Name                                                      | Power (W) |
+-----------------------------------------------------------+-----------+
| Super_top_level                                           |     0.006 |
|   Divisor_de_clock_i                                      |     0.001 |
|   Top_deslocador_i                                        |    <0.001 |
|     processor                                             |    <0.001 |
|       active_interrupt_lut                                |    <0.001 |
|       address_loop[0].output_data.pc_vector_mux_lut       |     0.000 |
|       address_loop[10].output_data.pc_vector_mux_lut      |     0.000 |
|       address_loop[2].output_data.pc_vector_mux_lut       |     0.000 |
|       address_loop[4].output_data.pc_vector_mux_lut       |     0.000 |
|       address_loop[6].output_data.pc_vector_mux_lut       |     0.000 |
|       address_loop[8].output_data.pc_vector_mux_lut       |     0.000 |
|       alu_decode0_lut                                     |     0.000 |
|       alu_decode1_lut                                     |     0.000 |
|       alu_decode2_lut                                     |     0.000 |
|       carry_flag_lut                                      |     0.000 |
|       data_path_loop[0].arith_logical_lut                 |     0.000 |
|       data_path_loop[0].lsb_shift_rotate.shift_rotate_lut |     0.000 |
|       data_path_loop[0].output_data.sy_kk_mux_lut         |     0.000 |
|       data_path_loop[0].second_operand.out_port_lut       |     0.000 |
|       data_path_loop[0].small_spm.small_spm_ram.spm_ram   |     0.000 |
|       data_path_loop[1].arith_logical_lut                 |     0.000 |
|       data_path_loop[2].arith_logical_lut                 |     0.000 |
|       data_path_loop[2].mid_shift_rotate.shift_rotate_lut |     0.000 |
|       data_path_loop[2].output_data.sy_kk_mux_lut         |     0.000 |
|       data_path_loop[2].second_operand.out_port_lut       |     0.000 |
|       data_path_loop[3].arith_logical_lut                 |     0.000 |
|       data_path_loop[4].arith_logical_lut                 |     0.000 |
|       data_path_loop[4].mid_shift_rotate.shift_rotate_lut |     0.000 |
|       data_path_loop[4].output_data.sy_kk_mux_lut         |     0.000 |
|       data_path_loop[4].second_operand.out_port_lut       |     0.000 |
|       data_path_loop[4].small_spm.small_spm_ram.spm_ram   |     0.000 |
|       data_path_loop[5].arith_logical_lut                 |     0.000 |
|       data_path_loop[6].arith_logical_lut                 |     0.000 |
|       data_path_loop[6].msb_shift_rotate.shift_rotate_lut |     0.000 |
|       data_path_loop[6].output_data.sy_kk_mux_lut         |     0.000 |
|       data_path_loop[6].second_operand.out_port_lut       |     0.000 |
|       data_path_loop[7].arith_logical_lut                 |     0.000 |
|       int_enable_type_lut                                 |     0.000 |
|       lower_reg_banks                                     |     0.000 |
|       move_type_lut                                       |     0.000 |
|       pc_mode1_lut                                        |     0.000 |
|       push_pop_lut                                        |     0.000 |
|       register_enable_lut                                 |    <0.001 |
|       register_enable_type_lut                            |     0.000 |
|       reset_lut                                           |    <0.001 |
|       stack_ram_high                                      |     0.000 |
|       stack_ram_low                                       |    <0.001 |
|       t_state_lut                                         |    <0.001 |
|       upper_reg_banks                                     |     0.000 |
|       use_zero_flag_lut                                   |     0.000 |
|     program_rom                                           |    <0.001 |
|   Top_multiplicador_i                                     |     0.004 |
|     processor                                             |     0.003 |
|       active_interrupt_lut                                |    <0.001 |
|       address_loop[0].output_data.pc_vector_mux_lut       |    <0.001 |
|       address_loop[10].output_data.pc_vector_mux_lut      |    <0.001 |
|       address_loop[2].output_data.pc_vector_mux_lut       |    <0.001 |
|       address_loop[4].output_data.pc_vector_mux_lut       |    <0.001 |
|       address_loop[6].output_data.pc_vector_mux_lut       |    <0.001 |
|       address_loop[8].output_data.pc_vector_mux_lut       |    <0.001 |
|       alu_decode0_lut                                     |    <0.001 |
|       alu_decode1_lut                                     |    <0.001 |
|       alu_decode2_lut                                     |    <0.001 |
|       carry_flag_lut                                      |    <0.001 |
|       data_path_loop[0].arith_logical_lut                 |    <0.001 |
|       data_path_loop[0].lsb_shift_rotate.shift_rotate_lut |    <0.001 |
|       data_path_loop[0].output_data.sy_kk_mux_lut         |    <0.001 |
|       data_path_loop[0].second_operand.out_port_lut       |    <0.001 |
|       data_path_loop[0].small_spm.small_spm_ram.spm_ram   |    <0.001 |
|       data_path_loop[1].arith_logical_lut                 |    <0.001 |
|       data_path_loop[2].arith_logical_lut                 |    <0.001 |
|       data_path_loop[2].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|       data_path_loop[2].output_data.sy_kk_mux_lut         |    <0.001 |
|       data_path_loop[2].second_operand.out_port_lut       |    <0.001 |
|       data_path_loop[3].arith_logical_lut                 |    <0.001 |
|       data_path_loop[4].arith_logical_lut                 |    <0.001 |
|       data_path_loop[4].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|       data_path_loop[4].output_data.sy_kk_mux_lut         |    <0.001 |
|       data_path_loop[4].second_operand.out_port_lut       |    <0.001 |
|       data_path_loop[4].small_spm.small_spm_ram.spm_ram   |    <0.001 |
|       data_path_loop[5].arith_logical_lut                 |    <0.001 |
|       data_path_loop[6].arith_logical_lut                 |    <0.001 |
|       data_path_loop[6].msb_shift_rotate.shift_rotate_lut |    <0.001 |
|       data_path_loop[6].output_data.sy_kk_mux_lut         |    <0.001 |
|       data_path_loop[6].second_operand.out_port_lut       |    <0.001 |
|       data_path_loop[7].arith_logical_lut                 |    <0.001 |
|       int_enable_type_lut                                 |    <0.001 |
|       lower_reg_banks                                     |    <0.001 |
|       move_type_lut                                       |    <0.001 |
|       pc_mode1_lut                                        |    <0.001 |
|       push_pop_lut                                        |    <0.001 |
|       register_enable_lut                                 |    <0.001 |
|       register_enable_type_lut                            |    <0.001 |
|       reset_lut                                           |    <0.001 |
|       stack_ram_high                                      |    <0.001 |
|       stack_ram_low                                       |    <0.001 |
|       t_state_lut                                         |    <0.001 |
|       upper_reg_banks                                     |    <0.001 |
|       use_zero_flag_lut                                   |    <0.001 |
|     program_rom                                           |    <0.001 |
|   display_i                                               |    <0.001 |
+-----------------------------------------------------------+-----------+


