	(primitive_def PHASER_IN 31 47
		(pin COUNTERLOADEN COUNTERLOADEN input)
		(pin COUNTERLOADVAL5 COUNTERLOADVAL5 input)
		(pin COUNTERLOADVAL4 COUNTERLOADVAL4 input)
		(pin COUNTERLOADVAL3 COUNTERLOADVAL3 input)
		(pin COUNTERLOADVAL2 COUNTERLOADVAL2 input)
		(pin COUNTERLOADVAL1 COUNTERLOADVAL1 input)
		(pin COUNTERLOADVAL0 COUNTERLOADVAL0 input)
		(pin COUNTERREADEN COUNTERREADEN input)
		(pin COUNTERREADVAL5 COUNTERREADVAL5 output)
		(pin COUNTERREADVAL4 COUNTERREADVAL4 output)
		(pin COUNTERREADVAL3 COUNTERREADVAL3 output)
		(pin COUNTERREADVAL2 COUNTERREADVAL2 output)
		(pin COUNTERREADVAL1 COUNTERREADVAL1 output)
		(pin COUNTERREADVAL0 COUNTERREADVAL0 output)
		(pin DIVIDERST DIVIDERST input)
		(pin EDGEADV EDGEADV input)
		(pin FINEENABLE FINEENABLE input)
		(pin FINEINC FINEINC input)
		(pin FINEOVERFLOW FINEOVERFLOW output)
		(pin FREQREFCLK FREQREFCLK input)
		(pin ICLK ICLK output)
		(pin ICLKDIV ICLKDIV output)
		(pin MEMREFCLK MEMREFCLK input)
		(pin PHASEREFCLK PHASEREFCLK input)
		(pin RANKSEL1 RANKSEL1 input)
		(pin RANKSEL0 RANKSEL0 input)
		(pin RCLK RCLK output)
		(pin RST RST input)
		(pin SYNCIN SYNCIN input)
		(pin SYSCLK SYSCLK input)
		(pin ISERDESRST ISERDESRST output)
		(element CLKOUT_DIV 0
			(cfg 4 2 3 5 6 7 8 9 10 11 12 13 14 15 16)
		)
		(element CTL_MODE 0
			(cfg HARD SOFT)
		)
		(element DQS_BIAS_MODE 0
			(cfg FALSE TRUE)
		)
		(element EN_ISERDES_RST 0
			(cfg FALSE TRUE)
		)
		(element EN_TEST_RING 0
			(cfg FALSE TRUE)
		)
		(element FREQ_REF_DIV 0
			(cfg NONE DIV2 DIV4)
		)
		(element HALF_CYCLE_ADJ 0
			(cfg FALSE TRUE)
		)
		(element ICLK_TO_RCLK_BYPASS 0
			(cfg TRUE FALSE)
		)
		(element OUTPUT_CLK_SRC 0
			(cfg PHASE_REF DELAYED_MEM_REF DELAYED_PHASE_REF DELAYED_REF FREQ_REF MEM_REF)
		)
		(element PD_REVERSE 0
			(cfg 4 1 2 3 5 6 7 8)
		)
		(element PHASER_IN_EN 0
			(cfg TRUE FALSE)
		)
		(element STG1_PD_UPDATE 0
			(cfg 2 3 4 5 6 7 8 9)
		)
		(element SYNC_IN_DIV_RST 0
			(cfg FALSE TRUE)
		)
		(element UPDATE_NONACTIVE 0
			(cfg FALSE TRUE)
		)
		(element COUNTERLOADEN 1
			(pin COUNTERLOADEN output)
			(conn COUNTERLOADEN COUNTERLOADEN ==> PHASER_IN COUNTERLOADEN)
		)
		(element COUNTERLOADVAL0 1
			(pin COUNTERLOADVAL0 output)
			(conn COUNTERLOADVAL0 COUNTERLOADVAL0 ==> PHASER_IN COUNTERLOADVAL0)
		)
		(element COUNTERLOADVAL1 1
			(pin COUNTERLOADVAL1 output)
			(conn COUNTERLOADVAL1 COUNTERLOADVAL1 ==> PHASER_IN COUNTERLOADVAL1)
		)
		(element COUNTERLOADVAL2 1
			(pin COUNTERLOADVAL2 output)
			(conn COUNTERLOADVAL2 COUNTERLOADVAL2 ==> PHASER_IN COUNTERLOADVAL2)
		)
		(element COUNTERLOADVAL3 1
			(pin COUNTERLOADVAL3 output)
			(conn COUNTERLOADVAL3 COUNTERLOADVAL3 ==> PHASER_IN COUNTERLOADVAL3)
		)
		(element COUNTERLOADVAL4 1
			(pin COUNTERLOADVAL4 output)
			(conn COUNTERLOADVAL4 COUNTERLOADVAL4 ==> PHASER_IN COUNTERLOADVAL4)
		)
		(element COUNTERLOADVAL5 1
			(pin COUNTERLOADVAL5 output)
			(conn COUNTERLOADVAL5 COUNTERLOADVAL5 ==> PHASER_IN COUNTERLOADVAL5)
		)
		(element COUNTERREADEN 1
			(pin COUNTERREADEN output)
			(conn COUNTERREADEN COUNTERREADEN ==> PHASER_IN COUNTERREADEN)
		)
		(element COUNTERREADVAL0 1
			(pin COUNTERREADVAL0 input)
			(conn COUNTERREADVAL0 COUNTERREADVAL0 <== PHASER_IN COUNTERREADVAL0)
		)
		(element COUNTERREADVAL1 1
			(pin COUNTERREADVAL1 input)
			(conn COUNTERREADVAL1 COUNTERREADVAL1 <== PHASER_IN COUNTERREADVAL1)
		)
		(element COUNTERREADVAL2 1
			(pin COUNTERREADVAL2 input)
			(conn COUNTERREADVAL2 COUNTERREADVAL2 <== PHASER_IN COUNTERREADVAL2)
		)
		(element COUNTERREADVAL3 1
			(pin COUNTERREADVAL3 input)
			(conn COUNTERREADVAL3 COUNTERREADVAL3 <== PHASER_IN COUNTERREADVAL3)
		)
		(element COUNTERREADVAL4 1
			(pin COUNTERREADVAL4 input)
			(conn COUNTERREADVAL4 COUNTERREADVAL4 <== PHASER_IN COUNTERREADVAL4)
		)
		(element COUNTERREADVAL5 1
			(pin COUNTERREADVAL5 input)
			(conn COUNTERREADVAL5 COUNTERREADVAL5 <== PHASER_IN COUNTERREADVAL5)
		)
		(element DIVIDERST 1
			(pin DIVIDERST output)
			(conn DIVIDERST DIVIDERST ==> PHASER_IN DIVIDERST)
		)
		(element EDGEADV 1
			(pin EDGEADV output)
			(conn EDGEADV EDGEADV ==> PHASER_IN EDGEADV)
		)
		(element FINEENABLE 1
			(pin FINEENABLE output)
			(conn FINEENABLE FINEENABLE ==> PHASER_IN FINEENABLE)
		)
		(element FINEINC 1
			(pin FINEINC output)
			(conn FINEINC FINEINC ==> PHASER_IN FINEINC)
		)
		(element FINEOVERFLOW 1
			(pin FINEOVERFLOW input)
			(conn FINEOVERFLOW FINEOVERFLOW <== PHASER_IN FINEOVERFLOW)
		)
		(element FREQREFCLK 1
			(pin FREQREFCLK output)
			(conn FREQREFCLK FREQREFCLK ==> PHASER_IN FREQREFCLK)
		)
		(element ICLK 1
			(pin ICLK input)
			(conn ICLK ICLK <== PHASER_IN ICLK)
		)
		(element ICLKDIV 1
			(pin ICLKDIV input)
			(conn ICLKDIV ICLKDIV <== PHASER_IN ICLKDIV)
		)
		(element ISERDESRST 1
			(pin ISERDESRST input)
			(conn ISERDESRST ISERDESRST <== PHASER_IN ISERDESRST)
		)
		(element MEMREFCLK 1
			(pin MEMREFCLK output)
			(conn MEMREFCLK MEMREFCLK ==> PHASER_IN MEMREFCLK)
		)
		(element PHASEREFCLK 1
			(pin PHASEREFCLK output)
			(conn PHASEREFCLK PHASEREFCLK ==> PHASER_IN PHASEREFCLK)
		)
		(element RANKSEL0 1
			(pin RANKSEL0 output)
			(conn RANKSEL0 RANKSEL0 ==> PHASER_IN RANKSEL0)
		)
		(element RANKSEL1 1
			(pin RANKSEL1 output)
			(conn RANKSEL1 RANKSEL1 ==> PHASER_IN RANKSEL1)
		)
		(element RCLK 1
			(pin RCLK input)
			(conn RCLK RCLK <== PHASER_IN RCLK)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST)
			(conn RST RST ==> RSTINV RST_B)
		)
		(element RSTINV 3
			(pin OUT output)
			(pin RST input)
			(pin RST_B input)
			(cfg RST RST_B)
			(conn RSTINV OUT ==> PHASER_IN RST)
			(conn RSTINV RST <== RST RST)
			(conn RSTINV RST_B <== RST RST)
		)
		(element SYNCIN 1
			(pin SYNCIN output)
			(conn SYNCIN SYNCIN ==> PHASER_IN SYNCIN)
		)
		(element SYSCLK 1
			(pin SYSCLK output)
			(conn SYSCLK SYSCLK ==> PHASER_IN SYSCLK)
		)
		(element PHASER_IN 31 # BEL
			(pin COUNTERLOADEN input)
			(pin COUNTERLOADVAL0 input)
			(pin COUNTERLOADVAL1 input)
			(pin COUNTERLOADVAL2 input)
			(pin COUNTERLOADVAL3 input)
			(pin COUNTERLOADVAL4 input)
			(pin COUNTERLOADVAL5 input)
			(pin COUNTERREADEN input)
			(pin COUNTERREADVAL0 output)
			(pin COUNTERREADVAL1 output)
			(pin COUNTERREADVAL2 output)
			(pin COUNTERREADVAL3 output)
			(pin COUNTERREADVAL4 output)
			(pin COUNTERREADVAL5 output)
			(pin DIVIDERST input)
			(pin EDGEADV input)
			(pin FINEENABLE input)
			(pin FINEINC input)
			(pin FINEOVERFLOW output)
			(pin FREQREFCLK input)
			(pin ICLK output)
			(pin ICLKDIV output)
			(pin ISERDESRST output)
			(pin MEMREFCLK input)
			(pin PHASEREFCLK input)
			(pin RANKSEL0 input)
			(pin RANKSEL1 input)
			(pin RCLK output)
			(pin RST input)
			(pin SYNCIN input)
			(pin SYSCLK input)
			(conn PHASER_IN COUNTERREADVAL0 ==> COUNTERREADVAL0 COUNTERREADVAL0)
			(conn PHASER_IN COUNTERREADVAL1 ==> COUNTERREADVAL1 COUNTERREADVAL1)
			(conn PHASER_IN COUNTERREADVAL2 ==> COUNTERREADVAL2 COUNTERREADVAL2)
			(conn PHASER_IN COUNTERREADVAL3 ==> COUNTERREADVAL3 COUNTERREADVAL3)
			(conn PHASER_IN COUNTERREADVAL4 ==> COUNTERREADVAL4 COUNTERREADVAL4)
			(conn PHASER_IN COUNTERREADVAL5 ==> COUNTERREADVAL5 COUNTERREADVAL5)
			(conn PHASER_IN FINEOVERFLOW ==> FINEOVERFLOW FINEOVERFLOW)
			(conn PHASER_IN ICLK ==> ICLK ICLK)
			(conn PHASER_IN ICLKDIV ==> ICLKDIV ICLKDIV)
			(conn PHASER_IN ISERDESRST ==> ISERDESRST ISERDESRST)
			(conn PHASER_IN RCLK ==> RCLK RCLK)
			(conn PHASER_IN COUNTERLOADEN <== COUNTERLOADEN COUNTERLOADEN)
			(conn PHASER_IN COUNTERLOADVAL0 <== COUNTERLOADVAL0 COUNTERLOADVAL0)
			(conn PHASER_IN COUNTERLOADVAL1 <== COUNTERLOADVAL1 COUNTERLOADVAL1)
			(conn PHASER_IN COUNTERLOADVAL2 <== COUNTERLOADVAL2 COUNTERLOADVAL2)
			(conn PHASER_IN COUNTERLOADVAL3 <== COUNTERLOADVAL3 COUNTERLOADVAL3)
			(conn PHASER_IN COUNTERLOADVAL4 <== COUNTERLOADVAL4 COUNTERLOADVAL4)
			(conn PHASER_IN COUNTERLOADVAL5 <== COUNTERLOADVAL5 COUNTERLOADVAL5)
			(conn PHASER_IN COUNTERREADEN <== COUNTERREADEN COUNTERREADEN)
			(conn PHASER_IN DIVIDERST <== DIVIDERST DIVIDERST)
			(conn PHASER_IN EDGEADV <== EDGEADV EDGEADV)
			(conn PHASER_IN FINEENABLE <== FINEENABLE FINEENABLE)
			(conn PHASER_IN FINEINC <== FINEINC FINEINC)
			(conn PHASER_IN FREQREFCLK <== FREQREFCLK FREQREFCLK)
			(conn PHASER_IN MEMREFCLK <== MEMREFCLK MEMREFCLK)
			(conn PHASER_IN PHASEREFCLK <== PHASEREFCLK PHASEREFCLK)
			(conn PHASER_IN RANKSEL0 <== RANKSEL0 RANKSEL0)
			(conn PHASER_IN RANKSEL1 <== RANKSEL1 RANKSEL1)
			(conn PHASER_IN RST <== RSTINV OUT)
			(conn PHASER_IN SYNCIN <== SYNCIN SYNCIN)
			(conn PHASER_IN SYSCLK <== SYSCLK SYSCLK)
		)
	)