============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 24 2019  09:21:05 pm
  Module:                 FME_PIPE_6
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                      Type          Fanout  Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clock_name)            launch                                           0 R 
U_crtl
  estado_atual_reg[0]/CP                                         0             0 R 
  estado_atual_reg[0]/QN      HS65_LS_DFPRQNX18       1  13.0   39  +158     158 R 
  g300/A                                                              +0     158   
  g300/Z                      HS65_LS_CNIVX34         3  27.7   30   +38     196 F 
  g201/B                                                              +0     196   
  g201/Z                      HS65_LS_NAND2X43        1  27.5   28   +28     224 R 
  g200/A                                                              +0     225   
  g200/Z                      HS65_LS_CNIVX82        12  71.2   28   +33     258 F 
U_crtl/inp_source 
g1898/A                                                               +0     258   
g1898/Z                       HS65_LS_BFX142          3  83.8   22   +56     313 F 
g1890/A                                                               +0     314   
g1890/Z                       HS65_LS_BFX284         15 179.0   22   +52     366 F 
g1889/A                                                               +0     366   
g1889/Z                       HS65_LS_IVX142         10  60.6   20   +22     388 R 
g1574/B                                                               +0     388   
g1574/Z                       HS65_LS_NAND2X21        1  12.4   31   +29     417 F 
g1443/B                                                               +0     417   
g1443/Z                       HS65_LS_NAND2X29        1  12.7   23   +25     442 R 
U_inter/linha[2][0] 
  fopt1236/A                                                          +0     442   
  fopt1236/Z                  HS65_LS_BFX106          7  55.8   23   +47     489 R 
  PUs[7].U_F6_U_4_U_S0_add_18_10/B[0] 
    g270/B0                                                           +0     489   
    g270/CO                   HS65_LS_HA1X27          2  17.5   32   +69     558 R 
    g269/A                                                            +0     558   
    g269/Z                    HS65_LS_NAND2X29        1  12.4   25   +34     592 F 
    g267/B                                                            +0     592   
    g267/Z                    HS65_LS_NAND2X29        2  24.0   36   +29     621 R 
    g263/A                                                            +0     621   
    g263/Z                    HS65_LS_IVX53           4  35.8   23   +31     653 F 
    g255/B                                                            +0     653   
    g255/Z                    HS65_LS_OAI12X18        1  11.6   45   +37     690 R 
    g253/B                                                            +0     690   
    g253/Z                    HS65_LS_XOR2X35         7  57.8   52  +104     793 F 
  PUs[7].U_F6_U_4_U_S0_add_18_10/Z[5] 
  addinc_PUs[7].U_F6_U_4_U_S1_add_18_16/A[5] 
    g364/B                                                            +0     794   
    g364/Z                    HS65_LS_NOR2X50         3  31.7   44   +46     840 R 
    g326/B                                                            +0     840   
    g326/Z                    HS65_LS_OAI12X24        3  24.2   46   +47     886 F 
    fopt374/A                                                         +0     886   
    fopt374/Z                 HS65_LS_IVX7            1   7.3   46   +48     935 R 
    g315/B                                                            +0     935   
    g315/Z                    HS65_LS_NAND2X14        1   7.7   32   +39     974 F 
    g312/B                                                            +0     974   
    g312/Z                    HS65_LS_XOR2X18         2   8.4   28   +77    1052 F 
  addinc_PUs[7].U_F6_U_4_U_S1_add_18_16/Z[6] 
  PUs[7].U_F6_U_S12_add_41_16/B[6] 
    g426/B                                                            +0    1052   
    g426/Z                    HS65_LS_OR2X18          4  17.2   35   +79    1131 F 
    g371/D                                                            +0    1131   
    g371/Z                    HS65_LS_OA112X18        1  15.2   34   +71    1202 F 
    g367/A                                                            +0    1203   
    g367/Z                    HS65_LS_NOR2X38         3  22.4   39   +43    1246 R 
    g366/A                                                            +0    1246   
    g366/Z                    HS65_LS_IVX18           1  12.4   24   +33    1279 F 
    g362/B                                                            +0    1279   
    g362/Z                    HS65_LS_NAND3AX25       1  11.8   27   +26    1305 R 
    g356/D                                                            +0    1305   
    g356/Z                    HS65_LS_OAI112X22       1  13.9   52   +57    1362 F 
    g346/S0                                                           +0    1362   
    g346/Z                    HS65_LS_MUXI21X15       1   3.8   26   +60    1422 F 
  PUs[7].U_F6_U_S12_add_41_16/Z[13] 
  PUs[7].U_F6_U_p11/input[13] 
    output_reg[13]/D     <<<  HS65_LS_DFPQX18                         +0    1422   
    output_reg[13]/CP         setup                              0   +88    1510 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)            capture                                       1610 R 
                              adjustments                           -100    1510   
-----------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[0]/CP
End-point    : U_inter/PUs[7].U_F6_U_p11/output_reg[13]/D
