Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon May  6 19:16:04 2024
| Host         : JACK running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -hierarchical -file /root/Desktop/Projects/bambu_examples/mm_float/mm_float_synth_XSIM/HLS_output//Synthesis/vivado_flow_1/post_opt_design_util_hier.rpt
| Design       : mm
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Optimized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------+-----------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                       Instance                      |                  Module                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------------------+-----------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| mm                                                  |                                   (top) |       1874 |       1874 |       0 |    0 | 1268 |      0 |      0 |          9 |
|   (mm)                                              |                                   (top) |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|   _mm_i0                                            |                                     _mm |       1874 |       1874 |       0 |    0 | 1268 |      0 |      0 |          9 |
|     Controller_i                                    |                           controller_mm |        138 |        138 |       0 |    0 |   21 |      0 |      0 |          0 |
|     Datapath_i                                      |                             datapath_mm |       1736 |       1736 |       0 |    0 | 1246 |      0 |      0 |          9 |
|       MUX_717_reg_1_0_0_0                           |                                MUX_GATE |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|       MUX_757_reg_135_0_0_0                         |                              MUX_GATE_0 |         13 |         13 |       0 |    0 |    0 |      0 |      0 |          0 |
|       MUX_761_reg_16_0_1_0                          |                              MUX_GATE_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       MUX_762_reg_17_0_0_0                          |                              MUX_GATE_2 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|       MUX_763_reg_18_0_0_0                          |                              MUX_GATE_3 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|       MUX_84___float32_to_float64_ieee_564_i0_0_0_0 |                              MUX_GATE_4 |         12 |         12 |       0 |    0 |    0 |      0 |      0 |          0 |
|       __float32_to_float64_ieee_564_i0              |               __float32_to_float64_ieee |         27 |         27 |       0 |    0 |    0 |      0 |      0 |          0 |
|         Datapath_i                                  |  datapath___float32_to_float64_ieee_135 |         27 |         27 |       0 |    0 |    0 |      0 |      0 |          0 |
|           fu___float32_to_float64_ieee_22829_37740  |                     ui_cond_expr_FU_136 |         27 |         27 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_33830                             |             __float32_to_float64_ieee_5 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|         Datapath_i                                  |      datapath___float32_to_float64_ieee |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|           fu___float32_to_float64_ieee_22829_37740  |                         ui_cond_expr_FU |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_33873                             |                 ui_pointer_plus_expr_FU |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_33954                             |            plus_expr_FU__parameterized0 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_34002                             |               ui_pointer_plus_expr_FU_6 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_34011                             |           ui_ne_expr_FU__parameterized0 |          7 |          7 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_34013                             |           ui_ne_expr_FU__parameterized1 |         11 |         11 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_34015                             |           ui_ne_expr_FU__parameterized2 |         10 |         10 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_34017                             |         ui_ne_expr_FU__parameterized0_7 |          7 |          7 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_34019                             |                              ne_expr_FU |         11 |         11 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_34021                             |         ui_ne_expr_FU__parameterized0_8 |          7 |          7 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_37426                             |                         ui_plus_expr_FU |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_37445                             |         ui_plus_expr_FU__parameterized0 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_37458                             |                       ui_plus_expr_FU_9 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_37475                             |      ui_plus_expr_FU__parameterized0_10 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_37492                             |      ui_plus_expr_FU__parameterized0_11 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_37507                             |      ui_plus_expr_FU__parameterized0_12 |         30 |         30 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42437                             |                           ui_eq_expr_FU |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42443                             |           ui_eq_expr_FU__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42446                             |           ui_ne_expr_FU__parameterized3 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42455                             |                        ui_eq_expr_FU_13 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42461                             |        ui_eq_expr_FU__parameterized1_14 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42544                             |                 ui_ternary_plus_expr_FU |          9 |          9 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42583                             |                         ui_mult_expr_FU |         47 |         47 |       0 |    0 |    0 |      0 |      0 |          3 |
|       fu_mm_33779_42592                             |         ui_mult_expr_FU__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|       fu_mm_33779_42595                             |         ui_plus_expr_FU__parameterized1 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42604                             |         ui_mult_expr_FU__parameterized1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          1 |
|       fu_mm_33779_42607                             |         ui_plus_expr_FU__parameterized2 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42613                             |         ui_mult_expr_FU__parameterized2 |         10 |         10 |       0 |    0 |    0 |      0 |      0 |          2 |
|       fu_mm_33779_42616                             | ui_ternary_plus_expr_FU__parameterized0 |         23 |         23 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42676                             |      ui_lshift_expr_FU__parameterized15 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42694                             |      ui_lshift_expr_FU__parameterized16 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42721                             |           ui_ne_expr_FU__parameterized4 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42730                             |             lut_expr_FU__parameterized3 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42736                             |         ui_plus_expr_FU__parameterized4 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42739                             |           ui_eq_expr_FU__parameterized2 |         21 |         21 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42748                             |                        ui_eq_expr_FU_15 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42799                             |             lut_expr_FU__parameterized6 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42811                             |          lut_expr_FU__parameterized6_16 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42829                             |             lut_expr_FU__parameterized7 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42847                             |             lut_expr_FU__parameterized8 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42859                             |         ui_cond_expr_FU__parameterized3 |         38 |         38 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42878                             |                           ui_lt_expr_FU |         50 |         50 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42893                             |     ui_bit_and_expr_FU__parameterized21 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42899                             |  ui_bit_and_expr_FU__parameterized21_17 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42902                             |      ui_bit_ior_expr_FU__parameterized8 |         20 |         20 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42905                             |  ui_bit_and_expr_FU__parameterized21_18 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42908                             |  ui_bit_and_expr_FU__parameterized21_19 |         10 |         10 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42911                             |   ui_bit_ior_expr_FU__parameterized8_20 |         33 |         33 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42967                             |        ui_ne_expr_FU__parameterized3_21 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42970                             |        ui_ne_expr_FU__parameterized3_22 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42973                             |                        ui_eq_expr_FU_23 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42976                             |                        ui_eq_expr_FU_24 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_42985                             |                        ui_minus_expr_FU |        107 |        107 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43057                             |      ui_lshift_expr_FU__parameterized22 |         10 |         10 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43078                             |        ui_ne_expr_FU__parameterized4_25 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43081                             |      ui_rshift_expr_FU__parameterized21 |         96 |         96 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43099                             |         ui_plus_expr_FU__parameterized5 |         50 |         50 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43150                             |                        ui_eq_expr_FU_26 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43186                             |           ui_eq_expr_FU__parameterized4 |          9 |          9 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43201                             |         ui_cond_expr_FU__parameterized6 |         23 |         23 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43342                             |         ui_cond_expr_FU__parameterized7 |         47 |         47 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43456                             |          lut_expr_FU__parameterized6_27 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43507                             |      ui_cond_expr_FU__parameterized7_28 |         51 |         51 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43672                             |         ui_cond_expr_FU__parameterized8 |         52 |         52 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43686                             |           ui_lt_expr_FU__parameterized0 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43698                             |                   ui_ternary_pm_expr_FU |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43797                             |          lut_expr_FU__parameterized6_29 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43854                             |          lut_expr_FU__parameterized6_30 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43866                             |            lut_expr_FU__parameterized10 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43910                             |              eq_expr_FU__parameterized0 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43922                             |           ui_ne_expr_FU__parameterized5 |          7 |          7 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43961                             |                              gt_expr_FU |          5 |          5 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_43964                             |              eq_expr_FU__parameterized1 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44006                             |        ui_ne_expr_FU__parameterized3_31 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44052                             |                           ui_gt_expr_FU |         15 |         15 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44055                             |         ui_plus_expr_FU__parameterized8 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44109                             |            lut_expr_FU__parameterized14 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44115                             |          lut_expr_FU__parameterized6_32 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44134                             |      ui_plus_expr_FU__parameterized8_33 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44221                             |         ui_plus_expr_FU__parameterized9 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44722                             |            lut_expr_FU__parameterized16 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44725                             |         lut_expr_FU__parameterized10_34 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44744                             |          lut_expr_FU__parameterized6_35 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44751                             |          lut_expr_FU__parameterized3_36 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44776                             |          lut_expr_FU__parameterized6_37 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44793                             |         lut_expr_FU__parameterized10_38 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44797                             |          lut_expr_FU__parameterized6_39 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44806                             |         lut_expr_FU__parameterized10_40 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44809                             |          lut_expr_FU__parameterized6_41 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44823                             |            lut_expr_FU__parameterized18 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44829                             |         lut_expr_FU__parameterized18_42 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44835                             |          lut_expr_FU__parameterized6_43 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44838                             |         lut_expr_FU__parameterized18_44 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44844                             |         lut_expr_FU__parameterized18_45 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44850                             |          lut_expr_FU__parameterized6_46 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44854                             |         lut_expr_FU__parameterized10_47 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44860                             |         lut_expr_FU__parameterized10_48 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44867                             |          lut_expr_FU__parameterized6_49 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44870                             |         lut_expr_FU__parameterized10_50 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44876                             |         lut_expr_FU__parameterized10_51 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44882                             |          lut_expr_FU__parameterized6_52 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       fu_mm_33779_44938                             |            lut_expr_FU__parameterized20 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          0 |
|       reg_0                                         |                             register_SE |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|       reg_1                                         |                          register_SE_53 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|       reg_100                                       |                            register_STD |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_101                                       |                         register_STD_54 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_102                                       |                         register_STD_55 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_103                                       |                         register_STD_56 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_104                                       |                         register_STD_57 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_105                                       |                         register_STD_58 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_106                                       |                         register_STD_59 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_107                                       |                         register_STD_60 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_109                                       |                         register_STD_61 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_11                                        |             register_SE__parameterized0 |          0 |          0 |       0 |    0 |   30 |      0 |      0 |          0 |
|       reg_111                                       |            register_STD__parameterized0 |          6 |          6 |       0 |    0 |   30 |      0 |      0 |          0 |
|       reg_112                                       |                         register_STD_62 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_113                                       |                         register_STD_63 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_114                                       |            register_STD__parameterized1 |          6 |          6 |       0 |    0 |   12 |      0 |      0 |          0 |
|       reg_115                                       |                          register_SE_64 |         14 |         14 |       0 |    0 |   12 |      0 |      0 |          0 |
|       reg_116                                       |                          register_SE_65 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_117                                       |                          register_SE_66 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_119                                       |            register_STD__parameterized2 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_12                                        |                          register_SE_67 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|       reg_121                                       |                         register_STD_68 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_122                                       |                         register_STD_69 |         23 |         23 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_123                                       |                         register_STD_70 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_124                                       |         register_STD__parameterized1_71 |          0 |          0 |       0 |    0 |    9 |      0 |      0 |          0 |
|       reg_125                                       |             register_SE__parameterized1 |          2 |          2 |       0 |    0 |    7 |      0 |      0 |          0 |
|       reg_126                                       |                         register_STD_72 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_127                                       |                         register_STD_73 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_128                                       |                         register_STD_74 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_129                                       |            register_STD__parameterized3 |          1 |          1 |       0 |    0 |   25 |      0 |      0 |          0 |
|       reg_13                                        |                          register_SE_75 |          0 |          0 |       0 |    0 |   30 |      0 |      0 |          0 |
|       reg_132                                       |          register_SE__parameterized1_76 |          5 |          5 |       0 |    0 |    7 |      0 |      0 |          0 |
|       reg_133                                       |             register_SE__parameterized2 |          6 |          6 |       0 |    0 |    9 |      0 |      0 |          0 |
|       reg_134                                       |         register_STD__parameterized3_77 |          0 |          0 |       0 |    0 |   25 |      0 |      0 |          0 |
|       reg_135                                       |                          register_SE_78 |          8 |          8 |       0 |    0 |   25 |      0 |      0 |          0 |
|       reg_136                                       |                          register_SE_79 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|       reg_14                                        |                          register_SE_80 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|       reg_15                                        |                          register_SE_81 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|       reg_16                                        |                          register_SE_82 |         67 |         67 |       0 |    0 |   32 |      0 |      0 |          0 |
|       reg_17                                        |                          register_SE_83 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|       reg_18                                        |                          register_SE_84 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|       reg_19                                        |                          register_SE_85 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|       reg_2                                         |                          register_SE_86 |         63 |         63 |       0 |    0 |   32 |      0 |      0 |          0 |
|       reg_20                                        |          register_SE__parameterized0_87 |          0 |          0 |       0 |    0 |   30 |      0 |      0 |          0 |
|       reg_21                                        |             register_SE__parameterized3 |          8 |          8 |       0 |    0 |   33 |      0 |      0 |          0 |
|       reg_23                                        |          register_SE__parameterized3_88 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_28                                        |          register_SE__parameterized2_89 |          0 |          0 |       0 |    0 |   13 |      0 |      0 |          0 |
|       reg_3                                         |                          register_SE_90 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|       reg_35                                        |             register_SE__parameterized5 |         34 |         34 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_36                                        |          register_SE__parameterized5_91 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_37                                        |          register_SE__parameterized5_92 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_38                                        |          register_SE__parameterized3_93 |         18 |         18 |       0 |    0 |    3 |      0 |      0 |          0 |
|       reg_4                                         |          register_SE__parameterized5_94 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_43                                        |          register_SE__parameterized5_95 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_44                                        |          register_SE__parameterized5_96 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_45                                        |         register_STD__parameterized2_97 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|       reg_46                                        |            register_STD__parameterized5 |          0 |          0 |       0 |    0 |   17 |      0 |      0 |          1 |
|       reg_47                                        |         register_STD__parameterized5_98 |          0 |          0 |       0 |    0 |   17 |      0 |      0 |          1 |
|       reg_48                                        |             register_SE__parameterized6 |          0 |          0 |       0 |    0 |   17 |      0 |      0 |          0 |
|       reg_49                                        |         register_STD__parameterized2_99 |          0 |          0 |       0 |    0 |   16 |      0 |      0 |          0 |
|       reg_5                                         |         register_SE__parameterized5_100 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_50                                        |            register_STD__parameterized6 |          0 |          0 |       0 |    0 |   22 |      0 |      0 |          0 |
|       reg_51                                        |            register_STD__parameterized4 |          0 |          0 |       0 |    0 |   21 |      0 |      0 |          0 |
|       reg_52                                        |            register_STD__parameterized7 |          1 |          1 |       0 |    0 |   10 |      0 |      0 |          0 |
|       reg_53                                        |            register_STD__parameterized8 |         13 |         13 |       0 |    0 |   37 |      0 |      0 |          0 |
|       reg_54                                        |            register_STD__parameterized9 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_55                                        |           register_STD__parameterized10 |          0 |          0 |       0 |    0 |   64 |      0 |      0 |          0 |
|       reg_56                                        |                        register_STD_101 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_57                                        |                        register_STD_102 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_58                                        |       register_STD__parameterized10_103 |         88 |         88 |       0 |    0 |   64 |      0 |      0 |          0 |
|       reg_59                                        |       register_STD__parameterized10_104 |         14 |         14 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_6                                         |                         register_SE_105 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|       reg_60                                        |       register_STD__parameterized10_106 |         10 |         10 |       0 |    0 |    3 |      0 |      0 |          0 |
|       reg_61                                        |             register_SE__parameterized7 |         18 |         18 |       0 |    0 |   11 |      0 |      0 |          0 |
|       reg_62                                        |         register_SE__parameterized5_107 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_63                                        |         register_SE__parameterized5_108 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_64                                        |         register_SE__parameterized5_109 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_65                                        |           register_STD__parameterized11 |         32 |         32 |       0 |    0 |   54 |      0 |      0 |          0 |
|       reg_66                                        |        register_STD__parameterized9_110 |          1 |          1 |       0 |    0 |    2 |      0 |      0 |          0 |
|       reg_67                                        |                        register_STD_111 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_68                                        |         register_SE__parameterized5_112 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_69                                        |         register_SE__parameterized5_113 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_70                                        |         register_SE__parameterized5_114 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_71                                        |         register_SE__parameterized5_115 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_72                                        |         register_SE__parameterized5_116 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_73                                        |         register_SE__parameterized5_117 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_74                                        |             register_SE__parameterized8 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_76                                        |         register_SE__parameterized5_118 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_77                                        |                        register_STD_119 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_78                                        |                        register_STD_120 |          4 |          4 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_79                                        |                        register_STD_121 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_8                                         |         register_SE__parameterized0_122 |          0 |          0 |       0 |    0 |   30 |      0 |      0 |          0 |
|       reg_80                                        |        register_STD__parameterized8_123 |         17 |         17 |       0 |    0 |   55 |      0 |      0 |          0 |
|       reg_81                                        |                        register_STD_124 |          1 |          1 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_89                                        |                        register_STD_125 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_91                                        |                        register_STD_126 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_92                                        |                        register_STD_127 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_93                                        |                        register_STD_128 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_94                                        |                        register_STD_129 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_95                                        |                        register_STD_130 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_96                                        |                        register_STD_131 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_97                                        |                        register_STD_132 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_98                                        |                        register_STD_133 |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
|       reg_99                                        |                        register_STD_134 |         21 |         21 |       0 |    0 |    1 |      0 |      0 |          0 |
|     done_delayed_REG                                |                             flipflop_AR |          0 |          0 |       0 |    0 |    1 |      0 |      0 |          0 |
+-----------------------------------------------------+-----------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


