{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651557546538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651557546546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 03 00:59:06 2022 " "Processing started: Tue May 03 00:59:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651557546546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557546546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tankStars -c tankStars " "Command: quartus_map --read_settings_files=on --write_settings_files=off tankStars -c tankStars" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557546547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651557548420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651557548420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exprom.sv 1 1 " "Found 1 design units, including 1 entities, in source file exprom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 exp_rom " "Found entity 1: exp_rom" {  } { { "exprom.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/exprom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hprom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hprom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hp_rom " "Found entity 1: hp_rom" {  } { { "hprom.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/hprom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bulletrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bulletrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet_rom " "Found entity 1: bullet_rom" {  } { { "bulletrom.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletrom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/lab62_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/lab62_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc " "Found entity 1: lab62_soc" {  } { { "lab62_soc/synthesis/lab62_soc.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_irq_mapper " "Found entity 1: lab62_soc_irq_mapper" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0 " "Found entity 1: lab62_soc_mm_interconnect_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_006" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_001" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab62_soc_mm_interconnect_0_rsp_mux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560720 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab62_soc_mm_interconnect_0_rsp_demux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab62_soc_mm_interconnect_0_cmd_mux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab62_soc_mm_interconnect_0_cmd_demux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560743 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560743 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560743 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560743 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557560751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557560757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab62_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557560768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557560769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_008_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_008_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560770 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router_008 " "Found entity 2: lab62_soc_mm_interconnect_0_router_008" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557560772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557560772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_003_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560773 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router_003 " "Found entity 2: lab62_soc_mm_interconnect_0_router_003" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557560776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557560777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560780 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router_002 " "Found entity 2: lab62_soc_mm_interconnect_0_router_002" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557560783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557560783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560785 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router " "Found entity 2: lab62_soc_mm_interconnect_0_router" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_usb_rst " "Found entity 1: lab62_soc_usb_rst" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_usb_gpx " "Found entity 1: lab62_soc_usb_gpx" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_timer_0 " "Found entity 1: lab62_soc_timer_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sysid_qsys_0 " "Found entity 1: lab62_soc_sysid_qsys_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_spi_0 " "Found entity 1: lab62_soc_spi_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab62_soc_sdram_pll_dffpipe_l2c" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560833 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab62_soc_sdram_pll_stdsync_sv6" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560833 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_sdram_pll_altpll_vg92 " "Found entity 3: lab62_soc_sdram_pll_altpll_vg92" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560833 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_sdram_pll " "Found entity 4: lab62_soc_sdram_pll" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sdram_input_efifo_module " "Found entity 1: lab62_soc_sdram_input_efifo_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560837 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_sdram " "Found entity 2: lab62_soc_sdram" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560837 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab62_soc_sdram_test_component.v(236) " "Verilog HDL warning at lab62_soc_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651557560842 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab62_soc_sdram_test_component.v(237) " "Verilog HDL warning at lab62_soc_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651557560843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sdram_test_component_ram_module " "Found entity 1: lab62_soc_sdram_test_component_ram_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560845 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_sdram_test_component " "Found entity 2: lab62_soc_sdram_test_component" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_onchip_memory2_0 " "Found entity 1: lab62_soc_onchip_memory2_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0 " "Found entity 1: lab62_soc_nios2_gen2_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab62_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab62_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab62_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab62_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab62_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab62_soc_nios2_gen2_0_cpu " "Found entity 21: lab62_soc_nios2_gen2_0_cpu" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_leds_pio " "Found entity 1: lab62_soc_leds_pio" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_keycode " "Found entity 1: lab62_soc_keycode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_keycode.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_key " "Found entity 1: lab62_soc_key" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_key.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab62_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560916 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab62_soc_jtag_uart_0_scfifo_w" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560916 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab62_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560916 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab62_soc_jtag_uart_0_scfifo_r" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560916 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62_soc_jtag_uart_0 " "Found entity 5: lab62_soc_jtag_uart_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_hex_digits_pio " "Found entity 1: lab62_soc_hex_digits_pio" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/background_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/background_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_interface " "Found entity 1: background_interface" {  } { { "lab62_soc/synthesis/submodules/background_interface.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/background_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file background_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background_interface " "Found entity 1: background_interface" {  } { { "background_interface.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/background_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tanka.sv 1 1 " "Found 1 design units, including 1 entities, in source file tanka.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tankA " "Found entity 1: tankA" {  } { { "tankA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankA.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tankrom/rtank_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file tankrom/rtank_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rtank_rom " "Found entity 1: rtank_rom" {  } { { "tankrom/rtank_rom.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankrom/rtank_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560977 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "lab62.sv(195) " "Verilog HDL Module Instantiation warning at lab62.sv(195): ignored dangling comma in List of Port Connections" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 195 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1651557560979 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "lab62.sv(201) " "Verilog HDL Module Instantiation warning at lab62.sv(201): ignored dangling comma in List of Port Connections" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 201 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1651557560980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62 " "Found entity 1: lab62" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560981 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651557560984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HP_A hp_A Color_Mapper.sv(13) " "Verilog HDL Declaration information at Color_Mapper.sv(13): object \"HP_A\" differs only in case from object \"hp_A\" in the same scope" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557560987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HP_B hp_B Color_Mapper.sv(13) " "Verilog HDL Declaration information at Color_Mapper.sv(13): object \"HP_B\" differs only in case from object \"hp_B\" in the same scope" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557560988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bulleta.sv 1 1 " "Found 1 design units, including 1 entities, in source file bulleta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bulletA " "Found entity 1: bulletA" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file state_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state_controller " "Found entity 1: state_controller" {  } { { "state_controller.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/state_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557560999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557560999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file tank_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tank_selector " "Found entity 1: tank_selector" {  } { { "tank_selector.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tank_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557561003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557561003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette " "Found entity 1: palette" {  } { { "palette.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557561006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557561006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tankb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tankb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tankB " "Found entity 1: tankB" {  } { { "tankB.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557561011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557561011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_selector_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file tank_selector_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tank_selector_B " "Found entity 1: tank_selector_B" {  } { { "tank_selector_B.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tank_selector_B.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557561015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557561015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ocm_background.v 1 1 " "Found 1 design units, including 1 entities, in source file ocm_background.v" { { "Info" "ISGN_ENTITY_NAME" "1 OCM_background " "Found entity 1: OCM_background" {  } { { "OCM_background.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/OCM_background.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557561019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557561019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557561023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557561023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoverrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameoverrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameover_rom " "Found entity 1: gameover_rom" {  } { { "gameoverrom.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/gameoverrom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557561033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557561033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file numrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 num_rom " "Found entity 1: num_rom" {  } { { "numrom.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/numrom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557561043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557561043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nextState lab62.sv(129) " "Verilog HDL Implicit Net warning at lab62.sv(129): created implicit net for \"nextState\"" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557561044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DistX_s Color_Mapper.sv(97) " "Verilog HDL Implicit Net warning at Color_Mapper.sv(97): created implicit net for \"DistX_s\"" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557561044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DistY_s Color_Mapper.sv(98) " "Verilog HDL Implicit Net warning at Color_Mapper.sv(98): created implicit net for \"DistY_s\"" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557561044 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651557561103 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651557561103 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651557561103 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651557561105 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab62_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651557561106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab62 " "Elaborating entity \"lab62\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651557561499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "lab62.sv" "hex_driver4" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557561522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc lab62_soc:u0 " "Elaborating entity \"lab62_soc\" for hierarchy \"lab62_soc:u0\"" {  } { { "lab62.sv" "u0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557561539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_interface lab62_soc:u0\|background_interface:background_interface_0 " "Elaborating entity \"background_interface\" for hierarchy \"lab62_soc:u0\|background_interface:background_interface_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "background_interface_0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557561596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OCM_background lab62_soc:u0\|background_interface:background_interface_0\|OCM_background:ocm_bg " "Elaborating entity \"OCM_background\" for hierarchy \"lab62_soc:u0\|background_interface:background_interface_0\|OCM_background:ocm_bg\"" {  } { { "lab62_soc/synthesis/submodules/background_interface.sv" "ocm_bg" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/background_interface.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557561612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|background_interface:background_interface_0\|OCM_background:ocm_bg\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|background_interface:background_interface_0\|OCM_background:ocm_bg\|altsyncram:altsyncram_component\"" {  } { { "OCM_background.v" "altsyncram_component" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/OCM_background.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557561749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|background_interface:background_interface_0\|OCM_background:ocm_bg\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lab62_soc:u0\|background_interface:background_interface_0\|OCM_background:ocm_bg\|altsyncram:altsyncram_component\"" {  } { { "OCM_background.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/OCM_background.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557561762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|background_interface:background_interface_0\|OCM_background:ocm_bg\|altsyncram:altsyncram_component " "Instantiated megafunction \"lab62_soc:u0\|background_interface:background_interface_0\|OCM_background:ocm_bg\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557561762 ""}  } { { "OCM_background.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/OCM_background.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557561762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_geh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_geh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_geh2 " "Found entity 1: altsyncram_geh2" {  } { { "db/altsyncram_geh2.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/altsyncram_geh2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557561849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557561849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_geh2 lab62_soc:u0\|background_interface:background_interface_0\|OCM_background:ocm_bg\|altsyncram:altsyncram_component\|altsyncram_geh2:auto_generated " "Elaborating entity \"altsyncram_geh2\" for hierarchy \"lab62_soc:u0\|background_interface:background_interface_0\|OCM_background:ocm_bg\|altsyncram:altsyncram_component\|altsyncram_geh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557561851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/decode_h7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557561946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557561946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h7a lab62_soc:u0\|background_interface:background_interface_0\|OCM_background:ocm_bg\|altsyncram:altsyncram_component\|altsyncram_geh2:auto_generated\|decode_h7a:decode2 " "Elaborating entity \"decode_h7a\" for hierarchy \"lab62_soc:u0\|background_interface:background_interface_0\|OCM_background:ocm_bg\|altsyncram:altsyncram_component\|altsyncram_geh2:auto_generated\|decode_h7a:decode2\"" {  } { { "db/altsyncram_geh2.tdf" "decode2" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/altsyncram_geh2.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557561949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aj9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aj9 " "Found entity 1: decode_aj9" {  } { { "db/decode_aj9.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/decode_aj9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557562016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557562016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aj9 lab62_soc:u0\|background_interface:background_interface_0\|OCM_background:ocm_bg\|altsyncram:altsyncram_component\|altsyncram_geh2:auto_generated\|decode_aj9:rden_decode_a " "Elaborating entity \"decode_aj9\" for hierarchy \"lab62_soc:u0\|background_interface:background_interface_0\|OCM_background:ocm_bg\|altsyncram:altsyncram_component\|altsyncram_geh2:auto_generated\|decode_aj9:rden_decode_a\"" {  } { { "db/altsyncram_geh2.tdf" "rden_decode_a" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/altsyncram_geh2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557562019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_12b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_12b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_12b " "Found entity 1: mux_12b" {  } { { "db/mux_12b.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/mux_12b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557562102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557562102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_12b lab62_soc:u0\|background_interface:background_interface_0\|OCM_background:ocm_bg\|altsyncram:altsyncram_component\|altsyncram_geh2:auto_generated\|mux_12b:mux4 " "Elaborating entity \"mux_12b\" for hierarchy \"lab62_soc:u0\|background_interface:background_interface_0\|OCM_background:ocm_bg\|altsyncram:altsyncram_component\|altsyncram_geh2:auto_generated\|mux_12b:mux4\"" {  } { { "db/altsyncram_geh2.tdf" "mux4" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/altsyncram_geh2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557562104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_hex_digits_pio lab62_soc:u0\|lab62_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab62_soc_hex_digits_pio\" for hierarchy \"lab62_soc:u0\|lab62_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "hex_digits_pio" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557562137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab62_soc_jtag_uart_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "jtag_uart_0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557562146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0_scfifo_w lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab62_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "the_lab62_soc_jtag_uart_0_scfifo_w" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557562160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "wfifo" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557562434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557562445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557562445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557562445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557562445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557562445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557562445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557562445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557562445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557562445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557562445 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557562445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557562521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557562521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557562522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557562555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557562555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557562560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557562593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557562593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557562598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557562662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557562662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557562666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557562736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557562736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557562740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557562816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557562816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557562819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0_scfifo_r lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab62_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "the_lab62_soc_jtag_uart_0_scfifo_r" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557562845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "lab62_soc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557563223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557563252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557563252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557563252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557563252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557563252 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557563252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557563984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_key lab62_soc:u0\|lab62_soc_key:key " "Elaborating entity \"lab62_soc_key\" for hierarchy \"lab62_soc:u0\|lab62_soc_key:key\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "key" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_keycode lab62_soc:u0\|lab62_soc_keycode:keycode " "Elaborating entity \"lab62_soc_keycode\" for hierarchy \"lab62_soc:u0\|lab62_soc_keycode:keycode\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "keycode" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_leds_pio lab62_soc:u0\|lab62_soc_leds_pio:leds_pio " "Elaborating entity \"lab62_soc_leds_pio\" for hierarchy \"lab62_soc:u0\|lab62_soc_leds_pio:leds_pio\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "leds_pio" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab62_soc_nios2_gen2_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "nios2_gen2_0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" "cpu" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_test_bench lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_test_bench" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_register_bank_a_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_register_bank_a" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557564493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557564493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557564493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557564493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557564493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557564493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557564493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557564493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557564493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557564493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557564493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557564493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557564493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557564493 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557564493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557564568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557564568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_register_bank_b_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_register_bank_b" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557564802 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557564802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_break lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557564996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_im lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_ocimem lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565164 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557565164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557565236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557565236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_tck lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565498 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557565498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565509 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_onchip_memory2_0 lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab62_soc_onchip_memory2_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "onchip_memory2_0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "the_altsyncram" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab62_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab62_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557565617 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557565617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27g1 " "Found entity 1: altsyncram_27g1" {  } { { "db/altsyncram_27g1.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/altsyncram_27g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557565698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557565698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27g1 lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27g1:auto_generated " "Elaborating entity \"altsyncram_27g1\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram lab62_soc:u0\|lab62_soc_sdram:sdram " "Elaborating entity \"lab62_soc_sdram\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram:sdram\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "sdram" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557565999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_input_efifo_module lab62_soc:u0\|lab62_soc_sdram:sdram\|lab62_soc_sdram_input_efifo_module:the_lab62_soc_sdram_input_efifo_module " "Elaborating entity \"lab62_soc_sdram_input_efifo_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram:sdram\|lab62_soc_sdram_input_efifo_module:the_lab62_soc_sdram_input_efifo_module\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "the_lab62_soc_sdram_input_efifo_module" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557566095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_pll lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab62_soc_sdram_pll\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "sdram_pll" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557566121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_pll_stdsync_sv6 lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab62_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "stdsync2" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557566135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_pll_dffpipe_l2c lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_stdsync_sv6:stdsync2\|lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab62_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_stdsync_sv6:stdsync2\|lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "dffpipe3" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557566148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_pll_altpll_vg92 lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab62_soc_sdram_pll_altpll_vg92\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "sd1" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557566162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_spi_0 lab62_soc:u0\|lab62_soc_spi_0:spi_0 " "Elaborating entity \"lab62_soc_spi_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_spi_0:spi_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "spi_0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557566172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sysid_qsys_0 lab62_soc:u0\|lab62_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab62_soc_sysid_qsys_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "sysid_qsys_0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557566199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_timer_0 lab62_soc:u0\|lab62_soc_timer_0:timer_0 " "Elaborating entity \"lab62_soc_timer_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_timer_0:timer_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "timer_0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557566209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_usb_gpx lab62_soc:u0\|lab62_soc_usb_gpx:usb_gpx " "Elaborating entity \"lab62_soc_usb_gpx\" for hierarchy \"lab62_soc:u0\|lab62_soc_usb_gpx:usb_gpx\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "usb_gpx" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557566247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_usb_rst lab62_soc:u0\|lab62_soc_usb_rst:usb_rst " "Elaborating entity \"lab62_soc_usb_rst\" for hierarchy \"lab62_soc:u0\|lab62_soc_usb_rst:usb_rst\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "usb_rst" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557566260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab62_soc_mm_interconnect_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "mm_interconnect_0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557566267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557566955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557566975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557566994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:background_interface_0_avl_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:background_interface_0_avl_mm_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "background_interface_0_avl_mm_slave_translator" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:background_interface_0_avl_mm_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:background_interface_0_avl_mm_slave_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "background_interface_0_avl_mm_slave_agent" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:background_interface_0_avl_mm_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:background_interface_0_avl_mm_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:background_interface_0_avl_mm_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:background_interface_0_avl_mm_slave_agent_rsp_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "background_interface_0_avl_mm_slave_agent_rsp_fifo" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 3471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 3512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab62_soc_mm_interconnect_0_router\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "router" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_002 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_002\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "router_002" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_002_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_003 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_003\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "router_003" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_003_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_003:router_003\|lab62_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_003:router_003\|lab62_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_008 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_008\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_008:router_008\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "router_008" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_008_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_008:router_008\|lab62_soc_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_008_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_008:router_008\|lab62_soc_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:background_interface_0_avl_mm_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:background_interface_0_avl_mm_slave_burst_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "background_interface_0_avl_mm_slave_burst_adapter" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:background_interface_0_avl_mm_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:background_interface_0_avl_mm_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_cmd_demux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab62_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "cmd_demux" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_cmd_mux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab62_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "cmd_mux" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557567984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_rsp_demux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab62_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "rsp_demux" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_rsp_mux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab62_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "rsp_mux" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:background_interface_0_avl_mm_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:background_interface_0_avl_mm_slave_rsp_width_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "background_interface_0_avl_mm_slave_rsp_width_adapter" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568303 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557568314 "|lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_interface_0_avl_mm_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557568315 "|lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_interface_0_avl_mm_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557568315 "|lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_interface_0_avl_mm_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568367 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557568376 "|lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557568377 "|lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557568377 "|lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:background_interface_0_avl_mm_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:background_interface_0_avl_mm_slave_cmd_width_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "background_interface_0_avl_mm_slave_cmd_width_adapter" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "crosser" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_001 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|lab62_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|lab62_soc_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_006 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_irq_mapper lab62_soc:u0\|lab62_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab62_soc_irq_mapper\" for hierarchy \"lab62_soc:u0\|lab62_soc_irq_mapper:irq_mapper\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "irq_mapper" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "rst_controller" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "rst_controller_001" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/lab62_soc.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:tm_0 " "Elaborating entity \"timer\" for hierarchy \"timer:tm_0\"" {  } { { "lab62.sv" "tm_0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.sv(17) " "Verilog HDL assignment warning at timer.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "timer.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/timer.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568805 "|lab62|timer:tm_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timer.sv(23) " "Verilog HDL assignment warning at timer.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "timer.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/timer.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568805 "|lab62|timer:tm_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_controller state_controller:sc " "Elaborating entity \"state_controller\" for hierarchy \"state_controller:sc\"" {  } { { "lab62.sv" "sc" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 state_controller.sv(24) " "Verilog HDL assignment warning at state_controller.sv(24): truncated value with size 32 to match size of target (2)" {  } { { "state_controller.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/state_controller.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568816 "|lab62|state_controller:sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_selector tank_selector:tsA " "Elaborating entity \"tank_selector\" for hierarchy \"tank_selector:tsA\"" {  } { { "lab62.sv" "tsA" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568822 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tank_selector.sv(36) " "Verilog HDL assignment warning at tank_selector.sv(36): truncated value with size 32 to match size of target (2)" {  } { { "tank_selector.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tank_selector.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568822 "|lab62|tank_selector:tsA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tank_selector.sv(42) " "Verilog HDL assignment warning at tank_selector.sv(42): truncated value with size 32 to match size of target (2)" {  } { { "tank_selector.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tank_selector.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568822 "|lab62|tank_selector:tsA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_selector_B tank_selector_B:tsB " "Elaborating entity \"tank_selector_B\" for hierarchy \"tank_selector_B:tsB\"" {  } { { "lab62.sv" "tsB" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tank_selector_B.sv(35) " "Verilog HDL assignment warning at tank_selector_B.sv(35): truncated value with size 32 to match size of target (2)" {  } { { "tank_selector_B.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tank_selector_B.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568834 "|lab62|tank_selector_B:tsB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tank_selector_B.sv(41) " "Verilog HDL assignment warning at tank_selector_B.sv(41): truncated value with size 32 to match size of target (2)" {  } { { "tank_selector_B.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tank_selector_B.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568834 "|lab62|tank_selector_B:tsB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bulletA bulletA:bullA " "Elaborating entity \"bulletA\" for hierarchy \"bulletA:bullA\"" {  } { { "lab62.sv" "bullA" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568844 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ball_drop bulletA.sv(18) " "Verilog HDL or VHDL warning at bulletA.sv(18): object \"Ball_drop\" assigned a value but never read" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557568845 "|lab62|bulletA:bullA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bulletA.sv(36) " "Verilog HDL assignment warning at bulletA.sv(36): truncated value with size 32 to match size of target (10)" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568846 "|lab62|bulletA:bullA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bulletA.sv(37) " "Verilog HDL assignment warning at bulletA.sv(37): truncated value with size 32 to match size of target (10)" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568846 "|lab62|bulletA:bullA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bulletA.sv(100) " "Verilog HDL assignment warning at bulletA.sv(100): truncated value with size 32 to match size of target (10)" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568849 "|lab62|bulletA:bullA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bulletA.sv(106) " "Verilog HDL assignment warning at bulletA.sv(106): truncated value with size 32 to match size of target (10)" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568849 "|lab62|bulletA:bullA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bulletA.sv(142) " "Verilog HDL assignment warning at bulletA.sv(142): truncated value with size 32 to match size of target (10)" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568850 "|lab62|bulletA:bullA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bulletA.sv(143) " "Verilog HDL assignment warning at bulletA.sv(143): truncated value with size 32 to match size of target (10)" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568850 "|lab62|bulletA:bullA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bulletA.sv(149) " "Verilog HDL assignment warning at bulletA.sv(149): truncated value with size 32 to match size of target (10)" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568850 "|lab62|bulletA:bullA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bulletA.sv(151) " "Verilog HDL assignment warning at bulletA.sv(151): truncated value with size 32 to match size of target (10)" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568851 "|lab62|bulletA:bullA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tankA tankA:tA " "Elaborating entity \"tankA\" for hierarchy \"tankA:tA\"" {  } { { "lab62.sv" "tA" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568874 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tank_Y_Motion tankA.sv(13) " "Verilog HDL or VHDL warning at tankA.sv(13): object \"Tank_Y_Motion\" assigned a value but never read" {  } { { "tankA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankA.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557568876 "|lab62|tankA:tA"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "tankA.sv(41) " "Verilog HDL error at tankA.sv(41): constant value overflow" {  } { { "tankA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankA.sv" 41 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1651557568876 "|lab62|tankA:tA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tankA.sv(41) " "Verilog HDL assignment warning at tankA.sv(41): truncated value with size 32 to match size of target (10)" {  } { { "tankA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankA.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568877 "|lab62|tankA:tA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tankA.sv(87) " "Verilog HDL assignment warning at tankA.sv(87): truncated value with size 32 to match size of target (10)" {  } { { "tankA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankA.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568877 "|lab62|tankA:tA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tankA.sv(99) " "Verilog HDL assignment warning at tankA.sv(99): truncated value with size 32 to match size of target (10)" {  } { { "tankA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankA.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568878 "|lab62|tankA:tA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tankA.sv(108) " "Verilog HDL assignment warning at tankA.sv(108): truncated value with size 32 to match size of target (10)" {  } { { "tankA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankA.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568878 "|lab62|tankA:tA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tankA.sv(123) " "Verilog HDL assignment warning at tankA.sv(123): truncated value with size 32 to match size of target (10)" {  } { { "tankA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankA.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568878 "|lab62|tankA:tA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tankA.sv(168) " "Verilog HDL assignment warning at tankA.sv(168): truncated value with size 32 to match size of target (10)" {  } { { "tankA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankA.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568881 "|lab62|tankA:tA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tankA.sv(175) " "Verilog HDL assignment warning at tankA.sv(175): truncated value with size 32 to match size of target (4)" {  } { { "tankA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankA.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568882 "|lab62|tankA:tA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tankB tankB:tB " "Elaborating entity \"tankB\" for hierarchy \"tankB:tB\"" {  } { { "lab62.sv" "tB" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568915 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tank_Y_Motion tankB.sv(13) " "Verilog HDL or VHDL warning at tankB.sv(13): object \"Tank_Y_Motion\" assigned a value but never read" {  } { { "tankB.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557568915 "|lab62|tankB:tB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tankB.sv(45) " "Verilog HDL assignment warning at tankB.sv(45): truncated value with size 32 to match size of target (10)" {  } { { "tankB.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568916 "|lab62|tankB:tB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tankB.sv(90) " "Verilog HDL assignment warning at tankB.sv(90): truncated value with size 32 to match size of target (10)" {  } { { "tankB.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568917 "|lab62|tankB:tB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tankB.sv(102) " "Verilog HDL assignment warning at tankB.sv(102): truncated value with size 32 to match size of target (10)" {  } { { "tankB.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568917 "|lab62|tankB:tB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tankB.sv(111) " "Verilog HDL assignment warning at tankB.sv(111): truncated value with size 32 to match size of target (10)" {  } { { "tankB.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568917 "|lab62|tankB:tB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tankB.sv(127) " "Verilog HDL assignment warning at tankB.sv(127): truncated value with size 32 to match size of target (10)" {  } { { "tankB.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568917 "|lab62|tankB:tB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tankB.sv(171) " "Verilog HDL assignment warning at tankB.sv(171): truncated value with size 32 to match size of target (10)" {  } { { "tankB.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568921 "|lab62|tankB:tB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tankB.sv(184) " "Verilog HDL assignment warning at tankB.sv(184): truncated value with size 32 to match size of target (4)" {  } { { "tankB.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568924 "|lab62|tankB:tB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:v " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:v\"" {  } { { "lab62.sv" "v" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568953 "|lab62|vga_controller:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568953 "|lab62|vga_controller:v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:c " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:c\"" {  } { { "lab62.sv" "c" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557568967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistX_s Color_Mapper.sv(97) " "Verilog HDL or VHDL warning at Color_Mapper.sv(97): object \"DistX_s\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557568969 "|lab62|color_mapper:c"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DistY_s Color_Mapper.sv(98) " "Verilog HDL or VHDL warning at Color_Mapper.sv(98): object \"DistY_s\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557568969 "|lab62|color_mapper:c"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "select_on_A Color_Mapper.sv(24) " "Verilog HDL or VHDL warning at Color_Mapper.sv(24): object \"select_on_A\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557568969 "|lab62|color_mapper:c"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size Color_Mapper.sv(66) " "Verilog HDL or VHDL warning at Color_Mapper.sv(66): object \"Size\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557568969 "|lab62|color_mapper:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Color_Mapper.sv(35) " "Verilog HDL assignment warning at Color_Mapper.sv(35): truncated value with size 32 to match size of target (16)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568971 "|lab62|color_mapper:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 Color_Mapper.sv(97) " "Verilog HDL assignment warning at Color_Mapper.sv(97): truncated value with size 10 to match size of target (1)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568975 "|lab62|color_mapper:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 Color_Mapper.sv(98) " "Verilog HDL assignment warning at Color_Mapper.sv(98): truncated value with size 10 to match size of target (1)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568976 "|lab62|color_mapper:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(239) " "Verilog HDL assignment warning at Color_Mapper.sv(239): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557568985 "|lab62|color_mapper:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 Color_Mapper.sv(248) " "Verilog HDL assignment warning at Color_Mapper.sv(248): truncated value with size 32 to match size of target (13)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557569003 "|lab62|color_mapper:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(257) " "Verilog HDL assignment warning at Color_Mapper.sv(257): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557569098 "|lab62|color_mapper:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(266) " "Verilog HDL assignment warning at Color_Mapper.sv(266): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557569211 "|lab62|color_mapper:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Color_Mapper.sv(278) " "Verilog HDL assignment warning at Color_Mapper.sv(278): truncated value with size 32 to match size of target (16)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557569216 "|lab62|color_mapper:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Color_Mapper.sv(289) " "Verilog HDL assignment warning at Color_Mapper.sv(289): truncated value with size 32 to match size of target (16)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557570231 "|lab62|color_mapper:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(305) " "Verilog HDL assignment warning at Color_Mapper.sv(305): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557570247 "|lab62|color_mapper:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Color_Mapper.sv(328) " "Verilog HDL assignment warning at Color_Mapper.sv(328): truncated value with size 32 to match size of target (14)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557570252 "|lab62|color_mapper:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_bullet_final_0 Color_Mapper.sv(446) " "Verilog HDL Always Construct warning at Color_Mapper.sv(446): inferring latch(es) for variable \"color_bullet_final_0\", which holds its previous value in one or more paths through the always construct" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651557570256 "|lab62|color_mapper:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_bullet_final_1 Color_Mapper.sv(446) " "Verilog HDL Always Construct warning at Color_Mapper.sv(446): inferring latch(es) for variable \"color_bullet_final_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651557570256 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[0\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[0\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570266 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[1\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[1\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570266 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[2\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[2\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570266 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[3\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[3\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570266 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[4\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[4\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570266 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[5\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[5\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570267 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[6\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[6\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570267 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[7\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[7\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570267 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[8\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[8\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570267 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[9\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[9\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570267 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[10\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[10\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570267 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[11\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[11\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570267 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[12\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[12\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570267 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[13\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[13\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570267 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[14\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[14\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570267 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[15\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[15\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570267 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[16\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[16\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570267 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[17\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[17\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570268 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[18\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[18\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570268 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[19\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[19\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570268 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[20\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[20\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570268 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[21\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[21\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570268 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[22\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[22\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570268 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_1\[23\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_1\[23\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570268 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[0\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[0\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570268 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[1\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[1\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570268 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[2\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[2\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570268 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[3\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[3\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570268 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[4\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[4\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570269 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[5\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[5\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570269 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[6\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[6\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570269 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[7\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[7\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570269 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[8\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[8\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570269 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[9\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[9\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570269 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[10\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[10\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570269 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[11\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[11\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570269 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[12\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[12\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570269 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[13\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[13\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570270 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[14\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[14\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570270 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[15\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[15\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570270 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[16\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[16\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570270 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[17\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[17\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570270 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[18\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[18\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570270 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[19\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[19\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570270 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[20\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[20\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570270 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[21\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[21\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570270 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[22\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[22\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570270 "|lab62|color_mapper:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_bullet_final_0\[23\] Color_Mapper.sv(446) " "Inferred latch for \"color_bullet_final_0\[23\]\" at Color_Mapper.sv(446)" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 446 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557570271 "|lab62|color_mapper:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette color_mapper:c\|palette:bg " "Elaborating entity \"palette\" for hierarchy \"color_mapper:c\|palette:bg\"" {  } { { "Color_Mapper.sv" "bg" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557570329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_rom color_mapper:c\|num_rom:NR " "Elaborating entity \"num_rom\" for hierarchy \"color_mapper:c\|num_rom:NR\"" {  } { { "Color_Mapper.sv" "NR" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557570340 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "numrom.sv(6086) " "Verilog HDL Case Statement warning at numrom.sv(6086): case item expression covers a value already covered by a previous case item" {  } { { "numrom.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/numrom.sv" 6086 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1651557570419 "|lab62|color_mapper:c|num_rom:NR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover_rom color_mapper:c\|gameover_rom:GOR " "Elaborating entity \"gameover_rom\" for hierarchy \"color_mapper:c\|gameover_rom:GOR\"" {  } { { "Color_Mapper.sv" "GOR" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557570499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hp_rom color_mapper:c\|hp_rom:hp_A " "Elaborating entity \"hp_rom\" for hierarchy \"color_mapper:c\|hp_rom:hp_A\"" {  } { { "Color_Mapper.sv" "hp_A" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557570907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtank_rom color_mapper:c\|rtank_rom:rtk_A " "Elaborating entity \"rtank_rom\" for hierarchy \"color_mapper:c\|rtank_rom:rtk_A\"" {  } { { "Color_Mapper.sv" "rtk_A" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557571430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet_rom color_mapper:c\|bullet_rom:b0_rom " "Elaborating entity \"bullet_rom\" for hierarchy \"color_mapper:c\|bullet_rom:b0_rom\"" {  } { { "Color_Mapper.sv" "b0_rom" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557576668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_rom color_mapper:c\|exp_rom:exp0_rom " "Elaborating entity \"exp_rom\" for hierarchy \"color_mapper:c\|exp_rom:exp0_rom\"" {  } { { "Color_Mapper.sv" "exp0_rom" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557576701 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c\|colorIdx_GO\[7\] " "Net \"color_mapper:c\|colorIdx_GO\[7\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "colorIdx_GO\[7\]" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 249 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651557578987 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c\|colorIdx_GO\[6\] " "Net \"color_mapper:c\|colorIdx_GO\[6\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "colorIdx_GO\[6\]" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 249 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651557578987 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c\|colorIdx_GO\[5\] " "Net \"color_mapper:c\|colorIdx_GO\[5\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "colorIdx_GO\[5\]" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 249 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651557578987 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "color_mapper:c\|colorIdx_GO\[4\] " "Net \"color_mapper:c\|colorIdx_GO\[4\]\" is missing source, defaulting to GND" {  } { { "Color_Mapper.sv" "colorIdx_GO\[4\]" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 249 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1651557578987 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1651557578987 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651557580310 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.03.00:59:46 Progress: Loading sld3eda85b8/alt_sld_fab_wrapper_hw.tcl " "2022.05.03.00:59:46 Progress: Loading sld3eda85b8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557586897 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557591547 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557591800 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557598564 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557598722 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557598877 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557599042 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557599048 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557599049 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651557599792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3eda85b8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3eda85b8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3eda85b8/alt_sld_fab.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/ip/sld3eda85b8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557600117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557600117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557600249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557600249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557600269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557600269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557600363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557600363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557600505 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557600505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557600505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/ip/sld3eda85b8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557600589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557600589 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651557639687 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651557639687 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "54 " "Inferred 54 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult6\"" {  } { { "Color_Mapper.sv" "Mult6" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult7\"" {  } { { "Color_Mapper.sv" "Mult7" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult8\"" {  } { { "Color_Mapper.sv" "Mult8" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c\|Div3\"" {  } { { "Color_Mapper.sv" "Div3" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult4\"" {  } { { "Color_Mapper.sv" "Mult4" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c\|Div2\"" {  } { { "Color_Mapper.sv" "Div2" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult33\"" {  } { { "Color_Mapper.sv" "Mult33" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 278 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult31\"" {  } { { "Color_Mapper.sv" "Mult31" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 257 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult30\"" {  } { { "Color_Mapper.sv" "Mult30" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 248 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:tm_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:tm_0\|Div0\"" {  } { { "timer.sv" "Div0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/timer.sv" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:tm_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:tm_0\|Mod0\"" {  } { { "timer.sv" "Mod0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/timer.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult21\"" {  } { { "Color_Mapper.sv" "Mult21" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 216 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult22\"" {  } { { "Color_Mapper.sv" "Mult22" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 216 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult23\"" {  } { { "Color_Mapper.sv" "Mult23" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 216 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c\|Div9\"" {  } { { "Color_Mapper.sv" "Div9" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 216 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult19\"" {  } { { "Color_Mapper.sv" "Mult19" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 216 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c\|Div8\"" {  } { { "Color_Mapper.sv" "Div8" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 216 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult34\"" {  } { { "Color_Mapper.sv" "Mult34" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 289 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult13\"" {  } { { "Color_Mapper.sv" "Mult13" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c\|Div5\"" {  } { { "Color_Mapper.sv" "Div5" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult10\"" {  } { { "Color_Mapper.sv" "Mult10" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c\|Div4\"" {  } { { "Color_Mapper.sv" "Div4" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult28\"" {  } { { "Color_Mapper.sv" "Mult28" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 217 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c\|Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c\|Div11\"" {  } { { "Color_Mapper.sv" "Div11" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 217 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult25\"" {  } { { "Color_Mapper.sv" "Mult25" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 217 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c\|Div10\"" {  } { { "Color_Mapper.sv" "Div10" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 217 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult17\"" {  } { { "Color_Mapper.sv" "Mult17" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c\|Div7\"" {  } { { "Color_Mapper.sv" "Div7" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 188 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tankB:tB\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tankB:tB\|Mult0\"" {  } { { "tankB.sv" "Mult0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tankB:tB\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tankB:tB\|Mult1\"" {  } { { "tankB.sv" "Mult1" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tankB:tB\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tankB:tB\|Div0\"" {  } { { "tankB.sv" "Div0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 171 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult2\"" {  } { { "Color_Mapper.sv" "Mult2" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 126 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c\|Div1\"" {  } { { "Color_Mapper.sv" "Div1" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tankA:tA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tankA:tA\|Mult0\"" {  } { { "tankA.sv" "Mult0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankA.sv" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tankA:tA\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tankA:tA\|Mult1\"" {  } { { "tankA.sv" "Mult1" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankA.sv" 168 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tankA:tA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tankA:tA\|Div0\"" {  } { { "tankA.sv" "Div0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankA.sv" 168 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult0\"" {  } { { "Color_Mapper.sv" "Mult0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 126 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult1\"" {  } { { "Color_Mapper.sv" "Mult1" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 126 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c\|Div0\"" {  } { { "Color_Mapper.sv" "Div0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bulletA:bullA\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bulletA:bullA\|Mult2\"" {  } { { "bulletA.sv" "Mult2" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bulletA:bullA\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bulletA:bullA\|Div1\"" {  } { { "bulletA.sv" "Div1" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bulletA:bullA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bulletA:bullA\|Mult0\"" {  } { { "bulletA.sv" "Mult0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bulletA:bullA\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bulletA:bullA\|Mult1\"" {  } { { "bulletA.sv" "Mult1" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bulletA:bullA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bulletA:bullA\|Div0\"" {  } { { "bulletA.sv" "Div0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bulletA:bullA\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bulletA:bullA\|Div2\"" {  } { { "bulletA.sv" "Div2" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 106 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bulletA:bullB\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bulletA:bullB\|Mult2\"" {  } { { "bulletA.sv" "Mult2" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bulletA:bullB\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bulletA:bullB\|Div1\"" {  } { { "bulletA.sv" "Div1" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bulletA:bullB\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bulletA:bullB\|Mult0\"" {  } { { "bulletA.sv" "Mult0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bulletA:bullB\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bulletA:bullB\|Mult1\"" {  } { { "bulletA.sv" "Mult1" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 50 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bulletA:bullB\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bulletA:bullB\|Div0\"" {  } { { "bulletA.sv" "Div0" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bulletA:bullB\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bulletA:bullB\|Div2\"" {  } { { "bulletA.sv" "Div2" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 106 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult15\"" {  } { { "Color_Mapper.sv" "Mult15" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:c\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:c\|Mult16\"" {  } { { "Color_Mapper.sv" "Mult16" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 188 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:c\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:c\|Div6\"" {  } { { "Color_Mapper.sv" "Div6" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 188 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557667308 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651557667308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult6\"" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557667492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c\|lpm_mult:Mult6 " "Instantiated megafunction \"color_mapper:c\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557667492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557667492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557667492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557667492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557667492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557667492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557667492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557667492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557667492 ""}  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557667492 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult6\|multcore:mult_core color_mapper:c\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult6\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557667688 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder color_mapper:c\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult6\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557667804 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:c\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557667994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/add_sub_arg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557668091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557668091 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult6\|altshift:external_latency_ffs color_mapper:c\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult6\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557668188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult7\"" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557668241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c\|lpm_mult:Mult7 " "Instantiated megafunction \"color_mapper:c\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 46 " "Parameter \"LPM_WIDTHP\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 46 " "Parameter \"LPM_WIDTHR\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668241 ""}  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557668241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/mult_tns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557668398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557668398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult8\"" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557668461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c\|lpm_mult:Mult8 " "Instantiated megafunction \"color_mapper:c\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668462 ""}  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557668462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kks " "Found entity 1: mult_kks" {  } { { "db/mult_kks.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/mult_kks.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557668561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557668561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_divide:Div3\"" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557668717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c\|lpm_divide:Div3 " "Instantiated megafunction \"color_mapper:c\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557668717 ""}  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557668717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9vl " "Found entity 1: lpm_divide_9vl" {  } { { "db/lpm_divide_9vl.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/lpm_divide_9vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557668822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557668822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557668873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557668873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0le " "Found entity 1: alt_u_div_0le" {  } { { "db/alt_u_div_0le.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/alt_u_div_0le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557669004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557669004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557669274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557669274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557669425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557669425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult4\"" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557669514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c\|lpm_mult:Mult4 " "Instantiated megafunction \"color_mapper:c\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669514 ""}  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557669514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1os.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1os.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1os " "Found entity 1: mult_1os" {  } { { "db/mult_1os.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/mult_1os.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557669633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557669633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_divide:Div2\"" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557669695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c\|lpm_divide:Div2 " "Instantiated megafunction \"color_mapper:c\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669695 ""}  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557669695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult33\"" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 278 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557669810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c\|lpm_mult:Mult33 " "Instantiated megafunction \"color_mapper:c\|lpm_mult:Mult33\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557669811 ""}  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 278 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557669811 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core color_mapper:c\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult33\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 278 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557669868 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder color_mapper:c\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult33\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 278 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557669946 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] color_mapper:c\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult33\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 278 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557670052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2vg " "Found entity 1: add_sub_2vg" {  } { { "db/add_sub_2vg.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/add_sub_2vg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557670191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557670191 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:c\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult33\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 278 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557670268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8kg " "Found entity 1: add_sub_8kg" {  } { { "db/add_sub_8kg.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/add_sub_8kg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557670394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557670394 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:c\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult33\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 278 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557670457 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:c\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult33\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 278 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557670543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6vg " "Found entity 1: add_sub_6vg" {  } { { "db/add_sub_6vg.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/add_sub_6vg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557670633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557670633 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult33\|altshift:external_latency_ffs color_mapper:c\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult33\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult33\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 278 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557670670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult31\"" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 257 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557670718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c\|lpm_mult:Mult31 " "Instantiated megafunction \"color_mapper:c\|lpm_mult:Mult31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557670718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557670718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557670718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557670718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557670718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557670718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557670718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557670718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557670718 ""}  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 257 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557670718 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult31\|multcore:mult_core color_mapper:c\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult31\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult31\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 257 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557670764 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder color_mapper:c\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult31\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 257 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557670821 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:c\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult31\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult31\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 257 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557670948 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult31\|altshift:external_latency_ffs color_mapper:c\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult31\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult31\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 257 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557671025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c\|lpm_mult:Mult30 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult30\"" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 248 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557671066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c\|lpm_mult:Mult30 " "Instantiated megafunction \"color_mapper:c\|lpm_mult:Mult30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671066 ""}  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 248 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557671066 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult30\|multcore:mult_core color_mapper:c\|lpm_mult:Mult30 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult30\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult30\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 248 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557671110 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult30\|multcore:mult_core\|mpar_add:padder color_mapper:c\|lpm_mult:Mult30 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult30\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult30\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 248 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557671152 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult30\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:c\|lpm_mult:Mult30 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult30\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult30\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 248 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557671187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkg " "Found entity 1: add_sub_fkg" {  } { { "db/add_sub_fkg.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/add_sub_fkg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557671269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557671269 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult30\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:c\|lpm_mult:Mult30 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult30\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult30\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 248 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557671308 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult30\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:c\|lpm_mult:Mult30 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult30\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult30\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 248 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557671346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_avg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_avg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_avg " "Found entity 1: add_sub_avg" {  } { { "db/add_sub_avg.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/add_sub_avg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557671432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557671432 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult30\|altshift:external_latency_ffs color_mapper:c\|lpm_mult:Mult30 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult30\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult30\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 248 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557671473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:tm_0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"timer:tm_0\|lpm_divide:Div0\"" {  } { { "timer.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/timer.sv" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557671512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:tm_0\|lpm_divide:Div0 " "Instantiated megafunction \"timer:tm_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671512 ""}  } { { "timer.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/timer.sv" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557671512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sco " "Found entity 1: lpm_divide_sco" {  } { { "db/lpm_divide_sco.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/lpm_divide_sco.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557671588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557671588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/abs_divider_1dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557671628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557671628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/alt_u_div_mke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557671717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557671717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5b9 " "Found entity 1: lpm_abs_5b9" {  } { { "db/lpm_abs_5b9.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/lpm_abs_5b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557671863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557671863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557671904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557671904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:tm_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"timer:tm_0\|lpm_divide:Mod0\"" {  } { { "timer.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/timer.sv" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557671945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:tm_0\|lpm_divide:Mod0 " "Instantiated megafunction \"timer:tm_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671945 ""}  } { { "timer.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/timer.sv" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557671945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3o " "Found entity 1: lpm_divide_k3o" {  } { { "db/lpm_divide_k3o.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/lpm_divide_k3o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557672024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557672024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/abs_divider_mbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557672069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557672069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/alt_u_div_0ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557672162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557672162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_q99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_q99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_q99 " "Found entity 1: lpm_abs_q99" {  } { { "db/lpm_abs_q99.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/lpm_abs_q99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557672337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557672337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult17\"" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 188 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557673324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c\|lpm_mult:Mult17 " "Instantiated megafunction \"color_mapper:c\|lpm_mult:Mult17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557673324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557673324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557673324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557673324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557673324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557673324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557673324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557673324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557673324 ""}  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 188 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557673324 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult17\|multcore:mult_core color_mapper:c\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult17\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult17\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 188 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557673363 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder color_mapper:c\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult17\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 188 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557673419 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:c\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult17\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 188 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557673477 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add color_mapper:c\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult17\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 188 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557673529 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] color_mapper:c\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult17\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 188 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557673576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/add_sub_erg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557673656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557673656 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:c\|lpm_mult:Mult17\|altshift:external_latency_ffs color_mapper:c\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult17\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:c\|lpm_mult:Mult17\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 188 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557673695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_divide:Div7\"" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 188 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557673726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c\|lpm_divide:Div7 " "Instantiated megafunction \"color_mapper:c\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557673726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557673726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557673726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557673726 ""}  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 188 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557673726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_utl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_utl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_utl " "Found entity 1: lpm_divide_utl" {  } { { "db/lpm_divide_utl.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/lpm_divide_utl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557673810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557673810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/sign_div_unsign_0mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557673848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557673848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aie " "Found entity 1: alt_u_div_aie" {  } { { "db/alt_u_div_aie.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/alt_u_div_aie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557673901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557673901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tankB:tB\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tankB:tB\|lpm_mult:Mult0\"" {  } { { "tankB.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557674016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tankB:tB\|lpm_mult:Mult0 " "Instantiated megafunction \"tankB:tB\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674016 ""}  } { { "tankB.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557674016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ens.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ens.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ens " "Found entity 1: mult_ens" {  } { { "db/mult_ens.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/mult_ens.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557674113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557674113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tankB:tB\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"tankB:tB\|lpm_mult:Mult1\"" {  } { { "tankB.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557674157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tankB:tB\|lpm_mult:Mult1 " "Instantiated megafunction \"tankB:tB\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674157 ""}  } { { "tankB.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557674157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3rs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3rs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3rs " "Found entity 1: mult_3rs" {  } { { "db/mult_3rs.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/mult_3rs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557674237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557674237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tankB:tB\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"tankB:tB\|lpm_divide:Div0\"" {  } { { "tankB.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557674279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tankB:tB\|lpm_divide:Div0 " "Instantiated megafunction \"tankB:tB\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 30 " "Parameter \"LPM_WIDTHN\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 21 " "Parameter \"LPM_WIDTHD\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557674279 ""}  } { { "tankB.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557674279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3vl " "Found entity 1: lpm_divide_3vl" {  } { { "db/lpm_divide_3vl.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/lpm_divide_3vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557674386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557674386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557674440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557674440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_lke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_lke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_lke " "Found entity 1: alt_u_div_lke" {  } { { "db/alt_u_div_lke.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/alt_u_div_lke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557674558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557674558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult0\"" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557675112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:c\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675113 ""}  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557675113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ins.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ins.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ins " "Found entity 1: mult_ins" {  } { { "db/mult_ins.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/mult_ins.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557675196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557675196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_mult:Mult1\"" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557675235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c\|lpm_mult:Mult1 " "Instantiated megafunction \"color_mapper:c\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 22 " "Parameter \"LPM_WIDTHB\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675235 ""}  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557675235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7rs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7rs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7rs " "Found entity 1: mult_7rs" {  } { { "db/mult_7rs.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/mult_7rs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557675319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557675319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:c\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"color_mapper:c\|lpm_divide:Div0\"" {  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557675359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:c\|lpm_divide:Div0 " "Instantiated megafunction \"color_mapper:c\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 21 " "Parameter \"LPM_WIDTHD\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557675359 ""}  } { { "Color_Mapper.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/Color_Mapper.sv" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557675359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5vl " "Found entity 1: lpm_divide_5vl" {  } { { "db/lpm_divide_5vl.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/lpm_divide_5vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557675449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557675449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557675510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557675510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oke " "Found entity 1: alt_u_div_oke" {  } { { "db/alt_u_div_oke.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/alt_u_div_oke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557675619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557675619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bulletA:bullA\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bulletA:bullA\|lpm_divide:Div0\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557676100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bulletA:bullA\|lpm_divide:Div0 " "Instantiated megafunction \"bulletA:bullA\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 30 " "Parameter \"LPM_WIDTHN\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557676100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 21 " "Parameter \"LPM_WIDTHD\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557676100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557676100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557676100 ""}  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557676100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bulletA:bullA\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"bulletA:bullA\|lpm_divide:Div2\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 106 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557676171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bulletA:bullA\|lpm_divide:Div2 " "Instantiated megafunction \"bulletA:bullA\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557676171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557676171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557676171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557676171 ""}  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 106 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557676171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ntl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ntl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ntl " "Found entity 1: lpm_divide_ntl" {  } { { "db/lpm_divide_ntl.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/lpm_divide_ntl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557676250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557676250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557676290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557676290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557676346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557676346 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651557683244 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "610 " "Ignored 610 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1651557683621 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "548 " "Ignored 548 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1651557683621 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1651557683621 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651557683753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651557683753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651557683753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651557683753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651557683753 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1651557683753 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651557683753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651557683753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651557683753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651557683753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651557683753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651557683753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651557683753 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651557683753 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1651557683753 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1651557683753 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1651557683753 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 442 -1 0 } } { "tankB.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankB.sv" 56 -1 0 } } { "tankA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/tankA.sv" 52 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 356 -1 0 } } { "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "state_controller.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/state_controller.sv" 6 -1 0 } } { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 18 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 352 -1 0 } } { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 243 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 132 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 398 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 253 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" 181 -1 0 } } { "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651557684065 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651557684066 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_Y_Pos\[0\] bulletA:bullA\|Bullet_Y_Pos\[0\]~_emulated bulletA:bullA\|Bullet_Y_Pos\[0\]~1 " "Register \"bulletA:bullA\|Bullet_Y_Pos\[0\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_Y_Pos\[0\]~_emulated\" and latch \"bulletA:bullA\|Bullet_Y_Pos\[0\]~1\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_Y_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_Y_Pos\[1\] bulletA:bullA\|Bullet_Y_Pos\[1\]~_emulated bulletA:bullA\|Bullet_Y_Pos\[1\]~5 " "Register \"bulletA:bullA\|Bullet_Y_Pos\[1\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_Y_Pos\[1\]~_emulated\" and latch \"bulletA:bullA\|Bullet_Y_Pos\[1\]~5\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_Y_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_Y_Pos\[2\] bulletA:bullA\|Bullet_Y_Pos\[2\]~_emulated bulletA:bullA\|Bullet_Y_Pos\[2\]~9 " "Register \"bulletA:bullA\|Bullet_Y_Pos\[2\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_Y_Pos\[2\]~_emulated\" and latch \"bulletA:bullA\|Bullet_Y_Pos\[2\]~9\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_Y_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_Y_Pos\[3\] bulletA:bullA\|Bullet_Y_Pos\[3\]~_emulated bulletA:bullA\|Bullet_Y_Pos\[3\]~13 " "Register \"bulletA:bullA\|Bullet_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_Y_Pos\[3\]~_emulated\" and latch \"bulletA:bullA\|Bullet_Y_Pos\[3\]~13\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_Y_Pos\[4\] bulletA:bullA\|Bullet_Y_Pos\[4\]~_emulated bulletA:bullA\|Bullet_Y_Pos\[4\]~17 " "Register \"bulletA:bullA\|Bullet_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_Y_Pos\[4\]~_emulated\" and latch \"bulletA:bullA\|Bullet_Y_Pos\[4\]~17\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_X_Pos\[0\] bulletA:bullA\|Bullet_X_Pos\[0\]~_emulated bulletA:bullA\|Bullet_X_Pos\[0\]~1 " "Register \"bulletA:bullA\|Bullet_X_Pos\[0\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_X_Pos\[0\]~_emulated\" and latch \"bulletA:bullA\|Bullet_X_Pos\[0\]~1\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_X_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_X_Pos\[1\] bulletA:bullA\|Bullet_X_Pos\[1\]~_emulated bulletA:bullA\|Bullet_X_Pos\[1\]~5 " "Register \"bulletA:bullA\|Bullet_X_Pos\[1\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_X_Pos\[1\]~_emulated\" and latch \"bulletA:bullA\|Bullet_X_Pos\[1\]~5\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_X_Pos\[2\] bulletA:bullA\|Bullet_X_Pos\[2\]~_emulated bulletA:bullA\|Bullet_X_Pos\[2\]~9 " "Register \"bulletA:bullA\|Bullet_X_Pos\[2\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_X_Pos\[2\]~_emulated\" and latch \"bulletA:bullA\|Bullet_X_Pos\[2\]~9\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_X_Pos\[3\] bulletA:bullA\|Bullet_X_Pos\[3\]~_emulated bulletA:bullA\|Bullet_X_Pos\[3\]~13 " "Register \"bulletA:bullA\|Bullet_X_Pos\[3\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_X_Pos\[3\]~_emulated\" and latch \"bulletA:bullA\|Bullet_X_Pos\[3\]~13\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_X_Pos\[4\] bulletA:bullA\|Bullet_X_Pos\[4\]~_emulated bulletA:bullA\|Bullet_X_Pos\[4\]~17 " "Register \"bulletA:bullA\|Bullet_X_Pos\[4\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_X_Pos\[4\]~_emulated\" and latch \"bulletA:bullA\|Bullet_X_Pos\[4\]~17\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_X_Pos\[5\] bulletA:bullA\|Bullet_X_Pos\[5\]~_emulated bulletA:bullA\|Bullet_X_Pos\[5\]~21 " "Register \"bulletA:bullA\|Bullet_X_Pos\[5\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_X_Pos\[5\]~_emulated\" and latch \"bulletA:bullA\|Bullet_X_Pos\[5\]~21\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_X_Pos\[6\] bulletA:bullA\|Bullet_X_Pos\[6\]~_emulated bulletA:bullA\|Bullet_X_Pos\[6\]~25 " "Register \"bulletA:bullA\|Bullet_X_Pos\[6\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_X_Pos\[6\]~_emulated\" and latch \"bulletA:bullA\|Bullet_X_Pos\[6\]~25\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_X_Pos\[7\] bulletA:bullA\|Bullet_X_Pos\[7\]~_emulated bulletA:bullA\|Bullet_X_Pos\[7\]~29 " "Register \"bulletA:bullA\|Bullet_X_Pos\[7\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_X_Pos\[7\]~_emulated\" and latch \"bulletA:bullA\|Bullet_X_Pos\[7\]~29\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_X_Pos\[8\] bulletA:bullA\|Bullet_X_Pos\[8\]~_emulated bulletA:bullA\|Bullet_X_Pos\[8\]~33 " "Register \"bulletA:bullA\|Bullet_X_Pos\[8\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_X_Pos\[8\]~_emulated\" and latch \"bulletA:bullA\|Bullet_X_Pos\[8\]~33\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_X_Pos\[9\] bulletA:bullA\|Bullet_X_Pos\[9\]~_emulated bulletA:bullA\|Bullet_X_Pos\[9\]~37 " "Register \"bulletA:bullA\|Bullet_X_Pos\[9\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_X_Pos\[9\]~_emulated\" and latch \"bulletA:bullA\|Bullet_X_Pos\[9\]~37\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_Y_Pos\[5\] bulletA:bullA\|Bullet_Y_Pos\[5\]~_emulated bulletA:bullA\|Bullet_Y_Pos\[5\]~21 " "Register \"bulletA:bullA\|Bullet_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_Y_Pos\[5\]~_emulated\" and latch \"bulletA:bullA\|Bullet_Y_Pos\[5\]~21\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_Y_Pos\[6\] bulletA:bullA\|Bullet_Y_Pos\[6\]~_emulated bulletA:bullA\|Bullet_Y_Pos\[6\]~25 " "Register \"bulletA:bullA\|Bullet_Y_Pos\[6\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_Y_Pos\[6\]~_emulated\" and latch \"bulletA:bullA\|Bullet_Y_Pos\[6\]~25\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_Y_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_Y_Pos\[7\] bulletA:bullA\|Bullet_Y_Pos\[7\]~_emulated bulletA:bullA\|Bullet_Y_Pos\[7\]~29 " "Register \"bulletA:bullA\|Bullet_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_Y_Pos\[7\]~_emulated\" and latch \"bulletA:bullA\|Bullet_Y_Pos\[7\]~29\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_Y_Pos\[8\] bulletA:bullA\|Bullet_Y_Pos\[8\]~_emulated bulletA:bullA\|Bullet_Y_Pos\[8\]~33 " "Register \"bulletA:bullA\|Bullet_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_Y_Pos\[8\]~_emulated\" and latch \"bulletA:bullA\|Bullet_Y_Pos\[8\]~33\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullA\|Bullet_Y_Pos\[9\] bulletA:bullA\|Bullet_Y_Pos\[9\]~_emulated bulletA:bullA\|Bullet_Y_Pos\[9\]~37 " "Register \"bulletA:bullA\|Bullet_Y_Pos\[9\]\" is converted into an equivalent circuit using register \"bulletA:bullA\|Bullet_Y_Pos\[9\]~_emulated\" and latch \"bulletA:bullA\|Bullet_Y_Pos\[9\]~37\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullA|Bullet_Y_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_Y_Pos\[0\] bulletA:bullB\|Bullet_Y_Pos\[0\]~_emulated bulletA:bullB\|Bullet_Y_Pos\[0\]~1 " "Register \"bulletA:bullB\|Bullet_Y_Pos\[0\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_Y_Pos\[0\]~_emulated\" and latch \"bulletA:bullB\|Bullet_Y_Pos\[0\]~1\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_Y_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_Y_Pos\[1\] bulletA:bullB\|Bullet_Y_Pos\[1\]~_emulated bulletA:bullB\|Bullet_Y_Pos\[1\]~5 " "Register \"bulletA:bullB\|Bullet_Y_Pos\[1\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_Y_Pos\[1\]~_emulated\" and latch \"bulletA:bullB\|Bullet_Y_Pos\[1\]~5\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_Y_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_Y_Pos\[2\] bulletA:bullB\|Bullet_Y_Pos\[2\]~_emulated bulletA:bullB\|Bullet_Y_Pos\[2\]~9 " "Register \"bulletA:bullB\|Bullet_Y_Pos\[2\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_Y_Pos\[2\]~_emulated\" and latch \"bulletA:bullB\|Bullet_Y_Pos\[2\]~9\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_Y_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_Y_Pos\[3\] bulletA:bullB\|Bullet_Y_Pos\[3\]~_emulated bulletA:bullB\|Bullet_Y_Pos\[3\]~13 " "Register \"bulletA:bullB\|Bullet_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_Y_Pos\[3\]~_emulated\" and latch \"bulletA:bullB\|Bullet_Y_Pos\[3\]~13\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_Y_Pos\[4\] bulletA:bullB\|Bullet_Y_Pos\[4\]~_emulated bulletA:bullB\|Bullet_Y_Pos\[4\]~17 " "Register \"bulletA:bullB\|Bullet_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_Y_Pos\[4\]~_emulated\" and latch \"bulletA:bullB\|Bullet_Y_Pos\[4\]~17\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_X_Pos\[0\] bulletA:bullB\|Bullet_X_Pos\[0\]~_emulated bulletA:bullB\|Bullet_X_Pos\[0\]~1 " "Register \"bulletA:bullB\|Bullet_X_Pos\[0\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_X_Pos\[0\]~_emulated\" and latch \"bulletA:bullB\|Bullet_X_Pos\[0\]~1\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_X_Pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_X_Pos\[1\] bulletA:bullB\|Bullet_X_Pos\[1\]~_emulated bulletA:bullB\|Bullet_X_Pos\[1\]~5 " "Register \"bulletA:bullB\|Bullet_X_Pos\[1\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_X_Pos\[1\]~_emulated\" and latch \"bulletA:bullB\|Bullet_X_Pos\[1\]~5\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_X_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_X_Pos\[2\] bulletA:bullB\|Bullet_X_Pos\[2\]~_emulated bulletA:bullB\|Bullet_X_Pos\[2\]~9 " "Register \"bulletA:bullB\|Bullet_X_Pos\[2\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_X_Pos\[2\]~_emulated\" and latch \"bulletA:bullB\|Bullet_X_Pos\[2\]~9\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_X_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_X_Pos\[3\] bulletA:bullB\|Bullet_X_Pos\[3\]~_emulated bulletA:bullB\|Bullet_X_Pos\[3\]~13 " "Register \"bulletA:bullB\|Bullet_X_Pos\[3\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_X_Pos\[3\]~_emulated\" and latch \"bulletA:bullB\|Bullet_X_Pos\[3\]~13\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_X_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_X_Pos\[4\] bulletA:bullB\|Bullet_X_Pos\[4\]~_emulated bulletA:bullB\|Bullet_X_Pos\[4\]~17 " "Register \"bulletA:bullB\|Bullet_X_Pos\[4\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_X_Pos\[4\]~_emulated\" and latch \"bulletA:bullB\|Bullet_X_Pos\[4\]~17\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_X_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_X_Pos\[5\] bulletA:bullB\|Bullet_X_Pos\[5\]~_emulated bulletA:bullB\|Bullet_X_Pos\[5\]~21 " "Register \"bulletA:bullB\|Bullet_X_Pos\[5\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_X_Pos\[5\]~_emulated\" and latch \"bulletA:bullB\|Bullet_X_Pos\[5\]~21\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_X_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_X_Pos\[6\] bulletA:bullB\|Bullet_X_Pos\[6\]~_emulated bulletA:bullB\|Bullet_X_Pos\[6\]~25 " "Register \"bulletA:bullB\|Bullet_X_Pos\[6\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_X_Pos\[6\]~_emulated\" and latch \"bulletA:bullB\|Bullet_X_Pos\[6\]~25\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_X_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_X_Pos\[7\] bulletA:bullB\|Bullet_X_Pos\[7\]~_emulated bulletA:bullB\|Bullet_X_Pos\[7\]~29 " "Register \"bulletA:bullB\|Bullet_X_Pos\[7\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_X_Pos\[7\]~_emulated\" and latch \"bulletA:bullB\|Bullet_X_Pos\[7\]~29\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_X_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_X_Pos\[8\] bulletA:bullB\|Bullet_X_Pos\[8\]~_emulated bulletA:bullB\|Bullet_X_Pos\[8\]~33 " "Register \"bulletA:bullB\|Bullet_X_Pos\[8\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_X_Pos\[8\]~_emulated\" and latch \"bulletA:bullB\|Bullet_X_Pos\[8\]~33\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_X_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_X_Pos\[9\] bulletA:bullB\|Bullet_X_Pos\[9\]~_emulated bulletA:bullB\|Bullet_X_Pos\[9\]~37 " "Register \"bulletA:bullB\|Bullet_X_Pos\[9\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_X_Pos\[9\]~_emulated\" and latch \"bulletA:bullB\|Bullet_X_Pos\[9\]~37\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_X_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_Y_Pos\[5\] bulletA:bullB\|Bullet_Y_Pos\[5\]~_emulated bulletA:bullB\|Bullet_Y_Pos\[5\]~21 " "Register \"bulletA:bullB\|Bullet_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_Y_Pos\[5\]~_emulated\" and latch \"bulletA:bullB\|Bullet_Y_Pos\[5\]~21\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_Y_Pos\[6\] bulletA:bullB\|Bullet_Y_Pos\[6\]~_emulated bulletA:bullB\|Bullet_Y_Pos\[6\]~25 " "Register \"bulletA:bullB\|Bullet_Y_Pos\[6\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_Y_Pos\[6\]~_emulated\" and latch \"bulletA:bullB\|Bullet_Y_Pos\[6\]~25\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_Y_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_Y_Pos\[7\] bulletA:bullB\|Bullet_Y_Pos\[7\]~_emulated bulletA:bullB\|Bullet_Y_Pos\[7\]~29 " "Register \"bulletA:bullB\|Bullet_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_Y_Pos\[7\]~_emulated\" and latch \"bulletA:bullB\|Bullet_Y_Pos\[7\]~29\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_Y_Pos\[8\] bulletA:bullB\|Bullet_Y_Pos\[8\]~_emulated bulletA:bullB\|Bullet_Y_Pos\[8\]~33 " "Register \"bulletA:bullB\|Bullet_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_Y_Pos\[8\]~_emulated\" and latch \"bulletA:bullB\|Bullet_Y_Pos\[8\]~33\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bulletA:bullB\|Bullet_Y_Pos\[9\] bulletA:bullB\|Bullet_Y_Pos\[9\]~_emulated bulletA:bullB\|Bullet_Y_Pos\[9\]~37 " "Register \"bulletA:bullB\|Bullet_Y_Pos\[9\]\" is converted into an equivalent circuit using register \"bulletA:bullB\|Bullet_Y_Pos\[9\]~_emulated\" and latch \"bulletA:bullB\|Bullet_Y_Pos\[9\]~37\"" {  } { { "bulletA.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/bulletA.sv" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1651557684073 "|lab62|bulletA:bullB|Bullet_Y_Pos[9]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1651557684073 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557717947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557717947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557717947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557717947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557717947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557717947 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651557717947 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651557717949 "|lab62|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651557717949 "|lab62|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651557717949 "|lab62|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651557717949 "|lab62|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651557717949 "|lab62|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651557717949 "|lab62|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651557717949 "|lab62|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651557717949 "|lab62|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651557717949 "|lab62|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651557717949 "|lab62|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651557717949 "|lab62|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651557717949 "|lab62|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651557717949 "|lab62|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651557717949 "|lab62|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651557717949 "|lab62|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651557717949 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557719239 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "422 " "422 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651557788447 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6vg:auto_generated\|op_1~0 " "Logic cell \"color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6vg:auto_generated\|op_1~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557788617 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6vg:auto_generated\|op_1~2 " "Logic cell \"color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6vg:auto_generated\|op_1~2\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557788617 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6vg:auto_generated\|op_1~4 " "Logic cell \"color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6vg:auto_generated\|op_1~4\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557788617 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6vg:auto_generated\|op_1~6 " "Logic cell \"color_mapper:c\|lpm_mult:Mult33\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6vg:auto_generated\|op_1~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557788617 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c\|lpm_mult:Mult34\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6vg:auto_generated\|op_1~0 " "Logic cell \"color_mapper:c\|lpm_mult:Mult34\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6vg:auto_generated\|op_1~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557788617 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c\|lpm_mult:Mult34\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6vg:auto_generated\|op_1~2 " "Logic cell \"color_mapper:c\|lpm_mult:Mult34\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6vg:auto_generated\|op_1~2\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557788617 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c\|lpm_mult:Mult34\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6vg:auto_generated\|op_1~4 " "Logic cell \"color_mapper:c\|lpm_mult:Mult34\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6vg:auto_generated\|op_1~4\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557788617 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:c\|lpm_mult:Mult34\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6vg:auto_generated\|op_1~6 " "Logic cell \"color_mapper:c\|lpm_mult:Mult34\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_6vg:auto_generated\|op_1~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557788617 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1651557788617 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651557789078 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1651557789078 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UIUC/ECE385_tempworkspace/finalProject/output_files/tankStars.map.smsg " "Generated suppressed messages file D:/UIUC/ECE385_tempworkspace/finalProject/output_files/tankStars.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557789846 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651557794511 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557794511 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557796338 "|lab62|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557796338 "|lab62|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557796338 "|lab62|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557796338 "|lab62|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557796338 "|lab62|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557796338 "|lab62|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557796338 "|lab62|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557796338 "|lab62|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557796338 "|lab62|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab62.sv" "" { Text "D:/UIUC/ECE385_tempworkspace/finalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651557796338 "|lab62|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651557796338 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28380 " "Implemented 28380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651557796339 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651557796339 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651557796339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27955 " "Implemented 27955 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651557796339 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651557796339 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651557796339 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "70 " "Implemented 70 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651557796339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651557796339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 193 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 193 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5169 " "Peak virtual memory: 5169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651557796577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 03 01:03:16 2022 " "Processing ended: Tue May 03 01:03:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651557796577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:10 " "Elapsed time: 00:04:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651557796577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:39 " "Total CPU time (on all processors): 00:04:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651557796577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557796577 ""}
