// Seed: 2083726062
module module_0 ();
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1
);
  assign id_3 = -1'h0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = id_4;
  initial id_1 = 1'h0 - 1;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  assign id_3 = 1;
  wire id_7;
endmodule
