Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1286a4225b5b4f76ac0f542be4bb4225 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-619] entity port a does not match with type signed of component port [E:/VIVADOPROJECTS/forTestTask/forTestTask.srcs/sources_1/new/model.vhd:17]
ERROR: [VRFC 10-619] entity port q does not match with type signed of component port [E:/VIVADOPROJECTS/forTestTask/forTestTask.srcs/sources_1/new/model.vhd:18]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
