// Seed: 2577444742
module module_0;
  wire id_2;
  logic [7:0] id_3;
  supply0 id_4;
  wand id_5;
  tri1 id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  assign id_9 = id_9;
  wor id_14 = id_4 || 1 || 1;
  assign id_3 = id_1;
  assign id_4 = 1;
  uwire id_15;
  id_16(
      .id_0(id_5 * id_6),
      .id_1(!id_15),
      .id_2(),
      .id_3(1'h0),
      .id_4(1),
      .id_5(1),
      .id_6(id_3[1] - 1'b0),
      .id_7("" * 1'h0),
      .id_8(1),
      .id_9(id_5 == id_4)
  ); id_17(
      .id_0(1), .id_1(1)
  );
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output wand id_2,
    input uwire id_3,
    output tri0 id_4,
    output supply1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input wand id_8,
    output tri0 id_9,
    input tri1 id_10,
    input wire id_11,
    input tri1 id_12,
    input tri0 id_13,
    output wor id_14,
    input tri1 id_15,
    input uwire id_16
);
  uwire id_18 = 1 ? 1 : 'b0 - 1'b0;
  id_19(
      .id_0(id_3),
      .id_1(1'd0),
      .id_2(1),
      .id_3(1),
      .id_4(1'b0),
      .id_5(1 == 1'b0),
      .id_6(1),
      .id_7(1'b0),
      .id_8(id_15),
      .id_9(id_9)
  ); module_0();
endmodule
