Search.setIndex({"alltitles": {"Active pull requests": [[0, null]], "Coverage dashboard": [[1, null], [3, null], [5, null], [7, null], [9, null], [11, null], [13, null], [15, null], [17, null], [19, null], [21, null], [23, null], [27, null]], "Individual test reports": [[1, "individual-test-reports"], [3, "individual-test-reports"], [5, "individual-test-reports"], [7, "individual-test-reports"], [9, "individual-test-reports"], [11, "individual-test-reports"], [13, "individual-test-reports"], [15, "individual-test-reports"], [17, "individual-test-reports"], [19, "individual-test-reports"], [21, "individual-test-reports"], [23, "individual-test-reports"], [27, "individual-test-reports"]], "Main branch": [[26, null]], "RISC-V VeeR-EL2 Core": [[25, null]], "Summary reports (all tests)": [[1, "summary-reports-all-tests"], [3, "summary-reports-all-tests"], [5, "summary-reports-all-tests"], [7, "summary-reports-all-tests"], [9, "summary-reports-all-tests"], [11, "summary-reports-all-tests"], [13, "summary-reports-all-tests"], [15, "summary-reports-all-tests"], [17, "summary-reports-all-tests"], [19, "summary-reports-all-tests"], [21, "summary-reports-all-tests"], [23, "summary-reports-all-tests"], [27, "summary-reports-all-tests"]], "Test reports": [[2, "test-reports"], [4, "test-reports"], [6, "test-reports"], [8, "test-reports"], [10, "test-reports"], [12, "test-reports"], [14, "test-reports"], [16, "test-reports"], [18, "test-reports"], [20, "test-reports"], [22, "test-reports"], [24, "test-reports"], [28, "test-reports"]], "Verification tests dashboard": [[2, null], [4, null], [6, null], [8, null], [10, null], [12, null], [14, null], [16, null], [18, null], [20, null], [22, null], [24, null], [28, null]], "all coverage": [[1, "all-coverage"], [3, "all-coverage"], [5, "all-coverage"], [7, "all-coverage"], [9, "all-coverage"], [11, "all-coverage"], [13, "all-coverage"], [15, "all-coverage"], [17, "all-coverage"], [19, "all-coverage"], [21, "all-coverage"], [23, "all-coverage"], [27, "all-coverage"]], "branch coverage": [[1, "branch-coverage"], [3, "branch-coverage"], [5, "branch-coverage"], [7, "branch-coverage"], [9, "branch-coverage"], [11, "branch-coverage"], [13, "branch-coverage"], [15, "branch-coverage"], [17, "branch-coverage"], [19, "branch-coverage"], [21, "branch-coverage"], [23, "branch-coverage"], [27, "branch-coverage"]], "functional coverage": [[1, "functional-coverage"], [3, "functional-coverage"], [5, "functional-coverage"], [7, "functional-coverage"], [9, "functional-coverage"], [11, "functional-coverage"], [13, "functional-coverage"], [15, "functional-coverage"], [17, "functional-coverage"], [19, "functional-coverage"], [21, "functional-coverage"], [23, "functional-coverage"], [27, "functional-coverage"]], "toggle coverage": [[1, "toggle-coverage"], [3, "toggle-coverage"], [5, "toggle-coverage"], [7, "toggle-coverage"], [9, "toggle-coverage"], [11, "toggle-coverage"], [13, "toggle-coverage"], [15, "toggle-coverage"], [17, "toggle-coverage"], [19, "toggle-coverage"], [21, "toggle-coverage"], [23, "toggle-coverage"], [27, "toggle-coverage"]]}, "docurls": ["dev.html", "dev/152/coverage_dashboard.html", "dev/152/verification_dashboard.html", "dev/196/coverage_dashboard.html", "dev/196/verification_dashboard.html", "dev/197/coverage_dashboard.html", "dev/197/verification_dashboard.html", "dev/200/coverage_dashboard.html", "dev/200/verification_dashboard.html", "dev/202/coverage_dashboard.html", "dev/202/verification_dashboard.html", "dev/207/coverage_dashboard.html", "dev/207/verification_dashboard.html", "dev/213/coverage_dashboard.html", "dev/213/verification_dashboard.html", "dev/217/coverage_dashboard.html", "dev/217/verification_dashboard.html", "dev/223/coverage_dashboard.html", "dev/223/verification_dashboard.html", "dev/224/coverage_dashboard.html", "dev/224/verification_dashboard.html", "dev/225/coverage_dashboard.html", "dev/225/verification_dashboard.html", "dev/75/coverage_dashboard.html", "dev/75/verification_dashboard.html", "index.html", "main.html", "main/coverage_dashboard.html", "main/verification_dashboard.html"], "envversion": {"sphinx": 63, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.todo": 2}, "indexentries": {}, "objects": {}, "objnames": {}, "objtypes": {}, "terms": {"152": 0, "196": 0, "197": 0, "200": 0, "202": 0, "207": 0, "213": 0, "217": 0, "223": 0, "224": 0, "225": 0, "75": 0, "activ": 25, "ahb_cmark": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "ahb_cmark_dccm": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "ahb_cmark_iccm": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "ahb_csr_access": [5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "ahb_csr_misa": [5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "ahb_csr_mseccfg": [5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "ahb_csr_mstatu": [5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "ahb_dhri": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "ahb_ecc": [17, 19, 21, 27], "ahb_hello_world": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "ahb_hello_world_dccm": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "ahb_hello_world_iccm": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "ahb_insn": [5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "ahb_irq": [5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "ahb_modesw": [5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "ahb_perf_count": [5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "ahb_pmp": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "axi_cmark": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "axi_cmark_dccm": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "axi_cmark_iccm": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "axi_csr_access": [5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "axi_csr_misa": [5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "axi_csr_mseccfg": [5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "axi_csr_mstatu": [5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "axi_dhri": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "axi_ecc": [17, 19, 21, 27], "axi_hello_world": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "axi_hello_world_dccm": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "axi_hello_world_iccm": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "axi_insn": [5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "axi_irq": [5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "axi_modesw": [5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "axi_perf_count": [5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "axi_pmp": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "branch": 25, "cmark": 23, "cmark_dccm": 23, "cmark_iccm": 23, "coverag": [0, 26], "data": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "dccm_test_readwrit": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "dec_ib_test_dec_ib": [11, 17, 19, 21, 27], "dec_tl_test_dec_tl": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "dhry": 23, "dma_test_address": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "dma_test_debug_address": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "dma_test_debug_read": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "dma_test_debug_writ": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "dma_test_ecc": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "dma_test_read": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "dma_test_reset": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "dma_test_writ": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "dmi_test_dmi_read_writ": [3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "dmi_test_jtag_ir": [3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "document": [0, 26], "dv__riscv_arithmetic_basic_test": [17, 21, 27], "dv__riscv_bitmanip_balanced_test_v": [17, 21, 27], "dv__riscv_bitmanip_full_test_v": [17, 21, 27], "dv__riscv_ebreak_debug_mode_test": [17, 21, 27], "dv__riscv_ebreak_test": [17, 21, 27], "dv__riscv_full_interrupt_test": [17, 21, 27], "dv__riscv_hint_instr_test": [17, 21, 27], "dv__riscv_jump_stress_test": [17, 21, 27], "dv__riscv_loop_test": [17, 21, 27], "dv__riscv_mmu_stress_test": [17, 21, 27], "dv__riscv_no_fence_test": [17, 21, 27], "dv__riscv_non_compressed_instr_test": [17, 21, 27], "dv__riscv_pmp_disable_all_regions_test_v": [17, 21, 27], "dv__riscv_pmp_full_random_test_v": [17, 21, 27], "dv__riscv_pmp_out_of_bounds_test_v": [17, 21, 27], "dv__riscv_pmp_region_exec_test_v": [17, 21, 27], "dv__riscv_pmp_test": [17, 21, 27], "dv__riscv_rand_instr_test": [17, 21, 27], "dv__riscv_rand_jump_test": [17, 21, 27], "dv__riscv_unaligned_load_store_test": [17, 21, 27], "dv__riscv_user_mode_rand_test": [17, 21, 27], "dv_riscv_arithmetic_basic_test": [1, 3, 5, 7, 9, 11, 13, 15, 19, 23], "dv_riscv_bitmanip_balanced_test_v": 19, "dv_riscv_bitmanip_full_test_v": 19, "dv_riscv_ebreak_debug_mode_test": [1, 3, 5, 7, 9, 11, 13, 15, 19], "dv_riscv_ebreak_test": [1, 3, 5, 7, 9, 11, 13, 15, 19], "dv_riscv_full_interrupt_test": [1, 3, 5, 7, 9, 11, 13, 15, 19], "dv_riscv_hint_instr_test": [1, 3, 5, 7, 9, 11, 13, 15, 19], "dv_riscv_jump_stress_test": [1, 3, 5, 7, 9, 11, 13, 15, 19], "dv_riscv_loop_test": [1, 3, 5, 7, 9, 11, 13, 15, 19], "dv_riscv_mmu_stress_test": [1, 3, 5, 7, 9, 11, 13, 15, 19], "dv_riscv_no_fence_test": [1, 3, 5, 7, 9, 11, 13, 15, 19], "dv_riscv_non_compressed_instr_test": [1, 3, 5, 7, 9, 11, 13, 15, 19], "dv_riscv_pmp_disable_all_regions_test_v": [5, 9, 11, 13, 15, 19], "dv_riscv_pmp_disable_all_regions_v": [3, 7], "dv_riscv_pmp_full_random_test_v": [5, 9, 11, 13, 15, 19], "dv_riscv_pmp_out_of_bounds_test_v": [5, 9, 11, 13, 15, 19], "dv_riscv_pmp_region_exec_test_v": [5, 9, 11, 13, 15, 19], "dv_riscv_pmp_test": [1, 3, 5, 7, 9, 11, 13, 15, 19], "dv_riscv_rand_instr_test": [1, 3, 5, 7, 9, 11, 13, 15, 19], "dv_riscv_rand_jump_test": [1, 3, 5, 7, 9, 11, 13, 15, 19], "dv_riscv_unaligned_load_store_test": [1, 3, 5, 7, 9, 11, 13, 15, 19], "dv_riscv_user_mode_rand_test": 19, "dv_u_riscv_arithmetic_basic_test": [17, 21, 27], "dv_u_riscv_bitmanip_balanced_test_v": [17, 21, 27], "dv_u_riscv_bitmanip_full_test_v": [17, 21, 27], "dv_u_riscv_ebreak_debug_mode_test": [17, 21, 27], "dv_u_riscv_ebreak_test": [17, 21, 27], "dv_u_riscv_full_interrupt_test": [17, 21, 27], "dv_u_riscv_hint_instr_test": [17, 21, 27], "dv_u_riscv_jump_stress_test": [17, 21, 27], "dv_u_riscv_loop_test": [17, 21, 27], "dv_u_riscv_mmu_stress_test": [17, 21, 27], "dv_u_riscv_no_fence_test": [17, 21, 27], "dv_u_riscv_non_compressed_instr_test": [17, 21, 27], "dv_u_riscv_pmp_disable_all_regions_test_v": [17, 21, 27], "dv_u_riscv_pmp_full_random_test_v": [17, 21, 27], "dv_u_riscv_pmp_out_of_bounds_test_v": [17, 21, 27], "dv_u_riscv_pmp_region_exec_test_v": [17, 21, 27], "dv_u_riscv_pmp_test": [17, 21, 27], "dv_u_riscv_rand_instr_test": [17, 21, 27], "dv_u_riscv_rand_jump_test": [17, 21, 27], "dv_u_riscv_unaligned_load_store_test": [17, 21, 27], "dv_u_riscv_user_mode_rand_test": [17, 21, 27], "exu_alu_test_arith": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "exu_alu_test_log": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "exu_alu_test_zb": [3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "exu_alu_test_zba": [3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "exu_alu_test_zbb": [3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "exu_alu_test_zbp": [3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "exu_div_test_div": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "exu_mul_test_mul": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "hello_world": 23, "hello_world_dccm": 23, "hello_world_iccm": 23, "iccm_test_readwrit": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "ifu_compress_test_compress": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "lib_ahb_to_axi4_test_read": [3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "lib_ahb_to_axi4_test_writ": [3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 27], "lib_axi4_to_ahb_test_axi": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "lib_axi4_to_ahb_test_axi_read_channel": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "lib_axi4_to_ahb_test_axi_write_channel": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "lsu_tl_test_lsu_tl": 19, "main": 25, "openocd_ahb_lit": [17, 19, 21, 27], "openocd_axi4": [17, 19, 21, 27], "pic_gw_test_gatewai": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "pic_test_clken": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "pic_test_config": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "pic_test_priorit": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "pic_test_reset": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "pic_test_serv": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "pmp": 23, "pmp_test_address_match": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "pmp_test_multiple_config": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "pmp_test_xwr_access": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "pull": 25, "request": 25, "riscof": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 22, 23, 24, 28], "riscof_": [17, 21, 27], "riscof_u": [17, 21, 27], "riscv": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "test": [0, 26], "test_pyuvm": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "test_pyuvm_al": [4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 28], "test_pyuvm_branch": [2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 28], "test_pyuvm_toggl": [2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 28], "verif": [0, 26]}, "titles": ["Active pull requests", "Coverage dashboard", "Verification tests dashboard", "Coverage dashboard", "Verification tests dashboard", "Coverage dashboard", "Verification tests dashboard", "Coverage dashboard", "Verification tests dashboard", "Coverage dashboard", "Verification tests dashboard", "Coverage dashboard", "Verification tests dashboard", "Coverage dashboard", "Verification tests dashboard", "Coverage dashboard", "Verification tests dashboard", "Coverage dashboard", "Verification tests dashboard", "Coverage dashboard", "Verification tests dashboard", "Coverage dashboard", "Verification tests dashboard", "Coverage dashboard", "Verification tests dashboard", "RISC-V VeeR-EL2 Core", "Main branch", "Coverage dashboard", "Verification tests dashboard"], "titleterms": {"activ": 0, "all": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "branch": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 26, 27], "core": 25, "coverag": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "dashboard": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 27, 28], "el2": 25, "function": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "individu": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "main": 26, "pull": 0, "report": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 27, 28], "request": 0, "risc": 25, "summari": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 27, 28], "toggl": [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 27], "v": 25, "veer": 25, "verif": [2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 28]}})