{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604854729602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604854729602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 11:58:49 2020 " "Processing started: Sun Nov 08 11:58:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604854729602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604854729602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604854729602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604854729985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604854729985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/Lab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604854735686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604854735686 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seg_decoder.v(17) " "Verilog HDL Expression warning at seg_decoder.v(17): truncated literal to match 7 bits" {  } { { "src/seg_decoder.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/seg_decoder.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1604854735692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "src/seg_decoder.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604854735693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604854735693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "src/display.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604854735699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604854735699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "src/fullAdder.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/fullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604854735703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604854735703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rippleadder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rippleadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rippleAdder " "Found entity 1: rippleAdder" {  } { { "src/rippleAdder.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/rippleAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604854735707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604854735707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/arith.v 1 1 " "Found 1 design units, including 1 entities, in source file src/arith.v" { { "Info" "ISGN_ENTITY_NAME" "1 arith " "Found entity 1: arith" {  } { { "src/arith.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/arith.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604854735712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604854735712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp fullAdder.v(4) " "Verilog HDL Implicit Net warning at fullAdder.v(4): created implicit net for \"tmp\"" {  } { { "src/fullAdder.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/fullAdder.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604854735712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outL fullAdder.v(6) " "Verilog HDL Implicit Net warning at fullAdder.v(6): created implicit net for \"outL\"" {  } { { "src/fullAdder.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/fullAdder.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604854735712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outR fullAdder.v(7) " "Verilog HDL Implicit Net warning at fullAdder.v(7): created implicit net for \"outR\"" {  } { { "src/fullAdder.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/fullAdder.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604854735712 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604854735756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arith arith:arith_1 " "Elaborating entity \"arith\" for hierarchy \"arith:arith_1\"" {  } { { "Lab3.v" "arith_1" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/Lab3.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604854735767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rippleAdder arith:arith_1\|rippleAdder:rippleAdder_a " "Elaborating entity \"rippleAdder\" for hierarchy \"arith:arith_1\|rippleAdder:rippleAdder_a\"" {  } { { "src/arith.v" "rippleAdder_a" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/arith.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604854735774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder arith:arith_1\|rippleAdder:rippleAdder_a\|fullAdder:fullAdder_0 " "Elaborating entity \"fullAdder\" for hierarchy \"arith:arith_1\|rippleAdder:rippleAdder_a\|fullAdder:fullAdder_0\"" {  } { { "src/rippleAdder.v" "fullAdder_0" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/rippleAdder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604854735781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder seg_decoder:seg_decoder_m0 " "Elaborating entity \"seg_decoder\" for hierarchy \"seg_decoder:seg_decoder_m0\"" {  } { { "Lab3.v" "seg_decoder_m0" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/Lab3.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604854735790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display_1 " "Elaborating entity \"display\" for hierarchy \"display:display_1\"" {  } { { "Lab3.v" "display_1" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/Lab3.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604854735798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(42) " "Verilog HDL assignment warning at display.v(42): truncated value with size 8 to match size of target (7)" {  } { { "src/display.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/display.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604854735805 "|Lab3|display:display_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(47) " "Verilog HDL assignment warning at display.v(47): truncated value with size 8 to match size of target (7)" {  } { { "src/display.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/display.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604854735805 "|Lab3|display:display_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(52) " "Verilog HDL assignment warning at display.v(52): truncated value with size 8 to match size of target (7)" {  } { { "src/display.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/display.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604854735805 "|Lab3|display:display_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(57) " "Verilog HDL assignment warning at display.v(57): truncated value with size 8 to match size of target (7)" {  } { { "src/display.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/display.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604854735805 "|Lab3|display:display_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(62) " "Verilog HDL assignment warning at display.v(62): truncated value with size 8 to match size of target (7)" {  } { { "src/display.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/display.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604854735805 "|Lab3|display:display_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(67) " "Verilog HDL assignment warning at display.v(67): truncated value with size 8 to match size of target (7)" {  } { { "src/display.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/display.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604854735805 "|Lab3|display:display_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(72) " "Verilog HDL assignment warning at display.v(72): truncated value with size 8 to match size of target (7)" {  } { { "src/display.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/src/display.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604854735805 "|Lab3|display:display_1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1604854736323 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[7\] GND " "Pin \"seg_data\[7\]\" is stuck at GND" {  } { { "Lab3.v" "" { Text "C:/Users/Reuben/Github/EECS3201/Lab3/Lab3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604854736433 "|Lab3|seg_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604854736433 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604854736500 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604854737095 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604854737095 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604854737230 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604854737230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604854737230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604854737230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604854737255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 11:58:57 2020 " "Processing ended: Sun Nov 08 11:58:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604854737255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604854737255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604854737255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604854737255 ""}
