-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_empty_n : IN STD_LOGIC;
    img_read : OUT STD_LOGIC;
    bytePlanes_plane01_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    bytePlanes_plane01_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    bytePlanes_plane01_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    bytePlanes_plane01_full_n : IN STD_LOGIC;
    bytePlanes_plane01_write : OUT STD_LOGIC;
    bytePlanes_plane12_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    bytePlanes_plane12_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    bytePlanes_plane12_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    bytePlanes_plane12_full_n : IN STD_LOGIC;
    bytePlanes_plane12_write : OUT STD_LOGIC;
    Height_dout : IN STD_LOGIC_VECTOR (11 downto 0);
    Height_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    Height_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    Height_empty_n : IN STD_LOGIC;
    Height_read : OUT STD_LOGIC;
    WidthInPix_dout : IN STD_LOGIC_VECTOR (2 downto 0);
    WidthInPix_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    WidthInPix_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    WidthInPix_empty_n : IN STD_LOGIC;
    WidthInPix_read : OUT STD_LOGIC;
    WidthInBytes_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    WidthInBytes_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    WidthInBytes_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    WidthInBytes_empty_n : IN STD_LOGIC;
    WidthInBytes_read : OUT STD_LOGIC;
    VideoFormat_dout : IN STD_LOGIC_VECTOR (5 downto 0);
    VideoFormat_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    VideoFormat_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    VideoFormat_empty_n : IN STD_LOGIC;
    VideoFormat_read : OUT STD_LOGIC;
    WidthInBytes_c_din : OUT STD_LOGIC_VECTOR (14 downto 0);
    WidthInBytes_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    WidthInBytes_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    WidthInBytes_c_full_n : IN STD_LOGIC;
    WidthInBytes_c_write : OUT STD_LOGIC;
    height_c_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    height_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    height_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    height_c_full_n : IN STD_LOGIC;
    height_c_write : OUT STD_LOGIC;
    video_format_c_din : OUT STD_LOGIC_VECTOR (5 downto 0);
    video_format_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    video_format_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    video_format_c_full_n : IN STD_LOGIC;
    video_format_c_write : OUT STD_LOGIC );
end;


architecture behav of design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (20 downto 0) := "000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (20 downto 0) := "000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (20 downto 0) := "000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (20 downto 0) := "000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (20 downto 0) := "001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (20 downto 0) := "010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv16_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000111";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv9_3F : STD_LOGIC_VECTOR (8 downto 0) := "000111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv27_2AAB : STD_LOGIC_VECTOR (26 downto 0) := "000000000000010101010101011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal Height_blk_n : STD_LOGIC;
    signal WidthInPix_blk_n : STD_LOGIC;
    signal WidthInBytes_blk_n : STD_LOGIC;
    signal VideoFormat_blk_n : STD_LOGIC;
    signal WidthInBytes_c_blk_n : STD_LOGIC;
    signal height_c_blk_n : STD_LOGIC;
    signal video_format_c_blk_n : STD_LOGIC;
    signal VideoFormat_read_read_fu_282_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal VideoFormat_read_reg_1303 : STD_LOGIC_VECTOR (5 downto 0);
    signal Height_read_reg_1307 : STD_LOGIC_VECTOR (11 downto 0);
    signal widthInPix_3_reg_1316 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln571_1_fu_550_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln571_1_reg_1406 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln576_fu_564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln576_reg_1411 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub209_fu_578_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub209_reg_1416 : STD_LOGIC_VECTOR (12 downto 0);
    signal cmp212_fu_584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp212_reg_1421 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp25_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp25_reg_1426 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp212_2_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp212_2_reg_1431 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp28_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp28_reg_1436 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp212_4_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp212_4_reg_1441 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp212_5_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp212_5_reg_1446 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp212_6_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp212_6_reg_1451 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_reg_1456 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln534_1_fu_667_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln534_1_reg_1480 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln539_reg_1485 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub118_fu_689_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub118_reg_1490 : STD_LOGIC_VECTOR (12 downto 0);
    signal cmp121_fu_695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_reg_1495 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp22_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp22_reg_1500 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_2_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp121_2_reg_1505 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln496_1_fu_738_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln496_1_reg_1529 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln501_reg_1534 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub40_fu_760_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub40_reg_1539 : STD_LOGIC_VECTOR (12 downto 0);
    signal cmp43_fu_766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp43_reg_1544 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1549 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp43_2_fu_788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp43_2_reg_1554 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln4_fu_799_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln4_reg_1559 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_fu_461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln872_reg_1564 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub494_fu_875_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub494_reg_1569 : STD_LOGIC_VECTOR (11 downto 0);
    signal cmp497_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp497_reg_1574 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp40_fu_897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp40_reg_1579 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp497_2_fu_903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp497_2_reg_1584 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp43_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp43_reg_1589 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp497_4_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp497_4_reg_1594 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp497_5_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp497_5_reg_1599 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp497_6_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp497_6_reg_1604 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp550_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp550_reg_1609 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp46_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp46_reg_1614 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp550_2_fu_965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp550_2_reg_1619 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_15_load_reg_1627 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln884_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_16_load_reg_1632 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_17_load_reg_1637 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_12_load_reg_1645 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln760_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_13_load_reg_1650 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_14_load_reg_1655 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1_fu_1027_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1_reg_1660 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln749_reg_1665 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub357_fu_1103_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub357_reg_1670 : STD_LOGIC_VECTOR (11 downto 0);
    signal cmp360_fu_1109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp360_reg_1675 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp31_fu_1125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp31_reg_1680 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp360_2_fu_1131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp360_2_reg_1685 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp34_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp34_reg_1690 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp360_4_fu_1153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp360_4_reg_1695 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp360_5_fu_1159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp360_5_reg_1700 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp360_6_fu_1165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp360_6_reg_1705 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp411_fu_1171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp411_reg_1710 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp37_fu_1187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp37_reg_1715 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp411_2_fu_1193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp411_2_reg_1720 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_4_load_reg_1728 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln583_fu_1206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_5_load_reg_1733 : STD_LOGIC_VECTOR (7 downto 0);
    signal brmerge153_fu_1229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge153_reg_1738 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_2_load_reg_1746 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal icmp_ln546_fu_1242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_3_load_reg_1751 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_load_reg_1759 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal icmp_ln508_fu_1267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_1_load_reg_1764 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_start : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_done : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_idle : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_ready : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_img_read : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_bytePlanes_plane01_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_bytePlanes_plane01_write : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_27_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_27_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_26_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_26_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_23_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_23_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_start : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_done : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_idle : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_ready : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_img_read : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_bytePlanes_plane01_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_bytePlanes_plane01_write : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_22_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_22_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_19_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_19_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_18_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_18_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_start : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_done : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_idle : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_ready : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_img_read : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_bytePlanes_plane12_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_bytePlanes_plane12_write : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_bytePlanes_plane01_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_bytePlanes_plane01_write : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_pix_val_V_11_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_pix_val_V_11_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_pix_val_V_10_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_pix_val_V_10_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_start : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_done : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_idle : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_ready : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_img_read : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_bytePlanes_plane01_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_bytePlanes_plane01_write : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_pix_val_V_9_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_pix_val_V_9_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_pix_val_V_8_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_pix_val_V_8_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_start : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_done : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_idle : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_ready : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_img_read : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_bytePlanes_plane01_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_bytePlanes_plane01_write : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_pix_val_V_7_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_pix_val_V_7_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_pix_val_V_6_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_pix_val_V_6_out_ap_vld : STD_LOGIC;
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal pix_val_V_17_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_16_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_15_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal pix_val_V_14_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_13_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_12_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal pix_val_V_5_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_4_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal pix_val_V_3_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_2_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal pix_val_V_1_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_4_fu_214 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_14_fu_979_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal y_3_fu_230 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_12_fu_1007_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_2_fu_246 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_10_fu_1211_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_1_fu_258 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_8_fu_1247_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_fu_270 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_6_fu_1272_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_445_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln866_fu_466_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln866_fu_470_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln3_fu_476_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln868_fu_486_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln743_fu_501_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln743_fu_505_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_fu_511_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln745_fu_521_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln571_fu_540_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln571_fu_544_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal remainPix_4_fu_536_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln574_fu_560_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal remainPix_5_fu_570_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_590_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_fu_612_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln534_fu_657_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln534_fu_661_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln537_fu_677_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal remainPix_3_fu_681_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_701_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln496_fu_728_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln496_fu_732_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln499_fu_748_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal remainPix_1_fu_752_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_772_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln4_fu_799_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1289_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln870_fu_812_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln1_fu_823_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln878_1_fu_834_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln878_fu_830_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln878_1_fu_841_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln878_fu_845_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln878_fu_851_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln5_fu_857_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln868_fu_808_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal remainPix_7_fu_815_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_7_fu_887_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_909_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal remainTrx_1_fu_867_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_949_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1_fu_1027_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1296_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln747_fu_1040_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln_fu_1051_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln755_1_fu_1062_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln755_fu_1058_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln755_1_fu_1069_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln755_fu_1073_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln755_fu_1079_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln2_fu_1085_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln745_fu_1036_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal remainPix_6_fu_1043_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_1115_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_fu_1137_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal remainTrx_fu_1095_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1177_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln583_fu_1202_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tobool_not_fu_1223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1289_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1289_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1296_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1296_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1289_ce : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_1296_ce : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal grp_fu_1289_p00 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_1296_p00 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img_empty_n : IN STD_LOGIC;
        img_read : OUT STD_LOGIC;
        bytePlanes_plane01_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        bytePlanes_plane01_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane01_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane01_full_n : IN STD_LOGIC;
        bytePlanes_plane01_write : OUT STD_LOGIC;
        pix_val_V_17 : IN STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_16 : IN STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_15 : IN STD_LOGIC_VECTOR (7 downto 0);
        trunc_ln4 : IN STD_LOGIC_VECTOR (10 downto 0);
        cmp550_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp550_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp550 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln872 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp497_6 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp497_5 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp497_4 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp497_3 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp497_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp497_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        sub494 : IN STD_LOGIC_VECTOR (11 downto 0);
        cmp497 : IN STD_LOGIC_VECTOR (0 downto 0);
        pix_val_V_27_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_27_out_ap_vld : OUT STD_LOGIC;
        pix_val_V_26_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_26_out_ap_vld : OUT STD_LOGIC;
        pix_val_V_23_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_23_out_ap_vld : OUT STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img_empty_n : IN STD_LOGIC;
        img_read : OUT STD_LOGIC;
        bytePlanes_plane01_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        bytePlanes_plane01_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane01_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane01_full_n : IN STD_LOGIC;
        bytePlanes_plane01_write : OUT STD_LOGIC;
        pix_val_V_14 : IN STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_13 : IN STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_12 : IN STD_LOGIC_VECTOR (7 downto 0);
        trunc_ln1 : IN STD_LOGIC_VECTOR (10 downto 0);
        cmp411_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp411_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp411 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln749 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp360_6 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp360_5 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp360_4 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp360_3 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp360_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp360_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        sub357 : IN STD_LOGIC_VECTOR (11 downto 0);
        cmp360 : IN STD_LOGIC_VECTOR (0 downto 0);
        pix_val_V_22_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_22_out_ap_vld : OUT STD_LOGIC;
        pix_val_V_19_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_19_out_ap_vld : OUT STD_LOGIC;
        pix_val_V_18_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_18_out_ap_vld : OUT STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img_empty_n : IN STD_LOGIC;
        img_read : OUT STD_LOGIC;
        pix_val_V_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_4 : IN STD_LOGIC_VECTOR (7 downto 0);
        trunc_ln571_1 : IN STD_LOGIC_VECTOR (12 downto 0);
        bytePlanes_plane12_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        bytePlanes_plane12_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane12_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane12_full_n : IN STD_LOGIC;
        bytePlanes_plane12_write : OUT STD_LOGIC;
        bytePlanes_plane01_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        bytePlanes_plane01_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane01_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane01_full_n : IN STD_LOGIC;
        bytePlanes_plane01_write : OUT STD_LOGIC;
        brmerge153 : IN STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln576 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp212_6 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp212_5 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp212_4 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp212_3 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp212_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp212_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        sub209_cast107 : IN STD_LOGIC_VECTOR (12 downto 0);
        cmp212 : IN STD_LOGIC_VECTOR (0 downto 0);
        pix_val_V_11_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_11_out_ap_vld : OUT STD_LOGIC;
        pix_val_V_10_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_10_out_ap_vld : OUT STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img_empty_n : IN STD_LOGIC;
        img_read : OUT STD_LOGIC;
        pix_val_V_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        trunc_ln534_1 : IN STD_LOGIC_VECTOR (12 downto 0);
        bytePlanes_plane01_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        bytePlanes_plane01_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane01_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane01_full_n : IN STD_LOGIC;
        bytePlanes_plane01_write : OUT STD_LOGIC;
        icmp_ln539 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp121_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp121_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        sub118_cast106 : IN STD_LOGIC_VECTOR (12 downto 0);
        cmp121 : IN STD_LOGIC_VECTOR (0 downto 0);
        pix_val_V_9_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_9_out_ap_vld : OUT STD_LOGIC;
        pix_val_V_8_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_8_out_ap_vld : OUT STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img_empty_n : IN STD_LOGIC;
        img_read : OUT STD_LOGIC;
        pix_val_V_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V : IN STD_LOGIC_VECTOR (7 downto 0);
        trunc_ln496_1 : IN STD_LOGIC_VECTOR (12 downto 0);
        bytePlanes_plane01_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        bytePlanes_plane01_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane01_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        bytePlanes_plane01_full_n : IN STD_LOGIC;
        bytePlanes_plane01_write : OUT STD_LOGIC;
        icmp_ln501 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp43_2 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp43_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        sub40_cast105 : IN STD_LOGIC_VECTOR (12 downto 0);
        cmp43 : IN STD_LOGIC_VECTOR (0 downto 0);
        pix_val_V_7_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_7_out_ap_vld : OUT STD_LOGIC;
        pix_val_V_6_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pix_val_V_6_out_ap_vld : OUT STD_LOGIC );
    end component;


    component design_1_v_frmbuf_wr_0_1_mul_mul_13ns_14ns_27_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;



begin
    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330 : component design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_start,
        ap_done => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_done,
        ap_idle => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_idle,
        ap_ready => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_ready,
        img_dout => img_dout,
        img_num_data_valid => ap_const_lv2_0,
        img_fifo_cap => ap_const_lv2_0,
        img_empty_n => img_empty_n,
        img_read => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_img_read,
        bytePlanes_plane01_din => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_bytePlanes_plane01_din,
        bytePlanes_plane01_num_data_valid => ap_const_lv11_0,
        bytePlanes_plane01_fifo_cap => ap_const_lv11_0,
        bytePlanes_plane01_full_n => bytePlanes_plane01_full_n,
        bytePlanes_plane01_write => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_bytePlanes_plane01_write,
        pix_val_V_17 => pix_val_V_17_load_reg_1637,
        pix_val_V_16 => pix_val_V_16_load_reg_1632,
        pix_val_V_15 => pix_val_V_15_load_reg_1627,
        trunc_ln4 => trunc_ln4_reg_1559,
        cmp550_2 => cmp550_2_reg_1619,
        cmp550_1 => icmp46_reg_1614,
        cmp550 => cmp550_reg_1609,
        icmp_ln872 => icmp_ln872_reg_1564,
        cmp497_6 => cmp497_6_reg_1604,
        cmp497_5 => cmp497_5_reg_1599,
        cmp497_4 => cmp497_4_reg_1594,
        cmp497_3 => icmp43_reg_1589,
        cmp497_2 => cmp497_2_reg_1584,
        cmp497_1 => icmp40_reg_1579,
        sub494 => sub494_reg_1569,
        cmp497 => cmp497_reg_1574,
        pix_val_V_27_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_27_out,
        pix_val_V_27_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_27_out_ap_vld,
        pix_val_V_26_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_26_out,
        pix_val_V_26_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_26_out_ap_vld,
        pix_val_V_23_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_23_out,
        pix_val_V_23_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_23_out_ap_vld);

    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357 : component design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_start,
        ap_done => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_done,
        ap_idle => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_idle,
        ap_ready => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_ready,
        img_dout => img_dout,
        img_num_data_valid => ap_const_lv2_0,
        img_fifo_cap => ap_const_lv2_0,
        img_empty_n => img_empty_n,
        img_read => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_img_read,
        bytePlanes_plane01_din => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_bytePlanes_plane01_din,
        bytePlanes_plane01_num_data_valid => ap_const_lv11_0,
        bytePlanes_plane01_fifo_cap => ap_const_lv11_0,
        bytePlanes_plane01_full_n => bytePlanes_plane01_full_n,
        bytePlanes_plane01_write => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_bytePlanes_plane01_write,
        pix_val_V_14 => pix_val_V_14_load_reg_1655,
        pix_val_V_13 => pix_val_V_13_load_reg_1650,
        pix_val_V_12 => pix_val_V_12_load_reg_1645,
        trunc_ln1 => trunc_ln1_reg_1660,
        cmp411_2 => cmp411_2_reg_1720,
        cmp411_1 => icmp37_reg_1715,
        cmp411 => cmp411_reg_1710,
        icmp_ln749 => icmp_ln749_reg_1665,
        cmp360_6 => cmp360_6_reg_1705,
        cmp360_5 => cmp360_5_reg_1700,
        cmp360_4 => cmp360_4_reg_1695,
        cmp360_3 => icmp34_reg_1690,
        cmp360_2 => cmp360_2_reg_1685,
        cmp360_1 => icmp31_reg_1680,
        sub357 => sub357_reg_1670,
        cmp360 => cmp360_reg_1675,
        pix_val_V_22_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_22_out,
        pix_val_V_22_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_22_out_ap_vld,
        pix_val_V_19_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_19_out,
        pix_val_V_19_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_19_out_ap_vld,
        pix_val_V_18_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_18_out,
        pix_val_V_18_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_18_out_ap_vld);

    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384 : component design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_start,
        ap_done => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_done,
        ap_idle => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_idle,
        ap_ready => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_ready,
        img_dout => img_dout,
        img_num_data_valid => ap_const_lv2_0,
        img_fifo_cap => ap_const_lv2_0,
        img_empty_n => img_empty_n,
        img_read => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_img_read,
        pix_val_V_5 => pix_val_V_5_load_reg_1733,
        pix_val_V_4 => pix_val_V_4_load_reg_1728,
        trunc_ln571_1 => trunc_ln571_1_reg_1406,
        bytePlanes_plane12_din => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_bytePlanes_plane12_din,
        bytePlanes_plane12_num_data_valid => ap_const_lv11_0,
        bytePlanes_plane12_fifo_cap => ap_const_lv11_0,
        bytePlanes_plane12_full_n => bytePlanes_plane12_full_n,
        bytePlanes_plane12_write => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_bytePlanes_plane12_write,
        bytePlanes_plane01_din => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_bytePlanes_plane01_din,
        bytePlanes_plane01_num_data_valid => ap_const_lv11_0,
        bytePlanes_plane01_fifo_cap => ap_const_lv11_0,
        bytePlanes_plane01_full_n => bytePlanes_plane01_full_n,
        bytePlanes_plane01_write => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_bytePlanes_plane01_write,
        brmerge153 => brmerge153_reg_1738,
        icmp_ln576 => icmp_ln576_reg_1411,
        cmp212_6 => cmp212_6_reg_1451,
        cmp212_5 => cmp212_5_reg_1446,
        cmp212_4 => cmp212_4_reg_1441,
        cmp212_3 => icmp28_reg_1436,
        cmp212_2 => cmp212_2_reg_1431,
        cmp212_1 => icmp25_reg_1426,
        sub209_cast107 => sub209_reg_1416,
        cmp212 => cmp212_reg_1421,
        pix_val_V_11_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_pix_val_V_11_out,
        pix_val_V_11_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_pix_val_V_11_out_ap_vld,
        pix_val_V_10_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_pix_val_V_10_out,
        pix_val_V_10_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_pix_val_V_10_out_ap_vld);

    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409 : component design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_start,
        ap_done => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_done,
        ap_idle => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_idle,
        ap_ready => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_ready,
        img_dout => img_dout,
        img_num_data_valid => ap_const_lv2_0,
        img_fifo_cap => ap_const_lv2_0,
        img_empty_n => img_empty_n,
        img_read => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_img_read,
        pix_val_V_3 => pix_val_V_3_load_reg_1751,
        pix_val_V_2 => pix_val_V_2_load_reg_1746,
        trunc_ln534_1 => trunc_ln534_1_reg_1480,
        bytePlanes_plane01_din => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_bytePlanes_plane01_din,
        bytePlanes_plane01_num_data_valid => ap_const_lv11_0,
        bytePlanes_plane01_fifo_cap => ap_const_lv11_0,
        bytePlanes_plane01_full_n => bytePlanes_plane01_full_n,
        bytePlanes_plane01_write => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_bytePlanes_plane01_write,
        icmp_ln539 => icmp_ln539_reg_1485,
        cmp121_2 => cmp121_2_reg_1505,
        cmp121_1 => icmp22_reg_1500,
        sub118_cast106 => sub118_reg_1490,
        cmp121 => cmp121_reg_1495,
        pix_val_V_9_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_pix_val_V_9_out,
        pix_val_V_9_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_pix_val_V_9_out_ap_vld,
        pix_val_V_8_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_pix_val_V_8_out,
        pix_val_V_8_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_pix_val_V_8_out_ap_vld);

    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427 : component design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_start,
        ap_done => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_done,
        ap_idle => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_idle,
        ap_ready => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_ready,
        img_dout => img_dout,
        img_num_data_valid => ap_const_lv2_0,
        img_fifo_cap => ap_const_lv2_0,
        img_empty_n => img_empty_n,
        img_read => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_img_read,
        pix_val_V_1 => pix_val_V_1_load_reg_1764,
        pix_val_V => pix_val_V_load_reg_1759,
        trunc_ln496_1 => trunc_ln496_1_reg_1529,
        bytePlanes_plane01_din => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_bytePlanes_plane01_din,
        bytePlanes_plane01_num_data_valid => ap_const_lv11_0,
        bytePlanes_plane01_fifo_cap => ap_const_lv11_0,
        bytePlanes_plane01_full_n => bytePlanes_plane01_full_n,
        bytePlanes_plane01_write => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_bytePlanes_plane01_write,
        icmp_ln501 => icmp_ln501_reg_1534,
        cmp43_2 => cmp43_2_reg_1554,
        cmp43_1 => icmp_reg_1549,
        sub40_cast105 => sub40_reg_1539,
        cmp43 => cmp43_reg_1544,
        pix_val_V_7_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_pix_val_V_7_out,
        pix_val_V_7_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_pix_val_V_7_out_ap_vld,
        pix_val_V_6_out => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_pix_val_V_6_out,
        pix_val_V_6_out_ap_vld => grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_pix_val_V_6_out_ap_vld);

    mul_mul_13ns_14ns_27_4_1_U145 : component design_1_v_frmbuf_wr_0_1_mul_mul_13ns_14ns_27_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 13,
        din1_WIDTH => 14,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1289_p0,
        din1 => grp_fu_1289_p1,
        ce => grp_fu_1289_ce,
        dout => grp_fu_1289_p2);

    mul_mul_13ns_14ns_27_4_1_U146 : component design_1_v_frmbuf_wr_0_1_mul_mul_13ns_14ns_27_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 13,
        din1_WIDTH => 14,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1296_p0,
        din1 => grp_fu_1296_p1,
        ce => grp_fu_1296_ce,
        dout => grp_fu_1296_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and ((((icmp_ln884_fu_974_p2 = ap_const_lv1_1) and (ap_const_lv6_1D = VideoFormat_read_reg_1303)) or (not((ap_const_lv6_1D = VideoFormat_read_reg_1303)) and (icmp_ln760_fu_1002_p2 = ap_const_lv1_1))) or (not((ap_const_lv6_14 = VideoFormat_read_reg_1303)) and not((ap_const_lv6_15 = VideoFormat_read_reg_1303)) and not((ap_const_lv6_1D = VideoFormat_read_reg_1303)))))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_ready = ap_const_logic_1)) then 
                    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_ready = ap_const_logic_1)) then 
                    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_ready = ap_const_logic_1)) then 
                    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_ready = ap_const_logic_1)) then 
                    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_ready = ap_const_logic_1)) then 
                    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    y_1_fu_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_1C = VideoFormat_read_read_fu_282_p2))) then 
                y_1_fu_258 <= ap_const_lv12_0;
            elsif (((icmp_ln546_fu_1242_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                y_1_fu_258 <= y_8_fu_1247_p2;
            end if; 
        end if;
    end process;

    y_2_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((ap_const_lv6_12 = VideoFormat_read_read_fu_282_p2) or (ap_const_lv6_13 = VideoFormat_read_read_fu_282_p2)))) then 
                y_2_fu_246 <= ap_const_lv12_0;
            elsif (((icmp_ln583_fu_1206_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                y_2_fu_246 <= y_10_fu_1211_p2;
            end if; 
        end if;
    end process;

    y_3_fu_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((ap_const_lv6_14 = VideoFormat_dout) or (ap_const_lv6_15 = VideoFormat_dout)))) then 
                y_3_fu_230 <= ap_const_lv12_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (((icmp_ln760_fu_1002_p2 = ap_const_lv1_0) and (ap_const_lv6_14 = VideoFormat_read_reg_1303)) or ((icmp_ln760_fu_1002_p2 = ap_const_lv1_0) and (ap_const_lv6_15 = VideoFormat_read_reg_1303))))) then 
                y_3_fu_230 <= y_12_fu_1007_p2;
            end if; 
        end if;
    end process;

    y_4_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_1D = VideoFormat_read_read_fu_282_p2))) then 
                y_4_fu_214 <= ap_const_lv12_0;
            elsif (((icmp_ln884_fu_974_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_lv6_1D = VideoFormat_read_reg_1303))) then 
                y_4_fu_214 <= y_14_fu_979_p2;
            end if; 
        end if;
    end process;

    y_fu_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_C = VideoFormat_read_read_fu_282_p2))) then 
                y_fu_270 <= ap_const_lv12_0;
            elsif (((icmp_ln508_fu_1267_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                y_fu_270 <= y_6_fu_1272_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                Height_read_reg_1307 <= Height_dout;
                VideoFormat_read_reg_1303 <= VideoFormat_dout;
                widthInPix_3_reg_1316 <= WidthInPix_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln583_fu_1206_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                brmerge153_reg_1738 <= brmerge153_fu_1229_p2;
                pix_val_V_4_load_reg_1728 <= pix_val_V_4_fu_250;
                pix_val_V_5_load_reg_1733 <= pix_val_V_5_fu_254;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_1C = VideoFormat_read_read_fu_282_p2))) then
                cmp121_2_reg_1505 <= cmp121_2_fu_717_p2;
                cmp121_reg_1495 <= cmp121_fu_695_p2;
                icmp22_reg_1500 <= icmp22_fu_711_p2;
                icmp_ln539_reg_1485 <= grp_fu_455_p2;
                sub118_reg_1490 <= sub118_fu_689_p2;
                trunc_ln534_1_reg_1480 <= add_ln534_fu_661_p2(15 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and ((ap_const_lv6_12 = VideoFormat_read_read_fu_282_p2) or (ap_const_lv6_13 = VideoFormat_read_read_fu_282_p2)))) then
                cmp212_2_reg_1431 <= cmp212_2_fu_606_p2;
                cmp212_4_reg_1441 <= cmp212_4_fu_628_p2;
                cmp212_5_reg_1446 <= cmp212_5_fu_634_p2;
                cmp212_6_reg_1451 <= cmp212_6_fu_640_p2;
                cmp212_reg_1421 <= cmp212_fu_584_p2;
                icmp25_reg_1426 <= icmp25_fu_600_p2;
                icmp28_reg_1436 <= icmp28_fu_622_p2;
                icmp_ln576_reg_1411 <= icmp_ln576_fu_564_p2;
                notlhs_reg_1456 <= notlhs_fu_646_p2;
                sub209_reg_1416 <= sub209_fu_578_p2;
                trunc_ln571_1_reg_1406 <= add_ln571_fu_544_p2(15 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                cmp360_2_reg_1685 <= cmp360_2_fu_1131_p2;
                cmp360_4_reg_1695 <= cmp360_4_fu_1153_p2;
                cmp360_5_reg_1700 <= cmp360_5_fu_1159_p2;
                cmp360_6_reg_1705 <= cmp360_6_fu_1165_p2;
                cmp360_reg_1675 <= cmp360_fu_1109_p2;
                cmp411_2_reg_1720 <= cmp411_2_fu_1193_p2;
                cmp411_reg_1710 <= cmp411_fu_1171_p2;
                icmp31_reg_1680 <= icmp31_fu_1125_p2;
                icmp34_reg_1690 <= icmp34_fu_1147_p2;
                icmp37_reg_1715 <= icmp37_fu_1187_p2;
                icmp_ln749_reg_1665 <= grp_fu_461_p2;
                sub357_reg_1670 <= sub357_fu_1103_p2;
                trunc_ln1_reg_1660 <= trunc_ln1_fu_1027_p1(25 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_C = VideoFormat_read_read_fu_282_p2))) then
                cmp43_2_reg_1554 <= cmp43_2_fu_788_p2;
                cmp43_reg_1544 <= cmp43_fu_766_p2;
                icmp_ln501_reg_1534 <= grp_fu_455_p2;
                icmp_reg_1549 <= icmp_fu_782_p2;
                sub40_reg_1539 <= sub40_fu_760_p2;
                trunc_ln496_1_reg_1529 <= add_ln496_fu_732_p2(15 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                cmp497_2_reg_1584 <= cmp497_2_fu_903_p2;
                cmp497_4_reg_1594 <= cmp497_4_fu_925_p2;
                cmp497_5_reg_1599 <= cmp497_5_fu_931_p2;
                cmp497_6_reg_1604 <= cmp497_6_fu_937_p2;
                cmp497_reg_1574 <= cmp497_fu_881_p2;
                cmp550_2_reg_1619 <= cmp550_2_fu_965_p2;
                cmp550_reg_1609 <= cmp550_fu_943_p2;
                icmp40_reg_1579 <= icmp40_fu_897_p2;
                icmp43_reg_1589 <= icmp43_fu_919_p2;
                icmp46_reg_1614 <= icmp46_fu_959_p2;
                icmp_ln872_reg_1564 <= grp_fu_461_p2;
                sub494_reg_1569 <= sub494_fu_875_p2;
                trunc_ln4_reg_1559 <= trunc_ln4_fu_799_p1(25 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_18_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                pix_val_V_12_fu_234 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_18_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (((icmp_ln760_fu_1002_p2 = ap_const_lv1_0) and (ap_const_lv6_14 = VideoFormat_read_reg_1303)) or ((icmp_ln760_fu_1002_p2 = ap_const_lv1_0) and (ap_const_lv6_15 = VideoFormat_read_reg_1303))))) then
                pix_val_V_12_load_reg_1645 <= pix_val_V_12_fu_234;
                pix_val_V_13_load_reg_1650 <= pix_val_V_13_fu_238;
                pix_val_V_14_load_reg_1655 <= pix_val_V_14_fu_242;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_19_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                pix_val_V_13_fu_238 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_19_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_22_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                pix_val_V_14_fu_242 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_pix_val_V_22_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_23_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                pix_val_V_15_fu_218 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_23_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln884_fu_974_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_lv6_1D = VideoFormat_read_reg_1303))) then
                pix_val_V_15_load_reg_1627 <= pix_val_V_15_fu_218;
                pix_val_V_16_load_reg_1632 <= pix_val_V_16_fu_222;
                pix_val_V_17_load_reg_1637 <= pix_val_V_17_fu_226;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_26_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                pix_val_V_16_fu_222 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_26_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_27_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                pix_val_V_17_fu_226 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_pix_val_V_27_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_pix_val_V_7_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                pix_val_V_1_fu_278 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_pix_val_V_7_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln508_fu_1267_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                pix_val_V_1_load_reg_1764 <= pix_val_V_1_fu_278;
                pix_val_V_load_reg_1759 <= pix_val_V_fu_274;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_pix_val_V_8_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                pix_val_V_2_fu_262 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_pix_val_V_8_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln546_fu_1242_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                pix_val_V_2_load_reg_1746 <= pix_val_V_2_fu_262;
                pix_val_V_3_load_reg_1751 <= pix_val_V_3_fu_266;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_pix_val_V_9_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                pix_val_V_3_fu_266 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_pix_val_V_9_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_pix_val_V_10_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                pix_val_V_4_fu_250 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_pix_val_V_10_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_pix_val_V_11_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                pix_val_V_5_fu_254 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_pix_val_V_11_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_pix_val_V_6_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                pix_val_V_fu_274 <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_pix_val_V_6_out;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_dout, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n, video_format_c_full_n, VideoFormat_read_read_fu_282_p2, VideoFormat_read_reg_1303, ap_CS_fsm_state5, icmp_ln884_fu_974_p2, icmp_ln760_fu_1002_p2, ap_CS_fsm_state13, icmp_ln583_fu_1206_p2, ap_CS_fsm_state16, icmp_ln546_fu_1242_p2, ap_CS_fsm_state19, icmp_ln508_fu_1267_p2, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_done, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_done, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_done, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_done, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_done, ap_CS_fsm_state7, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state18, ap_CS_fsm_state21)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_C = VideoFormat_read_read_fu_282_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                elsif ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_1C = VideoFormat_read_read_fu_282_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                elsif ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((ap_const_lv6_12 = VideoFormat_read_read_fu_282_p2) or (ap_const_lv6_13 = VideoFormat_read_read_fu_282_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                elsif ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((ap_const_lv6_14 = VideoFormat_dout) or (ap_const_lv6_15 = VideoFormat_dout)))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                elsif ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and not((ap_const_lv6_C = VideoFormat_read_read_fu_282_p2)) and not((ap_const_lv6_1C = VideoFormat_read_read_fu_282_p2)) and not((ap_const_lv6_12 = VideoFormat_read_read_fu_282_p2)) and not((ap_const_lv6_13 = VideoFormat_read_read_fu_282_p2)) and not((ap_const_lv6_14 = VideoFormat_dout)) and not((ap_const_lv6_15 = VideoFormat_dout)) and not((ap_const_lv6_1D = VideoFormat_read_read_fu_282_p2)) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv6_1D = VideoFormat_read_read_fu_282_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((((icmp_ln884_fu_974_p2 = ap_const_lv1_1) and (ap_const_lv6_1D = VideoFormat_read_reg_1303)) or (not((ap_const_lv6_1D = VideoFormat_read_reg_1303)) and (icmp_ln760_fu_1002_p2 = ap_const_lv1_1))) or (not((ap_const_lv6_14 = VideoFormat_read_reg_1303)) and not((ap_const_lv6_15 = VideoFormat_read_reg_1303)) and not((ap_const_lv6_1D = VideoFormat_read_reg_1303)))))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (((icmp_ln760_fu_1002_p2 = ap_const_lv1_0) and (ap_const_lv6_14 = VideoFormat_read_reg_1303)) or ((icmp_ln760_fu_1002_p2 = ap_const_lv1_0) and (ap_const_lv6_15 = VideoFormat_read_reg_1303))))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((icmp_ln583_fu_1206_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if (((icmp_ln546_fu_1242_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                if (((icmp_ln508_fu_1267_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    Height_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            Height_blk_n <= Height_empty_n;
        else 
            Height_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Height_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n, video_format_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            Height_read <= ap_const_logic_1;
        else 
            Height_read <= ap_const_logic_0;
        end if; 
    end process;


    VideoFormat_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, VideoFormat_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            VideoFormat_blk_n <= VideoFormat_empty_n;
        else 
            VideoFormat_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    VideoFormat_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n, video_format_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            VideoFormat_read <= ap_const_logic_1;
        else 
            VideoFormat_read <= ap_const_logic_0;
        end if; 
    end process;

    VideoFormat_read_read_fu_282_p2 <= VideoFormat_dout;

    WidthInBytes_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, WidthInBytes_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInBytes_blk_n <= WidthInBytes_empty_n;
        else 
            WidthInBytes_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    WidthInBytes_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, WidthInBytes_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInBytes_c_blk_n <= WidthInBytes_c_full_n;
        else 
            WidthInBytes_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    WidthInBytes_c_din <= WidthInBytes_dout;

    WidthInBytes_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n, video_format_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInBytes_c_write <= ap_const_logic_1;
        else 
            WidthInBytes_c_write <= ap_const_logic_0;
        end if; 
    end process;


    WidthInBytes_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n, video_format_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInBytes_read <= ap_const_logic_1;
        else 
            WidthInBytes_read <= ap_const_logic_0;
        end if; 
    end process;


    WidthInPix_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, WidthInPix_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInPix_blk_n <= WidthInPix_empty_n;
        else 
            WidthInPix_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    WidthInPix_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n, video_format_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            WidthInPix_read <= ap_const_logic_1;
        else 
            WidthInPix_read <= ap_const_logic_0;
        end if; 
    end process;

    add_ln496_fu_732_p2 <= std_logic_vector(unsigned(zext_ln496_fu_728_p1) + unsigned(ap_const_lv16_7));
    add_ln534_fu_661_p2 <= std_logic_vector(unsigned(zext_ln534_fu_657_p1) + unsigned(ap_const_lv16_7));
    add_ln571_fu_544_p2 <= std_logic_vector(unsigned(zext_ln571_fu_540_p1) + unsigned(ap_const_lv16_7));
    add_ln743_fu_505_p2 <= std_logic_vector(unsigned(zext_ln743_fu_501_p1) + unsigned(ap_const_lv16_7));
    add_ln745_fu_521_p2 <= std_logic_vector(unsigned(trunc_ln_fu_511_p4) + unsigned(ap_const_lv13_2));
    add_ln755_fu_1079_p2 <= std_logic_vector(unsigned(sub_ln755_fu_1073_p2) + unsigned(ap_const_lv9_3F));
    add_ln866_fu_470_p2 <= std_logic_vector(unsigned(zext_ln866_fu_466_p1) + unsigned(ap_const_lv16_7));
    add_ln868_fu_486_p2 <= std_logic_vector(unsigned(trunc_ln3_fu_476_p4) + unsigned(ap_const_lv13_2));
    add_ln878_fu_851_p2 <= std_logic_vector(unsigned(sub_ln878_fu_845_p2) + unsigned(ap_const_lv9_3F));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_done)
    begin
        if ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_done)
    begin
        if ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_done)
    begin
        if ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n, video_format_c_full_n)
    begin
        if (((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_done)
    begin
        if ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_done)
    begin
        if ((grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n, video_format_c_full_n)
    begin
                ap_block_state1 <= ((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, VideoFormat_read_reg_1303, ap_CS_fsm_state5, icmp_ln884_fu_974_p2, icmp_ln760_fu_1002_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((((icmp_ln884_fu_974_p2 = ap_const_lv1_1) and (ap_const_lv6_1D = VideoFormat_read_reg_1303)) or (not((ap_const_lv6_1D = VideoFormat_read_reg_1303)) and (icmp_ln760_fu_1002_p2 = ap_const_lv1_1))) or (not((ap_const_lv6_14 = VideoFormat_read_reg_1303)) and not((ap_const_lv6_15 = VideoFormat_read_reg_1303)) and not((ap_const_lv6_1D = VideoFormat_read_reg_1303)))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(VideoFormat_read_reg_1303, ap_CS_fsm_state5, icmp_ln884_fu_974_p2, icmp_ln760_fu_1002_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((((icmp_ln884_fu_974_p2 = ap_const_lv1_1) and (ap_const_lv6_1D = VideoFormat_read_reg_1303)) or (not((ap_const_lv6_1D = VideoFormat_read_reg_1303)) and (icmp_ln760_fu_1002_p2 = ap_const_lv1_1))) or (not((ap_const_lv6_14 = VideoFormat_read_reg_1303)) and not((ap_const_lv6_15 = VideoFormat_read_reg_1303)) and not((ap_const_lv6_1D = VideoFormat_read_reg_1303)))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge153_fu_1229_p2 <= (tobool_not_fu_1223_p2 or notlhs_reg_1456);

    bytePlanes_plane01_din_assign_proc : process(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_bytePlanes_plane01_din, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_bytePlanes_plane01_din, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_bytePlanes_plane01_din, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_bytePlanes_plane01_din, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_bytePlanes_plane01_din, ap_CS_fsm_state7, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state18, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            bytePlanes_plane01_din <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_bytePlanes_plane01_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            bytePlanes_plane01_din <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_bytePlanes_plane01_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            bytePlanes_plane01_din <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_bytePlanes_plane01_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            bytePlanes_plane01_din <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_bytePlanes_plane01_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            bytePlanes_plane01_din <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_bytePlanes_plane01_din;
        else 
            bytePlanes_plane01_din <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_bytePlanes_plane01_din;
        end if; 
    end process;


    bytePlanes_plane01_write_assign_proc : process(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_bytePlanes_plane01_write, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_bytePlanes_plane01_write, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_bytePlanes_plane01_write, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_bytePlanes_plane01_write, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_bytePlanes_plane01_write, ap_CS_fsm_state7, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state18, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            bytePlanes_plane01_write <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_bytePlanes_plane01_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            bytePlanes_plane01_write <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_bytePlanes_plane01_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            bytePlanes_plane01_write <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_bytePlanes_plane01_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            bytePlanes_plane01_write <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_bytePlanes_plane01_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            bytePlanes_plane01_write <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_bytePlanes_plane01_write;
        else 
            bytePlanes_plane01_write <= ap_const_logic_0;
        end if; 
    end process;

    bytePlanes_plane12_din <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_bytePlanes_plane12_din;

    bytePlanes_plane12_write_assign_proc : process(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_bytePlanes_plane12_write, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            bytePlanes_plane12_write <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_bytePlanes_plane12_write;
        else 
            bytePlanes_plane12_write <= ap_const_logic_0;
        end if; 
    end process;

    cmp121_2_fu_717_p2 <= "1" when (unsigned(remainPix_3_fu_681_p3) > unsigned(ap_const_lv3_2)) else "0";
    cmp121_fu_695_p2 <= "0" when (remainPix_3_fu_681_p3 = ap_const_lv3_0) else "1";
    cmp212_2_fu_606_p2 <= "1" when (unsigned(remainPix_5_fu_570_p3) > unsigned(ap_const_lv4_2)) else "0";
    cmp212_4_fu_628_p2 <= "1" when (unsigned(remainPix_5_fu_570_p3) > unsigned(ap_const_lv4_4)) else "0";
    cmp212_5_fu_634_p2 <= "1" when (unsigned(remainPix_5_fu_570_p3) > unsigned(ap_const_lv4_5)) else "0";
    cmp212_6_fu_640_p2 <= "1" when (unsigned(remainPix_5_fu_570_p3) > unsigned(ap_const_lv4_6)) else "0";
    cmp212_fu_584_p2 <= "0" when (remainPix_5_fu_570_p3 = ap_const_lv4_0) else "1";
    cmp360_2_fu_1131_p2 <= "1" when (unsigned(remainPix_6_fu_1043_p3) > unsigned(ap_const_lv4_2)) else "0";
    cmp360_4_fu_1153_p2 <= "1" when (unsigned(remainPix_6_fu_1043_p3) > unsigned(ap_const_lv4_4)) else "0";
    cmp360_5_fu_1159_p2 <= "1" when (unsigned(remainPix_6_fu_1043_p3) > unsigned(ap_const_lv4_5)) else "0";
    cmp360_6_fu_1165_p2 <= "1" when (unsigned(remainPix_6_fu_1043_p3) > unsigned(ap_const_lv4_6)) else "0";
    cmp360_fu_1109_p2 <= "0" when (remainPix_6_fu_1043_p3 = ap_const_lv4_0) else "1";
    cmp411_2_fu_1193_p2 <= "1" when (unsigned(remainTrx_fu_1095_p3) > unsigned(ap_const_lv3_2)) else "0";
    cmp411_fu_1171_p2 <= "0" when (remainTrx_fu_1095_p3 = ap_const_lv3_0) else "1";
    cmp43_2_fu_788_p2 <= "1" when (unsigned(remainPix_1_fu_752_p3) > unsigned(ap_const_lv3_2)) else "0";
    cmp43_fu_766_p2 <= "0" when (remainPix_1_fu_752_p3 = ap_const_lv3_0) else "1";
    cmp497_2_fu_903_p2 <= "1" when (unsigned(remainPix_7_fu_815_p3) > unsigned(ap_const_lv4_2)) else "0";
    cmp497_4_fu_925_p2 <= "1" when (unsigned(remainPix_7_fu_815_p3) > unsigned(ap_const_lv4_4)) else "0";
    cmp497_5_fu_931_p2 <= "1" when (unsigned(remainPix_7_fu_815_p3) > unsigned(ap_const_lv4_5)) else "0";
    cmp497_6_fu_937_p2 <= "1" when (unsigned(remainPix_7_fu_815_p3) > unsigned(ap_const_lv4_6)) else "0";
    cmp497_fu_881_p2 <= "0" when (remainPix_7_fu_815_p3 = ap_const_lv4_0) else "1";
    cmp550_2_fu_965_p2 <= "1" when (unsigned(remainTrx_1_fu_867_p3) > unsigned(ap_const_lv3_2)) else "0";
    cmp550_fu_943_p2 <= "0" when (remainTrx_1_fu_867_p3 = ap_const_lv3_0) else "1";
    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_start <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_ap_start_reg;
    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_start <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_ap_start_reg;
    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_start <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_ap_start_reg;
    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_start <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_ap_start_reg;
    grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_start <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_ap_start_reg;

    grp_fu_1289_ce_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n, video_format_c_full_n, ap_CS_fsm_state4, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            grp_fu_1289_ce <= ap_const_logic_1;
        else 
            grp_fu_1289_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1289_p0 <= grp_fu_1289_p00(13 - 1 downto 0);
    grp_fu_1289_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln868_fu_486_p2),27));
    grp_fu_1289_p1 <= ap_const_lv27_2AAB(14 - 1 downto 0);

    grp_fu_1296_ce_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n, video_format_c_full_n, ap_CS_fsm_state10, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            grp_fu_1296_ce <= ap_const_logic_1;
        else 
            grp_fu_1296_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1296_p0 <= grp_fu_1296_p00(13 - 1 downto 0);
    grp_fu_1296_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln745_fu_521_p2),27));
    grp_fu_1296_p1 <= ap_const_lv27_2AAB(14 - 1 downto 0);
    grp_fu_445_p4 <= WidthInBytes_dout(2 downto 1);
    grp_fu_455_p2 <= "1" when (grp_fu_445_p4 = ap_const_lv2_0) else "0";
    grp_fu_461_p2 <= "1" when (widthInPix_3_reg_1316 = ap_const_lv3_0) else "0";

    height_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, height_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_c_blk_n <= height_c_full_n;
        else 
            height_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    height_c_din <= Height_dout;

    height_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n, video_format_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_c_write <= ap_const_logic_1;
        else 
            height_c_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp22_fu_711_p2 <= "0" when (tmp_1_fu_701_p4 = ap_const_lv2_0) else "1";
    icmp25_fu_600_p2 <= "0" when (tmp_2_fu_590_p4 = ap_const_lv3_0) else "1";
    icmp28_fu_622_p2 <= "0" when (tmp_3_fu_612_p4 = ap_const_lv2_0) else "1";
    icmp31_fu_1125_p2 <= "0" when (tmp_4_fu_1115_p4 = ap_const_lv3_0) else "1";
    icmp34_fu_1147_p2 <= "0" when (tmp_5_fu_1137_p4 = ap_const_lv2_0) else "1";
    icmp37_fu_1187_p2 <= "0" when (tmp_6_fu_1177_p4 = ap_const_lv2_0) else "1";
    icmp40_fu_897_p2 <= "0" when (tmp_7_fu_887_p4 = ap_const_lv3_0) else "1";
    icmp43_fu_919_p2 <= "0" when (tmp_8_fu_909_p4 = ap_const_lv2_0) else "1";
    icmp46_fu_959_p2 <= "0" when (tmp_9_fu_949_p4 = ap_const_lv2_0) else "1";
    icmp_fu_782_p2 <= "0" when (tmp_fu_772_p4 = ap_const_lv2_0) else "1";
    icmp_ln508_fu_1267_p2 <= "1" when (y_fu_270 = Height_read_reg_1307) else "0";
    icmp_ln546_fu_1242_p2 <= "1" when (y_1_fu_258 = Height_read_reg_1307) else "0";
    icmp_ln576_fu_564_p2 <= "1" when (remainPix_4_fu_536_p1 = ap_const_lv3_0) else "0";
    icmp_ln583_fu_1206_p2 <= "1" when (y_2_fu_246 = Height_read_reg_1307) else "0";
    icmp_ln760_fu_1002_p2 <= "1" when (y_3_fu_230 = Height_read_reg_1307) else "0";
    icmp_ln884_fu_974_p2 <= "1" when (y_4_fu_214 = Height_read_reg_1307) else "0";

    img_read_assign_proc : process(grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_img_read, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_img_read, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_img_read, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_img_read, grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_img_read, ap_CS_fsm_state7, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state18, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            img_read <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_511_1_fu_427_img_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            img_read <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5_fu_409_img_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            img_read <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8_fu_384_img_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            img_read <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11_fu_357_img_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            img_read <= grp_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_887_16_fu_330_img_read;
        else 
            img_read <= ap_const_logic_0;
        end if; 
    end process;

    notlhs_fu_646_p2 <= "0" when (VideoFormat_dout = ap_const_lv6_13) else "1";
    remainPix_1_fu_752_p3 <= 
        ap_const_lv3_4 when (grp_fu_455_p2(0) = '1') else 
        zext_ln499_fu_748_p1;
    remainPix_3_fu_681_p3 <= 
        ap_const_lv3_4 when (grp_fu_455_p2(0) = '1') else 
        zext_ln537_fu_677_p1;
    remainPix_4_fu_536_p1 <= WidthInBytes_dout(3 - 1 downto 0);
    remainPix_5_fu_570_p3 <= 
        ap_const_lv4_8 when (icmp_ln576_fu_564_p2(0) = '1') else 
        zext_ln574_fu_560_p1;
    remainPix_6_fu_1043_p3 <= 
        ap_const_lv4_8 when (grp_fu_461_p2(0) = '1') else 
        zext_ln747_fu_1040_p1;
    remainPix_7_fu_815_p3 <= 
        ap_const_lv4_8 when (grp_fu_461_p2(0) = '1') else 
        zext_ln870_fu_812_p1;
    remainTrx_1_fu_867_p3 <= 
        ap_const_lv3_3 when (grp_fu_461_p2(0) = '1') else 
        trunc_ln5_fu_857_p4;
    remainTrx_fu_1095_p3 <= 
        ap_const_lv3_3 when (grp_fu_461_p2(0) = '1') else 
        trunc_ln2_fu_1085_p4;
    shl_ln1_fu_823_p3 <= (widthInPix_3_reg_1316 & ap_const_lv5_0);
    shl_ln755_1_fu_1062_p3 <= (widthInPix_3_reg_1316 & ap_const_lv3_0);
    shl_ln878_1_fu_834_p3 <= (widthInPix_3_reg_1316 & ap_const_lv3_0);
    shl_ln_fu_1051_p3 <= (widthInPix_3_reg_1316 & ap_const_lv5_0);
    sub118_fu_689_p2 <= std_logic_vector(unsigned(trunc_ln534_1_fu_667_p4) + unsigned(ap_const_lv13_1FFF));
    sub209_fu_578_p2 <= std_logic_vector(unsigned(trunc_ln571_1_fu_550_p4) + unsigned(ap_const_lv13_1FFF));
    sub357_fu_1103_p2 <= std_logic_vector(unsigned(zext_ln745_fu_1036_p1) + unsigned(ap_const_lv12_FFF));
    sub40_fu_760_p2 <= std_logic_vector(unsigned(trunc_ln496_1_fu_738_p4) + unsigned(ap_const_lv13_1FFF));
    sub494_fu_875_p2 <= std_logic_vector(unsigned(zext_ln868_fu_808_p1) + unsigned(ap_const_lv12_FFF));
    sub_ln755_fu_1073_p2 <= std_logic_vector(unsigned(zext_ln755_fu_1058_p1) - unsigned(zext_ln755_1_fu_1069_p1));
    sub_ln878_fu_845_p2 <= std_logic_vector(unsigned(zext_ln878_fu_830_p1) - unsigned(zext_ln878_1_fu_841_p1));
    tmp_1_fu_701_p4 <= remainPix_3_fu_681_p3(2 downto 1);
    tmp_2_fu_590_p4 <= remainPix_5_fu_570_p3(3 downto 1);
    tmp_3_fu_612_p4 <= remainPix_5_fu_570_p3(3 downto 2);
    tmp_4_fu_1115_p4 <= remainPix_6_fu_1043_p3(3 downto 1);
    tmp_5_fu_1137_p4 <= remainPix_6_fu_1043_p3(3 downto 2);
    tmp_6_fu_1177_p4 <= remainTrx_fu_1095_p3(2 downto 1);
    tmp_7_fu_887_p4 <= remainPix_7_fu_815_p3(3 downto 1);
    tmp_8_fu_909_p4 <= remainPix_7_fu_815_p3(3 downto 2);
    tmp_9_fu_949_p4 <= remainTrx_1_fu_867_p3(2 downto 1);
    tmp_fu_772_p4 <= remainPix_1_fu_752_p3(2 downto 1);
    tobool_not_fu_1223_p2 <= (trunc_ln583_fu_1202_p1 xor ap_const_lv1_1);
    trunc_ln1_fu_1027_p1 <= grp_fu_1296_p2;
    trunc_ln1_fu_1027_p4 <= trunc_ln1_fu_1027_p1(25 downto 15);
    trunc_ln2_fu_1085_p4 <= add_ln755_fu_1079_p2(8 downto 6);
    trunc_ln3_fu_476_p4 <= add_ln866_fu_470_p2(15 downto 3);
    trunc_ln496_1_fu_738_p4 <= add_ln496_fu_732_p2(15 downto 3);
    trunc_ln4_fu_799_p1 <= grp_fu_1289_p2;
    trunc_ln4_fu_799_p4 <= trunc_ln4_fu_799_p1(25 downto 15);
    trunc_ln534_1_fu_667_p4 <= add_ln534_fu_661_p2(15 downto 3);
    trunc_ln571_1_fu_550_p4 <= add_ln571_fu_544_p2(15 downto 3);
    trunc_ln583_fu_1202_p1 <= y_2_fu_246(1 - 1 downto 0);
    trunc_ln5_fu_857_p4 <= add_ln878_fu_851_p2(8 downto 6);
    trunc_ln_fu_511_p4 <= add_ln743_fu_505_p2(15 downto 3);

    video_format_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, video_format_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            video_format_c_blk_n <= video_format_c_full_n;
        else 
            video_format_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    video_format_c_din <= VideoFormat_dout;

    video_format_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, Height_empty_n, WidthInPix_empty_n, WidthInBytes_empty_n, VideoFormat_empty_n, WidthInBytes_c_full_n, height_c_full_n, video_format_c_full_n)
    begin
        if ((not(((height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_const_logic_0 = WidthInBytes_c_full_n) or (ap_const_logic_0 = VideoFormat_empty_n) or (ap_const_logic_0 = WidthInBytes_empty_n) or (ap_const_logic_0 = WidthInPix_empty_n) or (ap_const_logic_0 = Height_empty_n) or (ap_start = ap_const_logic_0) or (video_format_c_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            video_format_c_write <= ap_const_logic_1;
        else 
            video_format_c_write <= ap_const_logic_0;
        end if; 
    end process;

    y_10_fu_1211_p2 <= std_logic_vector(unsigned(y_2_fu_246) + unsigned(ap_const_lv12_1));
    y_12_fu_1007_p2 <= std_logic_vector(unsigned(y_3_fu_230) + unsigned(ap_const_lv12_1));
    y_14_fu_979_p2 <= std_logic_vector(unsigned(y_4_fu_214) + unsigned(ap_const_lv12_1));
    y_6_fu_1272_p2 <= std_logic_vector(unsigned(y_fu_270) + unsigned(ap_const_lv12_1));
    y_8_fu_1247_p2 <= std_logic_vector(unsigned(y_1_fu_258) + unsigned(ap_const_lv12_1));
    zext_ln496_fu_728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(WidthInBytes_dout),16));
    zext_ln499_fu_748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_445_p4),3));
    zext_ln534_fu_657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(WidthInBytes_dout),16));
    zext_ln537_fu_677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_445_p4),3));
    zext_ln571_fu_540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(WidthInBytes_dout),16));
    zext_ln574_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(remainPix_4_fu_536_p1),4));
    zext_ln743_fu_501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(WidthInBytes_dout),16));
    zext_ln745_fu_1036_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1_fu_1027_p4),12));
    zext_ln747_fu_1040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(widthInPix_3_reg_1316),4));
    zext_ln755_1_fu_1069_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln755_1_fu_1062_p3),9));
    zext_ln755_fu_1058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1051_p3),9));
    zext_ln866_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(WidthInBytes_dout),16));
    zext_ln868_fu_808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln4_fu_799_p4),12));
    zext_ln870_fu_812_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(widthInPix_3_reg_1316),4));
    zext_ln878_1_fu_841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln878_1_fu_834_p3),9));
    zext_ln878_fu_830_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_823_p3),9));
end behav;
