# Reading pref.tcl
# do final_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:33 on Nov 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 13:22:33 on Nov 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/controllerc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:34 on Nov 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/controllerc.sv 
# -- Compiling module controllerc
# 
# Top level modules:
# 	controllerc
# End time: 13:22:34 on Nov 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/decoderdec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:34 on Nov 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/decoderdec.sv 
# -- Compiling module decoderdec
# 
# Top level modules:
# 	decoderdec
# End time: 13:22:34 on Nov 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:34 on Nov 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/condlogic.sv 
# -- Compiling module condlogic
# -- Compiling module condcheck
# 
# Top level modules:
# 	condlogic
# End time: 13:22:34 on Nov 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:35 on Nov 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:22:35 on Nov 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:35 on Nov 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:22:35 on Nov 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:35 on Nov 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:22:35 on Nov 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:35 on Nov 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 13:22:35 on Nov 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:36 on Nov 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 13:22:36 on Nov 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/flopenr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:36 on Nov 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/flopenr.sv 
# -- Compiling module flopenr
# 
# Top level modules:
# 	flopenr
# End time: 13:22:36 on Nov 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:36 on Nov 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 13:22:36 on Nov 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:36 on Nov 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:22:36 on Nov 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/dmem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:36 on Nov 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/dmem.sv 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 13:22:37 on Nov 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:37 on Nov 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:22:37 on Nov 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/led_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:37 on Nov 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/led_controller.sv 
# -- Compiling module led_controller
# 
# Top level modules:
# 	led_controller
# End time: 13:22:37 on Nov 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/imem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:37 on Nov 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/imem.sv 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 13:22:37 on Nov 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/TEC\ II\ 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025 {C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:37 on Nov 03,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025" C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/testbench.sv 
# -- Compiling module testbench
# ** Warning: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/testbench.sv(65): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	testbench
# End time: 13:22:37 on Nov 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:22:38 on Nov 03,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.controllerc
# Loading work.decoderdec
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# Loading work.led_controller
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/testbench.sv Line: 8
# ** Warning: (vsim-3722) C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/testbench.sv(8): [TFMPC] - Missing connection for port 'LED'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# [C:0] MOV R0, #0 (E0400000) ✓
# [STATE] R0=0 | R1=0
# [C:1] ADD R1, R0, #7 (E2801007) ✓
# [C:2] MemWrite: DMEM[100] ← 0x00000007
#        ✓ Escritura correcta: 7 en dirección 100
# [C:2] STR R1, [R0, #100] (E5801064) ejecutada
# [C:3] LDR R2, [R0, #100] (E5902064) ✓
# [C:5] MemWrite: DMEM[100] ← 0x00000007
#        ✓ Escritura correcta: 7 en dirección 100
# [C:5] STR R1, [R0, #100] (E5801064) ejecutada
# [C:5] BRANCH: PC = 0x00000010 → 0x00000008 (delta:          -8 bytes)
# [STATE] R0=0 | R1=7
# [C:6] LDR R2, [R0, #100] (E5902064) ✓
# [C:8] MemWrite: DMEM[100] ← 0x00000007
#        ✓ Escritura correcta: 7 en dirección 100
# [C:8] STR R1, [R0, #100] (E5801064) ejecutada
# [C:8] BRANCH: PC = 0x00000010 → 0x00000008 (delta:          -8 bytes)
# [C:9] LDR R2, [R0, #100] (E5902064) ✓
# [STATE] R0=24 | R1=0
# [C:11] MemWrite: DMEM[100] ← 0x00000007
#        ✓ Escritura correcta: 7 en dirección 100
# [C:11] STR R1, [R0, #100] (E5801064) ejecutada
# [C:11] BRANCH: PC = 0x00000010 → 0x00000008 (delta:          -8 bytes)
# [C:12] LDR R2, [R0, #100] (E5902064) ✓
# [C:14] MemWrite: DMEM[100] ← 0x00000007
#        ✓ Escritura correcta: 7 en dirección 100
# [C:14] STR R1, [R0, #100] (E5801064) ejecutada
# [C:14] BRANCH: PC = 0x00000010 → 0x00000008 (delta:          -8 bytes)
# [C:15] LDR R2, [R0, #100] (E5902064) ✓
# [STATE] R0=0 | R1=0
# [C:17] MemWrite: DMEM[100] ← 0x00000007
#        ✓ Escritura correcta: 7 en dirección 100
# [C:17] STR R1, [R0, #100] (E5801064) ejecutada
# [C:17] BRANCH: PC = 0x00000010 → 0x00000008 (delta:          -8 bytes)
# [C:18] LDR R2, [R0, #100] (E5902064) ✓
# [C:20] MemWrite: DMEM[100] ← 0x00000007
#        ✓ Escritura correcta: 7 en dirección 100
# [C:20] STR R1, [R0, #100] (E5801064) ejecutada
# [C:20] BRANCH: PC = 0x00000010 → 0x00000008 (delta:          -8 bytes)
# [STATE] R0=0 | R1=7
# [C:21] LDR R2, [R0, #100] (E5902064) ✓
# [C:23] MemWrite: DMEM[100] ← 0x00000007
#        ✓ Escritura correcta: 7 en dirección 100
# [C:23] STR R1, [R0, #100] (E5801064) ejecutada
# [C:23] BRANCH: PC = 0x00000010 → 0x00000008 (delta:          -8 bytes)
# [C:24] LDR R2, [R0, #100] (E5902064) ✓
# [STATE] R0=24 | R1=0
# [C:26] MemWrite: DMEM[100] ← 0x00000007
#        ✓ Escritura correcta: 7 en dirección 100
# [C:26] STR R1, [R0, #100] (E5801064) ejecutada
# [C:26] BRANCH: PC = 0x00000010 → 0x00000008 (delta:          -8 bytes)
# [C:27] LDR R2, [R0, #100] (E5902064) ✓
# [C:29] MemWrite: DMEM[100] ← 0x00000007
#        ✓ Escritura correcta: 7 en dirección 100
# [C:29] STR R1, [R0, #100] (E5801064) ejecutada
# [C:29] BRANCH: PC = 0x00000010 → 0x00000008 (delta:          -8 bytes)
# [C:30] LDR R2, [R0, #100] (E5902064) ✓
# [STATE] R0=0 | R1=0
# [C:32] MemWrite: DMEM[100] ← 0x00000007
#        ✓ Escritura correcta: 7 en dirección 100
# [C:32] STR R1, [R0, #100] (E5801064) ejecutada
# [C:32] BRANCH: PC = 0x00000010 → 0x00000008 (delta:          -8 bytes)
# [C:33] LDR R2, [R0, #100] (E5902064) ✓
# [C:35] MemWrite: DMEM[100] ← 0x00000007
#        ✓ Escritura correcta: 7 en dirección 100
# [C:35] STR R1, [R0, #100] (E5801064) ejecutada
# [C:35] BRANCH: PC = 0x00000010 → 0x00000008 (delta:          -8 bytes)
# [STATE] R0=0 | R1=7
# [C:36] LDR R2, [R0, #100] (E5902064) ✓
# [C:38] MemWrite: DMEM[100] ← 0x00000007
#        ✓ Escritura correcta: 7 en dirección 100
# [C:38] STR R1, [R0, #100] (E5801064) ejecutada
# [C:38] BRANCH: PC = 0x00000010 → 0x00000008 (delta:          -8 bytes)
# [C:39] LDR R2, [R0, #100] (E5902064) ✓
# [STATE] R0=24 | R1=0
# [C:41] MemWrite: DMEM[100] ← 0x00000007
#        ✓ Escritura correcta: 7 en dirección 100
# [C:41] STR R1, [R0, #100] (E5801064) ejecutada
# [C:41] BRANCH: PC = 0x00000010 → 0x00000008 (delta:          -8 bytes)
# [C:42] LDR R2, [R0, #100] (E5902064) ✓
# [C:44] MemWrite: DMEM[100] ← 0x00000007
#        ✓ Escritura correcta: 7 en dirección 100
# [C:44] STR R1, [R0, #100] (E5801064) ejecutada
# [C:44] BRANCH: PC = 0x00000010 → 0x00000008 (delta:          -8 bytes)
# [C:45] LDR R2, [R0, #100] (E5902064) ✓
# [STATE] R0=0 | R1=0
# [C:47] MemWrite: DMEM[100] ← 0x00000007
#        ✓ Escritura correcta: 7 en dirección 100
# [C:47] STR R1, [R0, #100] (E5801064) ejecutada
# [C:47] BRANCH: PC = 0x00000010 → 0x00000008 (delta:          -8 bytes)
# [C:48] LDR R2, [R0, #100] (E5902064) ✓
# [C:50] MemWrite: DMEM[100] ← 0x00000007
#        ✓ Escritura correcta: 7 en dirección 100
# [C:50] STR R1, [R0, #100] (E5801064) ejecutada
# [C:50] BRANCH: PC = 0x00000010 → 0x00000008 (delta:          -8 bytes)
# 
# 
# ╔═══════════════════════════════════════════════════════╗
# ║         REPORTE FINAL DE SIMULACIÓN                  ║
# ╠═══════════════════════════════════════════════════════╣
# ║ Ciclos ejecutados: 50
# ║ MOV ejecutados: 1
# ║ ADD ejecutados: 1
# ║ STR ejecutados: 17
# ║ LDR ejecutados: 16
# ║ BRANCH ejecutados: 16
# ╠═══════════════════════════════════════════════════════╣
# ║ ✓ TEST 1: MOV (aritmética) PASSED
# ║ ✓ TEST 2: ADD (aritmética) PASSED
# ║ ✓ TEST 3: STR (Load/Store) PASSED
# ║ ✓ TEST 4: LDR (Load/Store) PASSED
# ║ ✓ TEST 5: BRANCH (Flujo) PASSED
# ║ ✓ TEST 6: LOOP (Repetición) PASSED
# ╠═══════════════════════════════════════════════════════╣
# ║                                                       ║
# ║  ✓✓✓ TODOS LOS TESTS PASARON ✓✓✓                  ║
# ║                                                       ║
# ║  Tu procesador ARM es COMPLETAMENTE FUNCIONAL      ║
# ║  - Aritmética: ✓ MOV, ADD                          ║
# ║  - Load/Store: ✓ STR, LDR                          ║
# ║  - Flujo:      ✓ BRANCH con loop                   ║
# ║                                                       ║
# ╚═══════════════════════════════════════════════════════╝
# 
# ** Note: $stop    : C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/testbench.sv(199)
#    Time: 525 ps  Iteration: 1  Instance: /testbench
# Break in Module testbench at C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/Proyecto_Final/echavarria_ffuchs_mvalverde_mgudino_digital_design_finalproject_2025/testbench.sv line 199
# End time: 13:23:16 on Nov 03,2025, Elapsed time: 0:00:38
# Errors: 0, Warnings: 2
