# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# Date created = 22:03:39  October 11, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		lab2_top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C7G
set_global_assignment -name TOP_LEVEL_ENTITY lab2_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:03:39  OCTOBER 11, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VHDL_FILE ../adc_module_for_top_design_2/generator.vhd
set_global_assignment -name VHDL_FILE ../adc_module_for_top_design_2/Programmable_FIR_via_Registers_pkg_adc.vhd
set_global_assignment -name VHDL_FILE ../adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd
set_global_assignment -name VHDL_FILE ../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd
set_global_assignment -name VHDL_FILE ../adc_module_for_top_design_2/coeffs_registers_adc.vhd
set_global_assignment -name SDC_FILE "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/lab2_top.sdc"
set_global_assignment -name QIP_FILE "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.qip"
set_global_assignment -name VHDL_FILE "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/serialOut/func_pack.vhd"
set_global_assignment -name VHDL_FILE "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_port.vhd"
set_global_assignment -name VHDL_FILE "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/uprog_sys.vhd"
set_global_assignment -name VHDL_FILE "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/rst_synch_logic.vhd"
set_global_assignment -name VHDL_FILE "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd"
set_global_assignment -name VHDL_FILE "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd"
set_global_assignment -name VHDL_FILE "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/clk_div.vhd"
set_global_assignment -name VHDL_FILE "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd"
set_global_assignment -name VHDL_FILE "../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/reg/reg.vhd"
set_global_assignment -name VHDL_FILE pmod_dac_ad5628.vhd
set_global_assignment -name VHDL_FILE spi_master.vhd
set_global_assignment -name VHDL_FILE ../top/pmod_dac121S101/pmod_dac121S101.vhd
set_global_assignment -name VHDL_FILE ../top/pmod_dac121S101/spi_master_dual_mosi.vhd
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top