// Seed: 3183578904
module module_0 (
    input uwire id_0,
    input tri id_1,
    input supply0 id_2,
    input wire id_3,
    input wor id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wor id_7,
    output tri1 id_8,
    input wor id_9,
    input uwire id_10,
    output tri0 id_11,
    input tri id_12,
    input wand id_13,
    input supply1 id_14
);
  assign id_11 = (1);
  wire id_16;
endmodule
module module_1 (
    output wor id_0,
    output wand id_1,
    input supply1 id_2,
    input tri id_3
);
  wire id_5;
  always @(1, posedge 1 or id_3) id_1 = 1'b0;
  assign id_5 = id_2;
  tri id_6;
  assign id_6 = id_2;
  assign id_1 = 1;
  module_0(
      id_2, id_6, id_2, id_3, id_2, id_3, id_5, id_5, id_1, id_6, id_6, id_1, id_2, id_3, id_3
  );
  assign id_1 = ~|id_2;
endmodule
