<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="axis_to_ddr_writer" language="c" vlnv="xilinx.com:hls:axis_to_ddr_writer:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="M_AXI_BASE_DDR_ADDR" mode="master" range="0xFFFFFFFF" dataWidth="64" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_AXILITES" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="base_address" addressQualifier="0" id="0" port="S_AXI_AXILITES" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="frame_buffer_dim" addressQualifier="0" id="1" port="S_AXI_AXILITES" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="frame_buffer_offset" addressQualifier="0" id="2" port="S_AXI_AXILITES" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="frame_buffer_number" addressQualifier="0" id="3" port="S_AXI_AXILITES" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="unsigned char"/>
      <arg name="update_intr" addressQualifier="0" id="4" port="S_AXI_AXILITES" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="bool"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
