\hypertarget{group__STM32__conf}{}\doxysection{STM32 HAL-\/\+Config}
\label{group__STM32__conf}\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga877ae99e8c47a609ea97c888912bf75f}{HAL\+\_\+\+MODULE\+\_\+\+ENABLED}}
\begin{DoxyCompactList}\small\item\em This is the list of modules to be used in the HAL driver. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga476f1655c969ae57e89a74d98c75f43f}{HAL\+\_\+\+ADC\+\_\+\+MODULE\+\_\+\+ENABLED}}
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga0bd9565011f8d7c7f33b420ffb920781}{HAL\+\_\+\+DAC\+\_\+\+MODULE\+\_\+\+ENABLED}}
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga8ad4712bf4add56892d057778e826e0c}{HAL\+\_\+\+SPI\+\_\+\+MODULE\+\_\+\+ENABLED}}
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga23382b8f04b3e6db2c59dfa1ef5ea4a2}{HAL\+\_\+\+TIM\+\_\+\+MODULE\+\_\+\+ENABLED}}
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga167269406e73327b95c3bb7b9cfe6d89}{HAL\+\_\+\+UART\+\_\+\+MODULE\+\_\+\+ENABLED}}
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga86165f80d6078719ee0715afe13febf5}{HAL\+\_\+\+GPIO\+\_\+\+MODULE\+\_\+\+ENABLED}}
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gaeb359e861d8a92c233c3229657dbcd74}{HAL\+\_\+\+EXTI\+\_\+\+MODULE\+\_\+\+ENABLED}}
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga6552186102a1131b2849ac55a582945d}{HAL\+\_\+\+DMA\+\_\+\+MODULE\+\_\+\+ENABLED}}
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gac3dd74314ed62ac8575e2f9f48b3ac48}{HAL\+\_\+\+RCC\+\_\+\+MODULE\+\_\+\+ENABLED}}
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga7112575efe3740911f19a13e6b170fee}{HAL\+\_\+\+FLASH\+\_\+\+MODULE\+\_\+\+ENABLED}}
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gab51923c3716977d7923f49cc9d081aa8}{HAL\+\_\+\+PWR\+\_\+\+MODULE\+\_\+\+ENABLED}}
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga19999766418b0224871f732d800841c6}{HAL\+\_\+\+I2\+C\+\_\+\+MODULE\+\_\+\+ENABLED}}
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gaa9b5a3a425901e097de70092dbe31e0f}{HAL\+\_\+\+CORTEX\+\_\+\+MODULE\+\_\+\+ENABLED}}
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE}}~((uint32\+\_\+t)8000000U)
\begin{DoxyCompactList}\small\item\em Adjust the value of External High Speed oscillator (HSE) used in your application. This value is used by the RCC HAL module to compute the system frequency (when HSE is used as system clock source, directly or through the PLL). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga68ecbc9b0a1a40a1ec9d18d5e9747c4f}{HSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}}~((uint32\+\_\+t)100U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\+\_\+\+VALUE}}~((uint32\+\_\+t)16000000U)
\begin{DoxyCompactList}\small\item\em Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the system frequency (when HSI is used as system clock source, directly or through the PLL). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga4872023e65449c0506aac3ea6bec99e9}{LSI\+\_\+\+VALUE}}~((uint32\+\_\+t)32000U)
\begin{DoxyCompactList}\small\item\em Internal Low Speed oscillator (LSI) value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga7bbb9d19e5189a6ccd0fb6fa6177d20d}{LSE\+\_\+\+VALUE}}~((uint32\+\_\+t)32768U)
\begin{DoxyCompactList}\small\item\em External Low Speed oscillator (LSE) value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga85e6fc812dc26f7161a04be2568a5462}{LSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}}~((uint32\+\_\+t)5000U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga8c47c935e91e70569098b41718558648}{EXTERNAL\+\_\+\+CLOCK\+\_\+\+VALUE}}~((uint32\+\_\+t)12288000U)
\begin{DoxyCompactList}\small\item\em External clock source for I2S peripheral This value is used by the I2S HAL module to compute the I2S clock source frequency, this source is inserted directly through I2\+S\+\_\+\+CKIN pad. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__STM32__conf_gaae550dad9f96d52cfce5e539adadbbb4}{VDD\+\_\+\+VALUE}}~((uint32\+\_\+t)3300U)
\begin{DoxyCompactList}\small\item\em This is the HAL system configuration section. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__STM32__conf_gae27809d4959b9fd5b5d974e3e1c77d2e}{TICK\+\_\+\+INT\+\_\+\+PRIORITY}}~((uint32\+\_\+t)0U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gad048ac737242c2c2cb9f4a72953d10ce}{USE\+\_\+\+RTOS}}~0U
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga13fc0d5e7bb925385c0cc0772ba6a391}{PREFETCH\+\_\+\+ENABLE}}~0U
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gad4f244bb072824467a04794d57694389}{ART\+\_\+\+ACCLERATOR\+\_\+\+ENABLE}}~0U /$\ast$ To enable instruction cache and prefetch $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gacc33abd5393affd16cc4a1397839dfe4}{USE\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ ADC register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga7f6bf06dfbf91fd866a9d62ab54d0e81}{USE\+\_\+\+HAL\+\_\+\+CAN\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ CAN register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga4b1a233981ef5d96551ea1f08d1a7ea8}{USE\+\_\+\+HAL\+\_\+\+CEC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ CEC register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gaab15bfcb9198618bda3d7e914193b466}{USE\+\_\+\+HAL\+\_\+\+CRYP\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ CRYP register callback disabled      $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gaf9580ae862dcc02cee7822030c48d6b8}{USE\+\_\+\+HAL\+\_\+\+DAC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ DAC register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga64a4d06cebee4009f08652637fbf161d}{USE\+\_\+\+HAL\+\_\+\+DCMI\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ DCMI register callback disabled      $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga86882c5f53554e458434c836812093db}{USE\+\_\+\+HAL\+\_\+\+DFSDM\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ DFSDM register callback disabled     $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gad3fd64734f71ef9c872f38dd0d0b8cb0}{USE\+\_\+\+HAL\+\_\+\+DMA2\+D\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ DMA2D register callback disabled     $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga6c2182c3202253ba1a70c7d25122013c}{USE\+\_\+\+HAL\+\_\+\+DSI\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ DSI register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gaa24a8d7886d3a497a868d5bf2417bfdf}{USE\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ ETH register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga0390418ff6315463b6ef161c63a69d43}{USE\+\_\+\+HAL\+\_\+\+HASH\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ HASH register callback disabled      $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga560b53001fb58138f7da15dbda8f58a6}{USE\+\_\+\+HAL\+\_\+\+HCD\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ HCD register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga99be773f7f62b6277d1c87658e085725}{USE\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ I2C register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga1bdc791c35b20c7188b3d74fd6c30ebf}{USE\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ I2S register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga4a459bcaa046998e6939fc66b0831e96}{USE\+\_\+\+HAL\+\_\+\+IRDA\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ IRDA register callback disabled      $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga044aaa922ca4462e5b6bd50524b889f0}{USE\+\_\+\+HAL\+\_\+\+JPEG\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ JPEG register callback disabled      $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga5b148dcae2bf8f576fc69a349794df4c}{USE\+\_\+\+HAL\+\_\+\+LPTIM\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ LPTIM register callback disabled     $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga2297103b8900168640d1225072361808}{USE\+\_\+\+HAL\+\_\+\+LTDC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ LTDC register callback disabled      $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gafe84d3bf110ff2075d328cfcca268901}{USE\+\_\+\+HAL\+\_\+\+MDIOS\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ MDIOS register callback disabled     $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gae595e885d73a91a83fbdc20f7affcd42}{USE\+\_\+\+HAL\+\_\+\+MMC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ MMC register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga80498b459859528918535b88fed54b28}{USE\+\_\+\+HAL\+\_\+\+NAND\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ NAND register callback disabled      $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga7b38c01bd6621f3da5993d71eb5ff42e}{USE\+\_\+\+HAL\+\_\+\+NOR\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ NOR register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gafd18c04aa4a4a54446df8083be875a00}{USE\+\_\+\+HAL\+\_\+\+PCD\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ PCD register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga95cbcf73c2ae3aea55fb62502ed224a2}{USE\+\_\+\+HAL\+\_\+\+QSPI\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ QSPI register callback disabled      $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga9b01c64d19f0d4839b7da08bd61c7ff7}{USE\+\_\+\+HAL\+\_\+\+RNG\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ RNG register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga54badbcdb096ce802d2eed981cbbc31a}{USE\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ RTC register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga0e2ac47c259fc72ef188c0406a2af803}{USE\+\_\+\+HAL\+\_\+\+SAI\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ SAI register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gacccbc010792c242ce6aae30b7c6f40df}{USE\+\_\+\+HAL\+\_\+\+SD\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ SD register callback disabled        $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga43bb2335641440326db0f05526c1bff9}{USE\+\_\+\+HAL\+\_\+\+SMARTCARD\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ SMARTCARD register callback disabled $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga0732f81973e1744fe9eec6d2f451faff}{USE\+\_\+\+HAL\+\_\+\+SDRAM\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ SDRAM register callback disabled     $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga5c7c04d57c22f5301f1ea589abc6f35f}{USE\+\_\+\+HAL\+\_\+\+SRAM\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ SRAM register callback disabled      $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga91d326d554db420a247bd4eec1951961}{USE\+\_\+\+HAL\+\_\+\+SPDIFRX\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ SPDIFRX register callback disabled   $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga74cae3ff25398b4a06a579a7164a8518}{USE\+\_\+\+HAL\+\_\+\+SMBUS\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ SMBUS register callback disabled     $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga8d8be2d7e4ed5bfc7b64f60ba604c749}{USE\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ SPI register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga5ef4d67cd7630f6e2e67d17370fbffdb}{USE\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ TIM register callback disabled       $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga68c6c7c633e6cb378824020ef00a5701}{USE\+\_\+\+HAL\+\_\+\+UART\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ UART register callback disabled      $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gac79983d623c7f760c5077618a453561b}{USE\+\_\+\+HAL\+\_\+\+USART\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ USART register callback disabled     $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga6879802837c27d8761d8a8fdab626891}{USE\+\_\+\+HAL\+\_\+\+WWDG\+\_\+\+REGISTER\+\_\+\+CALLBACKS}}~0U /$\ast$ WWDG register callback disabled      $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gab84a2e15d360e2644ada09641513a941}{MAC\+\_\+\+ADDR0}}~2U
\begin{DoxyCompactList}\small\item\em Uncomment the line below to expanse the \char`\"{}assert\+\_\+param\char`\"{} macro in the HAL drivers code. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga8d14266d76690c530bee01e7e5bb4099}{MAC\+\_\+\+ADDR1}}~0U
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga6c5df15bec1d305ed033ad9a85ec803d}{MAC\+\_\+\+ADDR2}}~0U
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga08a36ede83ae67498aecf54676be8fc8}{MAC\+\_\+\+ADDR3}}~0U
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga41e5cb0b39ad74f0aafb83dbcecf9006}{MAC\+\_\+\+ADDR4}}~0U
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga3bcc92663c42ec434f527847bbc4abc1}{MAC\+\_\+\+ADDR5}}~0U
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga0cdaf687f7a7f2dba570d5a722990786}{ETH\+\_\+\+RX\+\_\+\+BUF\+\_\+\+SIZE}}~ETH\+\_\+\+MAX\+\_\+\+PACKET\+\_\+\+SIZE /$\ast$ buffer size for receive               $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gaf83956dfc1b135c3c92ac409758b6cf4}{ETH\+\_\+\+TX\+\_\+\+BUF\+\_\+\+SIZE}}~ETH\+\_\+\+MAX\+\_\+\+PACKET\+\_\+\+SIZE /$\ast$ buffer size for transmit              $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga62b0f224fa9c4f2e5574c9e52526f751}{ETH\+\_\+\+RXBUFNB}}~((uint32\+\_\+t)4U)       /$\ast$ 4 Rx buffers of size ETH\+\_\+\+RX\+\_\+\+BUF\+\_\+\+SIZE  $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga4ad07ad8fa6f8639ab8ef362390d86c7}{ETH\+\_\+\+TXBUFNB}}~((uint32\+\_\+t)4U)       /$\ast$ 4 Tx buffers of size ETH\+\_\+\+TX\+\_\+\+BUF\+\_\+\+SIZE  $\ast$/
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga25f014091aaba92bdd9d95d0b2f00503}{DP83848\+\_\+\+PHY\+\_\+\+ADDRESS}}~0x01U
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga0ede6087f7b71403bcddb5d3a8f47ff4}{PHY\+\_\+\+RESET\+\_\+\+DELAY}}~((uint32\+\_\+t)0x000000\+FFU)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gabba7114255a2a41b81fdcb2a3702c270}{PHY\+\_\+\+CONFIG\+\_\+\+DELAY}}~((uint32\+\_\+t)0x00000\+FFFU)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga9d356ada86535630c403690bef0fb887}{PHY\+\_\+\+READ\+\_\+\+TO}}~((uint32\+\_\+t)0x0000\+FFFFU)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga474bf13e28d09b667e41b151140ee39d}{PHY\+\_\+\+WRITE\+\_\+\+TO}}~((uint32\+\_\+t)0x0000\+FFFFU)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga8abe1a40c71e68881ec669d59f513fdb}{PHY\+\_\+\+BCR}}~((uint16\+\_\+t)0x0000U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga4b8f2c29a9e74412395e1b1809666838}{PHY\+\_\+\+BSR}}~((uint16\+\_\+t)0x0001U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga6f5048620b3dde8583f7f1118e9de187}{PHY\+\_\+\+RESET}}~((uint16\+\_\+t)0x8000U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga7833d885caa7e29abbebfb90a4b96f86}{PHY\+\_\+\+LOOPBACK}}~((uint16\+\_\+t)0x4000U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga5729771244f68779fc694ba819cd60a5}{PHY\+\_\+\+FULLDUPLEX\+\_\+100M}}~((uint16\+\_\+t)0x2100U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga1ac901a4ad405241d90a5c10104b8986}{PHY\+\_\+\+HALFDUPLEX\+\_\+100M}}~((uint16\+\_\+t)0x2000U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga6b6254fd3dacbf1578a9d8058cd86373}{PHY\+\_\+\+FULLDUPLEX\+\_\+10M}}~((uint16\+\_\+t)0x0100U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga4fa7ca6faf60ee074576ebb6103f8dd4}{PHY\+\_\+\+HALFDUPLEX\+\_\+10M}}~((uint16\+\_\+t)0x0000U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga9b7f5c8f71047ee449f21562d26b1b43}{PHY\+\_\+\+AUTONEGOTIATION}}~((uint16\+\_\+t)0x1000U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga66c4b69bd08dc25b6730365d3ff740c9}{PHY\+\_\+\+RESTART\+\_\+\+AUTONEGOTIATION}}~((uint16\+\_\+t)0x0200U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gaa0b1e6d4a23470fc1ac4f9222b51f8a0}{PHY\+\_\+\+POWERDOWN}}~((uint16\+\_\+t)0x0800U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga7d5233295134a385866eb5bdafe2162b}{PHY\+\_\+\+ISOLATE}}~((uint16\+\_\+t)0x0400U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga36c4dbd5f6df1f5eaefa010929ef9773}{PHY\+\_\+\+AUTONEGO\+\_\+\+COMPLETE}}~((uint16\+\_\+t)0x0020U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gace209074499dbef0b97300da5bd7c707}{PHY\+\_\+\+LINKED\+\_\+\+STATUS}}~((uint16\+\_\+t)0x0004U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga057b4d3fb66548d65c291a5b41611be2}{PHY\+\_\+\+JABBER\+\_\+\+DETECTION}}~((uint16\+\_\+t)0x0002U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga32b55e84d27cf298a77f54b133cd1acc}{PHY\+\_\+\+SR}}~((uint16\+\_\+t)0x10U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga74c081bc55e9ff96bf229f44e96c6155}{PHY\+\_\+\+SPEED\+\_\+\+STATUS}}~((uint16\+\_\+t)0x0002U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_gab928f45585242fde1a8d81a2d9ed22d0}{PHY\+\_\+\+DUPLEX\+\_\+\+STATUS}}~((uint16\+\_\+t)0x0004U)
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga4c6fab687afc7ba4469b1b2d34472358}{USE\+\_\+\+SPI\+\_\+\+CRC}}~0U
\item 
\#define \mbox{\hyperlink{group__STM32__conf_ga631dea7b230e600555f979c62af1de21}{assert\+\_\+param}}(expr)~((void)0U)
\begin{DoxyCompactList}\small\item\em Include module\textquotesingle{}s header file. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__STM32__conf_gad4f244bb072824467a04794d57694389}\label{group__STM32__conf_gad4f244bb072824467a04794d57694389}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!ART\_ACCLERATOR\_ENABLE@{ART\_ACCLERATOR\_ENABLE}}
\index{ART\_ACCLERATOR\_ENABLE@{ART\_ACCLERATOR\_ENABLE}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{ART\_ACCLERATOR\_ENABLE}{ART\_ACCLERATOR\_ENABLE}}
{\footnotesize\ttfamily \#define ART\+\_\+\+ACCLERATOR\+\_\+\+ENABLE~0U /$\ast$ To enable instruction cache and prefetch $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00155}{155}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga631dea7b230e600555f979c62af1de21}\label{group__STM32__conf_ga631dea7b230e600555f979c62af1de21}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!assert\_param@{assert\_param}}
\index{assert\_param@{assert\_param}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{assert\_param}{assert\_param}}
{\footnotesize\ttfamily \#define assert\+\_\+param(\begin{DoxyParamCaption}\item[{}]{expr }\end{DoxyParamCaption})~((void)0U)}



Include module\textquotesingle{}s header file. 



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00475}{475}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga25f014091aaba92bdd9d95d0b2f00503}\label{group__STM32__conf_ga25f014091aaba92bdd9d95d0b2f00503}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!DP83848\_PHY\_ADDRESS@{DP83848\_PHY\_ADDRESS}}
\index{DP83848\_PHY\_ADDRESS@{DP83848\_PHY\_ADDRESS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{DP83848\_PHY\_ADDRESS}{DP83848\_PHY\_ADDRESS}}
{\footnotesize\ttfamily \#define DP83848\+\_\+\+PHY\+\_\+\+ADDRESS~0x01U}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00224}{224}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga0cdaf687f7a7f2dba570d5a722990786}\label{group__STM32__conf_ga0cdaf687f7a7f2dba570d5a722990786}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!ETH\_RX\_BUF\_SIZE@{ETH\_RX\_BUF\_SIZE}}
\index{ETH\_RX\_BUF\_SIZE@{ETH\_RX\_BUF\_SIZE}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{ETH\_RX\_BUF\_SIZE}{ETH\_RX\_BUF\_SIZE}}
{\footnotesize\ttfamily \#define ETH\+\_\+\+RX\+\_\+\+BUF\+\_\+\+SIZE~ETH\+\_\+\+MAX\+\_\+\+PACKET\+\_\+\+SIZE /$\ast$ buffer size for receive               $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00216}{216}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga62b0f224fa9c4f2e5574c9e52526f751}\label{group__STM32__conf_ga62b0f224fa9c4f2e5574c9e52526f751}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!ETH\_RXBUFNB@{ETH\_RXBUFNB}}
\index{ETH\_RXBUFNB@{ETH\_RXBUFNB}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{ETH\_RXBUFNB}{ETH\_RXBUFNB}}
{\footnotesize\ttfamily \#define ETH\+\_\+\+RXBUFNB~((uint32\+\_\+t)4U)       /$\ast$ 4 Rx buffers of size ETH\+\_\+\+RX\+\_\+\+BUF\+\_\+\+SIZE  $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00218}{218}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gaf83956dfc1b135c3c92ac409758b6cf4}\label{group__STM32__conf_gaf83956dfc1b135c3c92ac409758b6cf4}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!ETH\_TX\_BUF\_SIZE@{ETH\_TX\_BUF\_SIZE}}
\index{ETH\_TX\_BUF\_SIZE@{ETH\_TX\_BUF\_SIZE}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{ETH\_TX\_BUF\_SIZE}{ETH\_TX\_BUF\_SIZE}}
{\footnotesize\ttfamily \#define ETH\+\_\+\+TX\+\_\+\+BUF\+\_\+\+SIZE~ETH\+\_\+\+MAX\+\_\+\+PACKET\+\_\+\+SIZE /$\ast$ buffer size for transmit              $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00217}{217}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga4ad07ad8fa6f8639ab8ef362390d86c7}\label{group__STM32__conf_ga4ad07ad8fa6f8639ab8ef362390d86c7}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!ETH\_TXBUFNB@{ETH\_TXBUFNB}}
\index{ETH\_TXBUFNB@{ETH\_TXBUFNB}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{ETH\_TXBUFNB}{ETH\_TXBUFNB}}
{\footnotesize\ttfamily \#define ETH\+\_\+\+TXBUFNB~((uint32\+\_\+t)4U)       /$\ast$ 4 Tx buffers of size ETH\+\_\+\+TX\+\_\+\+BUF\+\_\+\+SIZE  $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00219}{219}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga8c47c935e91e70569098b41718558648}\label{group__STM32__conf_ga8c47c935e91e70569098b41718558648}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!EXTERNAL\_CLOCK\_VALUE@{EXTERNAL\_CLOCK\_VALUE}}
\index{EXTERNAL\_CLOCK\_VALUE@{EXTERNAL\_CLOCK\_VALUE}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{EXTERNAL\_CLOCK\_VALUE}{EXTERNAL\_CLOCK\_VALUE}}
{\footnotesize\ttfamily \#define EXTERNAL\+\_\+\+CLOCK\+\_\+\+VALUE~((uint32\+\_\+t)12288000U)}



External clock source for I2S peripheral This value is used by the I2S HAL module to compute the I2S clock source frequency, this source is inserted directly through I2\+S\+\_\+\+CKIN pad. 

Value of the Internal oscillator in Hz 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00141}{141}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga476f1655c969ae57e89a74d98c75f43f}\label{group__STM32__conf_ga476f1655c969ae57e89a74d98c75f43f}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!HAL\_ADC\_MODULE\_ENABLED@{HAL\_ADC\_MODULE\_ENABLED}}
\index{HAL\_ADC\_MODULE\_ENABLED@{HAL\_ADC\_MODULE\_ENABLED}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_MODULE\_ENABLED}{HAL\_ADC\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+ADC\+\_\+\+MODULE\+\_\+\+ENABLED}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00043}{43}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gaa9b5a3a425901e097de70092dbe31e0f}\label{group__STM32__conf_gaa9b5a3a425901e097de70092dbe31e0f}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!HAL\_CORTEX\_MODULE\_ENABLED@{HAL\_CORTEX\_MODULE\_ENABLED}}
\index{HAL\_CORTEX\_MODULE\_ENABLED@{HAL\_CORTEX\_MODULE\_ENABLED}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{HAL\_CORTEX\_MODULE\_ENABLED}{HAL\_CORTEX\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+CORTEX\+\_\+\+MODULE\+\_\+\+ENABLED}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00091}{91}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga0bd9565011f8d7c7f33b420ffb920781}\label{group__STM32__conf_ga0bd9565011f8d7c7f33b420ffb920781}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!HAL\_DAC\_MODULE\_ENABLED@{HAL\_DAC\_MODULE\_ENABLED}}
\index{HAL\_DAC\_MODULE\_ENABLED@{HAL\_DAC\_MODULE\_ENABLED}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{HAL\_DAC\_MODULE\_ENABLED}{HAL\_DAC\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+DAC\+\_\+\+MODULE\+\_\+\+ENABLED}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00049}{49}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga6552186102a1131b2849ac55a582945d}\label{group__STM32__conf_ga6552186102a1131b2849ac55a582945d}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!HAL\_DMA\_MODULE\_ENABLED@{HAL\_DMA\_MODULE\_ENABLED}}
\index{HAL\_DMA\_MODULE\_ENABLED@{HAL\_DMA\_MODULE\_ENABLED}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{HAL\_DMA\_MODULE\_ENABLED}{HAL\_DMA\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+DMA\+\_\+\+MODULE\+\_\+\+ENABLED}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00086}{86}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gaeb359e861d8a92c233c3229657dbcd74}\label{group__STM32__conf_gaeb359e861d8a92c233c3229657dbcd74}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!HAL\_EXTI\_MODULE\_ENABLED@{HAL\_EXTI\_MODULE\_ENABLED}}
\index{HAL\_EXTI\_MODULE\_ENABLED@{HAL\_EXTI\_MODULE\_ENABLED}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{HAL\_EXTI\_MODULE\_ENABLED}{HAL\_EXTI\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+EXTI\+\_\+\+MODULE\+\_\+\+ENABLED}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00085}{85}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga7112575efe3740911f19a13e6b170fee}\label{group__STM32__conf_ga7112575efe3740911f19a13e6b170fee}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!HAL\_FLASH\_MODULE\_ENABLED@{HAL\_FLASH\_MODULE\_ENABLED}}
\index{HAL\_FLASH\_MODULE\_ENABLED@{HAL\_FLASH\_MODULE\_ENABLED}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{HAL\_FLASH\_MODULE\_ENABLED}{HAL\_FLASH\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+FLASH\+\_\+\+MODULE\+\_\+\+ENABLED}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00088}{88}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga86165f80d6078719ee0715afe13febf5}\label{group__STM32__conf_ga86165f80d6078719ee0715afe13febf5}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!HAL\_GPIO\_MODULE\_ENABLED@{HAL\_GPIO\_MODULE\_ENABLED}}
\index{HAL\_GPIO\_MODULE\_ENABLED@{HAL\_GPIO\_MODULE\_ENABLED}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{HAL\_GPIO\_MODULE\_ENABLED}{HAL\_GPIO\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+GPIO\+\_\+\+MODULE\+\_\+\+ENABLED}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00084}{84}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga19999766418b0224871f732d800841c6}\label{group__STM32__conf_ga19999766418b0224871f732d800841c6}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!HAL\_I2C\_MODULE\_ENABLED@{HAL\_I2C\_MODULE\_ENABLED}}
\index{HAL\_I2C\_MODULE\_ENABLED@{HAL\_I2C\_MODULE\_ENABLED}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{HAL\_I2C\_MODULE\_ENABLED}{HAL\_I2C\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+I2\+C\+\_\+\+MODULE\+\_\+\+ENABLED}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00090}{90}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga877ae99e8c47a609ea97c888912bf75f}\label{group__STM32__conf_ga877ae99e8c47a609ea97c888912bf75f}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!HAL\_MODULE\_ENABLED@{HAL\_MODULE\_ENABLED}}
\index{HAL\_MODULE\_ENABLED@{HAL\_MODULE\_ENABLED}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{HAL\_MODULE\_ENABLED}{HAL\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+MODULE\+\_\+\+ENABLED}



This is the list of modules to be used in the HAL driver. 



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00041}{41}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gab51923c3716977d7923f49cc9d081aa8}\label{group__STM32__conf_gab51923c3716977d7923f49cc9d081aa8}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!HAL\_PWR\_MODULE\_ENABLED@{HAL\_PWR\_MODULE\_ENABLED}}
\index{HAL\_PWR\_MODULE\_ENABLED@{HAL\_PWR\_MODULE\_ENABLED}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{HAL\_PWR\_MODULE\_ENABLED}{HAL\_PWR\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+PWR\+\_\+\+MODULE\+\_\+\+ENABLED}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00089}{89}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gac3dd74314ed62ac8575e2f9f48b3ac48}\label{group__STM32__conf_gac3dd74314ed62ac8575e2f9f48b3ac48}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!HAL\_RCC\_MODULE\_ENABLED@{HAL\_RCC\_MODULE\_ENABLED}}
\index{HAL\_RCC\_MODULE\_ENABLED@{HAL\_RCC\_MODULE\_ENABLED}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{HAL\_RCC\_MODULE\_ENABLED}{HAL\_RCC\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+RCC\+\_\+\+MODULE\+\_\+\+ENABLED}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00087}{87}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga8ad4712bf4add56892d057778e826e0c}\label{group__STM32__conf_ga8ad4712bf4add56892d057778e826e0c}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!HAL\_SPI\_MODULE\_ENABLED@{HAL\_SPI\_MODULE\_ENABLED}}
\index{HAL\_SPI\_MODULE\_ENABLED@{HAL\_SPI\_MODULE\_ENABLED}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{HAL\_SPI\_MODULE\_ENABLED}{HAL\_SPI\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+SPI\+\_\+\+MODULE\+\_\+\+ENABLED}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00069}{69}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga23382b8f04b3e6db2c59dfa1ef5ea4a2}\label{group__STM32__conf_ga23382b8f04b3e6db2c59dfa1ef5ea4a2}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!HAL\_TIM\_MODULE\_ENABLED@{HAL\_TIM\_MODULE\_ENABLED}}
\index{HAL\_TIM\_MODULE\_ENABLED@{HAL\_TIM\_MODULE\_ENABLED}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{HAL\_TIM\_MODULE\_ENABLED}{HAL\_TIM\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+TIM\+\_\+\+MODULE\+\_\+\+ENABLED}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00070}{70}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga167269406e73327b95c3bb7b9cfe6d89}\label{group__STM32__conf_ga167269406e73327b95c3bb7b9cfe6d89}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!HAL\_UART\_MODULE\_ENABLED@{HAL\_UART\_MODULE\_ENABLED}}
\index{HAL\_UART\_MODULE\_ENABLED@{HAL\_UART\_MODULE\_ENABLED}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{HAL\_UART\_MODULE\_ENABLED}{HAL\_UART\_MODULE\_ENABLED}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+UART\+\_\+\+MODULE\+\_\+\+ENABLED}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00071}{71}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga68ecbc9b0a1a40a1ec9d18d5e9747c4f}\label{group__STM32__conf_ga68ecbc9b0a1a40a1ec9d18d5e9747c4f}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!HSE\_STARTUP\_TIMEOUT@{HSE\_STARTUP\_TIMEOUT}}
\index{HSE\_STARTUP\_TIMEOUT@{HSE\_STARTUP\_TIMEOUT}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{HSE\_STARTUP\_TIMEOUT}{HSE\_STARTUP\_TIMEOUT}}
{\footnotesize\ttfamily \#define HSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT~((uint32\+\_\+t)100U)}

Time out for HSE start up, in ms 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00104}{104}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gaeafcff4f57440c60e64812dddd13e7cb}\label{group__STM32__conf_gaeafcff4f57440c60e64812dddd13e7cb}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!HSE\_VALUE@{HSE\_VALUE}}
\index{HSE\_VALUE@{HSE\_VALUE}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{HSE\_VALUE}{HSE\_VALUE}}
{\footnotesize\ttfamily \#define HSE\+\_\+\+VALUE~((uint32\+\_\+t)8000000U)}



Adjust the value of External High Speed oscillator (HSE) used in your application. This value is used by the RCC HAL module to compute the system frequency (when HSE is used as system clock source, directly or through the PLL). 

Value of the External oscillator in Hz 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00100}{100}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}\label{group__STM32__conf_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!HSI\_VALUE@{HSI\_VALUE}}
\index{HSI\_VALUE@{HSI\_VALUE}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{HSI\_VALUE}{HSI\_VALUE}}
{\footnotesize\ttfamily \#define HSI\+\_\+\+VALUE~((uint32\+\_\+t)16000000U)}



Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the system frequency (when HSI is used as system clock source, directly or through the PLL). 

Value of the Internal oscillator in Hz 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00113}{113}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga85e6fc812dc26f7161a04be2568a5462}\label{group__STM32__conf_ga85e6fc812dc26f7161a04be2568a5462}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!LSE\_STARTUP\_TIMEOUT@{LSE\_STARTUP\_TIMEOUT}}
\index{LSE\_STARTUP\_TIMEOUT@{LSE\_STARTUP\_TIMEOUT}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{LSE\_STARTUP\_TIMEOUT}{LSE\_STARTUP\_TIMEOUT}}
{\footnotesize\ttfamily \#define LSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT~((uint32\+\_\+t)5000U)}

Time out for LSE start up, in ms 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00132}{132}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga7bbb9d19e5189a6ccd0fb6fa6177d20d}\label{group__STM32__conf_ga7bbb9d19e5189a6ccd0fb6fa6177d20d}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!LSE\_VALUE@{LSE\_VALUE}}
\index{LSE\_VALUE@{LSE\_VALUE}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{LSE\_VALUE}{LSE\_VALUE}}
{\footnotesize\ttfamily \#define LSE\+\_\+\+VALUE~((uint32\+\_\+t)32768U)}



External Low Speed oscillator (LSE) value. 

\texorpdfstring{$<$}{<} Value of the Internal Low Speed oscillator in Hz The real value may vary depending on the variations in voltage and temperature. ~\newline
 Value of the External Low Speed oscillator in Hz 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00128}{128}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga4872023e65449c0506aac3ea6bec99e9}\label{group__STM32__conf_ga4872023e65449c0506aac3ea6bec99e9}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!LSI\_VALUE@{LSI\_VALUE}}
\index{LSI\_VALUE@{LSI\_VALUE}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{LSI\_VALUE}{LSI\_VALUE}}
{\footnotesize\ttfamily \#define LSI\+\_\+\+VALUE~((uint32\+\_\+t)32000U)}



Internal Low Speed oscillator (LSI) value. 

LSI Typical Value in Hz 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00120}{120}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gab84a2e15d360e2644ada09641513a941}\label{group__STM32__conf_gab84a2e15d360e2644ada09641513a941}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!MAC\_ADDR0@{MAC\_ADDR0}}
\index{MAC\_ADDR0@{MAC\_ADDR0}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{MAC\_ADDR0}{MAC\_ADDR0}}
{\footnotesize\ttfamily \#define MAC\+\_\+\+ADDR0~2U}



Uncomment the line below to expanse the \char`\"{}assert\+\_\+param\char`\"{} macro in the HAL drivers code. 



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00208}{208}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga8d14266d76690c530bee01e7e5bb4099}\label{group__STM32__conf_ga8d14266d76690c530bee01e7e5bb4099}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!MAC\_ADDR1@{MAC\_ADDR1}}
\index{MAC\_ADDR1@{MAC\_ADDR1}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{MAC\_ADDR1}{MAC\_ADDR1}}
{\footnotesize\ttfamily \#define MAC\+\_\+\+ADDR1~0U}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00209}{209}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga6c5df15bec1d305ed033ad9a85ec803d}\label{group__STM32__conf_ga6c5df15bec1d305ed033ad9a85ec803d}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!MAC\_ADDR2@{MAC\_ADDR2}}
\index{MAC\_ADDR2@{MAC\_ADDR2}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{MAC\_ADDR2}{MAC\_ADDR2}}
{\footnotesize\ttfamily \#define MAC\+\_\+\+ADDR2~0U}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00210}{210}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga08a36ede83ae67498aecf54676be8fc8}\label{group__STM32__conf_ga08a36ede83ae67498aecf54676be8fc8}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!MAC\_ADDR3@{MAC\_ADDR3}}
\index{MAC\_ADDR3@{MAC\_ADDR3}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{MAC\_ADDR3}{MAC\_ADDR3}}
{\footnotesize\ttfamily \#define MAC\+\_\+\+ADDR3~0U}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00211}{211}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga41e5cb0b39ad74f0aafb83dbcecf9006}\label{group__STM32__conf_ga41e5cb0b39ad74f0aafb83dbcecf9006}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!MAC\_ADDR4@{MAC\_ADDR4}}
\index{MAC\_ADDR4@{MAC\_ADDR4}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{MAC\_ADDR4}{MAC\_ADDR4}}
{\footnotesize\ttfamily \#define MAC\+\_\+\+ADDR4~0U}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00212}{212}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga3bcc92663c42ec434f527847bbc4abc1}\label{group__STM32__conf_ga3bcc92663c42ec434f527847bbc4abc1}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!MAC\_ADDR5@{MAC\_ADDR5}}
\index{MAC\_ADDR5@{MAC\_ADDR5}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{MAC\_ADDR5}{MAC\_ADDR5}}
{\footnotesize\ttfamily \#define MAC\+\_\+\+ADDR5~0U}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00213}{213}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga36c4dbd5f6df1f5eaefa010929ef9773}\label{group__STM32__conf_ga36c4dbd5f6df1f5eaefa010929ef9773}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_AUTONEGO\_COMPLETE@{PHY\_AUTONEGO\_COMPLETE}}
\index{PHY\_AUTONEGO\_COMPLETE@{PHY\_AUTONEGO\_COMPLETE}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_AUTONEGO\_COMPLETE}{PHY\_AUTONEGO\_COMPLETE}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+AUTONEGO\+\_\+\+COMPLETE~((uint16\+\_\+t)0x0020U)}

Auto-\/\+Negotiation process completed ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00249}{249}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga9b7f5c8f71047ee449f21562d26b1b43}\label{group__STM32__conf_ga9b7f5c8f71047ee449f21562d26b1b43}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_AUTONEGOTIATION@{PHY\_AUTONEGOTIATION}}
\index{PHY\_AUTONEGOTIATION@{PHY\_AUTONEGOTIATION}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_AUTONEGOTIATION}{PHY\_AUTONEGOTIATION}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+AUTONEGOTIATION~((uint16\+\_\+t)0x1000U)}

Enable auto-\/negotiation function ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00244}{244}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga8abe1a40c71e68881ec669d59f513fdb}\label{group__STM32__conf_ga8abe1a40c71e68881ec669d59f513fdb}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_BCR@{PHY\_BCR}}
\index{PHY\_BCR@{PHY\_BCR}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_BCR}{PHY\_BCR}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+BCR~((uint16\+\_\+t)0x0000U)}

Transceiver Basic Control Register ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00235}{235}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga4b8f2c29a9e74412395e1b1809666838}\label{group__STM32__conf_ga4b8f2c29a9e74412395e1b1809666838}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_BSR@{PHY\_BSR}}
\index{PHY\_BSR@{PHY\_BSR}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_BSR}{PHY\_BSR}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+BSR~((uint16\+\_\+t)0x0001U)}

Transceiver Basic Status Register ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00236}{236}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gabba7114255a2a41b81fdcb2a3702c270}\label{group__STM32__conf_gabba7114255a2a41b81fdcb2a3702c270}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_CONFIG\_DELAY@{PHY\_CONFIG\_DELAY}}
\index{PHY\_CONFIG\_DELAY@{PHY\_CONFIG\_DELAY}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_CONFIG\_DELAY}{PHY\_CONFIG\_DELAY}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+CONFIG\+\_\+\+DELAY~((uint32\+\_\+t)0x00000\+FFFU)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00228}{228}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gab928f45585242fde1a8d81a2d9ed22d0}\label{group__STM32__conf_gab928f45585242fde1a8d81a2d9ed22d0}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_DUPLEX\_STATUS@{PHY\_DUPLEX\_STATUS}}
\index{PHY\_DUPLEX\_STATUS@{PHY\_DUPLEX\_STATUS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_DUPLEX\_STATUS}{PHY\_DUPLEX\_STATUS}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+DUPLEX\+\_\+\+STATUS~((uint16\+\_\+t)0x0004U)}

PHY Duplex mask ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00257}{257}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga5729771244f68779fc694ba819cd60a5}\label{group__STM32__conf_ga5729771244f68779fc694ba819cd60a5}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_FULLDUPLEX\_100M@{PHY\_FULLDUPLEX\_100M}}
\index{PHY\_FULLDUPLEX\_100M@{PHY\_FULLDUPLEX\_100M}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_FULLDUPLEX\_100M}{PHY\_FULLDUPLEX\_100M}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+FULLDUPLEX\+\_\+100M~((uint16\+\_\+t)0x2100U)}

Set the full-\/duplex mode at 100 Mb/s 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00240}{240}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga6b6254fd3dacbf1578a9d8058cd86373}\label{group__STM32__conf_ga6b6254fd3dacbf1578a9d8058cd86373}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_FULLDUPLEX\_10M@{PHY\_FULLDUPLEX\_10M}}
\index{PHY\_FULLDUPLEX\_10M@{PHY\_FULLDUPLEX\_10M}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_FULLDUPLEX\_10M}{PHY\_FULLDUPLEX\_10M}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+FULLDUPLEX\+\_\+10M~((uint16\+\_\+t)0x0100U)}

Set the full-\/duplex mode at 10 Mb/s ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00242}{242}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga1ac901a4ad405241d90a5c10104b8986}\label{group__STM32__conf_ga1ac901a4ad405241d90a5c10104b8986}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_HALFDUPLEX\_100M@{PHY\_HALFDUPLEX\_100M}}
\index{PHY\_HALFDUPLEX\_100M@{PHY\_HALFDUPLEX\_100M}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_HALFDUPLEX\_100M}{PHY\_HALFDUPLEX\_100M}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+HALFDUPLEX\+\_\+100M~((uint16\+\_\+t)0x2000U)}

Set the half-\/duplex mode at 100 Mb/s 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00241}{241}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga4fa7ca6faf60ee074576ebb6103f8dd4}\label{group__STM32__conf_ga4fa7ca6faf60ee074576ebb6103f8dd4}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_HALFDUPLEX\_10M@{PHY\_HALFDUPLEX\_10M}}
\index{PHY\_HALFDUPLEX\_10M@{PHY\_HALFDUPLEX\_10M}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_HALFDUPLEX\_10M}{PHY\_HALFDUPLEX\_10M}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+HALFDUPLEX\+\_\+10M~((uint16\+\_\+t)0x0000U)}

Set the half-\/duplex mode at 10 Mb/s ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00243}{243}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga7d5233295134a385866eb5bdafe2162b}\label{group__STM32__conf_ga7d5233295134a385866eb5bdafe2162b}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_ISOLATE@{PHY\_ISOLATE}}
\index{PHY\_ISOLATE@{PHY\_ISOLATE}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_ISOLATE}{PHY\_ISOLATE}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+ISOLATE~((uint16\+\_\+t)0x0400U)}

Isolate PHY from MII ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00247}{247}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga057b4d3fb66548d65c291a5b41611be2}\label{group__STM32__conf_ga057b4d3fb66548d65c291a5b41611be2}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_JABBER\_DETECTION@{PHY\_JABBER\_DETECTION}}
\index{PHY\_JABBER\_DETECTION@{PHY\_JABBER\_DETECTION}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_JABBER\_DETECTION}{PHY\_JABBER\_DETECTION}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+JABBER\+\_\+\+DETECTION~((uint16\+\_\+t)0x0002U)}

Jabber condition detected ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00251}{251}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gace209074499dbef0b97300da5bd7c707}\label{group__STM32__conf_gace209074499dbef0b97300da5bd7c707}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_LINKED\_STATUS@{PHY\_LINKED\_STATUS}}
\index{PHY\_LINKED\_STATUS@{PHY\_LINKED\_STATUS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_LINKED\_STATUS}{PHY\_LINKED\_STATUS}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+LINKED\+\_\+\+STATUS~((uint16\+\_\+t)0x0004U)}

Valid link established ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00250}{250}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga7833d885caa7e29abbebfb90a4b96f86}\label{group__STM32__conf_ga7833d885caa7e29abbebfb90a4b96f86}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_LOOPBACK@{PHY\_LOOPBACK}}
\index{PHY\_LOOPBACK@{PHY\_LOOPBACK}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_LOOPBACK}{PHY\_LOOPBACK}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+LOOPBACK~((uint16\+\_\+t)0x4000U)}

Select loop-\/back mode 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00239}{239}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gaa0b1e6d4a23470fc1ac4f9222b51f8a0}\label{group__STM32__conf_gaa0b1e6d4a23470fc1ac4f9222b51f8a0}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_POWERDOWN@{PHY\_POWERDOWN}}
\index{PHY\_POWERDOWN@{PHY\_POWERDOWN}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_POWERDOWN}{PHY\_POWERDOWN}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+POWERDOWN~((uint16\+\_\+t)0x0800U)}

Select the power down mode ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00246}{246}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga9d356ada86535630c403690bef0fb887}\label{group__STM32__conf_ga9d356ada86535630c403690bef0fb887}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_READ\_TO@{PHY\_READ\_TO}}
\index{PHY\_READ\_TO@{PHY\_READ\_TO}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_READ\_TO}{PHY\_READ\_TO}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+READ\+\_\+\+TO~((uint32\+\_\+t)0x0000\+FFFFU)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00230}{230}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga6f5048620b3dde8583f7f1118e9de187}\label{group__STM32__conf_ga6f5048620b3dde8583f7f1118e9de187}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_RESET@{PHY\_RESET}}
\index{PHY\_RESET@{PHY\_RESET}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_RESET}{PHY\_RESET}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+RESET~((uint16\+\_\+t)0x8000U)}

PHY Reset 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00238}{238}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga0ede6087f7b71403bcddb5d3a8f47ff4}\label{group__STM32__conf_ga0ede6087f7b71403bcddb5d3a8f47ff4}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_RESET\_DELAY@{PHY\_RESET\_DELAY}}
\index{PHY\_RESET\_DELAY@{PHY\_RESET\_DELAY}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_RESET\_DELAY}{PHY\_RESET\_DELAY}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+RESET\+\_\+\+DELAY~((uint32\+\_\+t)0x000000\+FFU)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00226}{226}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga66c4b69bd08dc25b6730365d3ff740c9}\label{group__STM32__conf_ga66c4b69bd08dc25b6730365d3ff740c9}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_RESTART\_AUTONEGOTIATION@{PHY\_RESTART\_AUTONEGOTIATION}}
\index{PHY\_RESTART\_AUTONEGOTIATION@{PHY\_RESTART\_AUTONEGOTIATION}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_RESTART\_AUTONEGOTIATION}{PHY\_RESTART\_AUTONEGOTIATION}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+RESTART\+\_\+\+AUTONEGOTIATION~((uint16\+\_\+t)0x0200U)}

Restart auto-\/negotiation function ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00245}{245}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga74c081bc55e9ff96bf229f44e96c6155}\label{group__STM32__conf_ga74c081bc55e9ff96bf229f44e96c6155}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_SPEED\_STATUS@{PHY\_SPEED\_STATUS}}
\index{PHY\_SPEED\_STATUS@{PHY\_SPEED\_STATUS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_SPEED\_STATUS}{PHY\_SPEED\_STATUS}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+SPEED\+\_\+\+STATUS~((uint16\+\_\+t)0x0002U)}

PHY Speed mask ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00256}{256}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga32b55e84d27cf298a77f54b133cd1acc}\label{group__STM32__conf_ga32b55e84d27cf298a77f54b133cd1acc}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_SR@{PHY\_SR}}
\index{PHY\_SR@{PHY\_SR}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_SR}{PHY\_SR}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+SR~((uint16\+\_\+t)0x10U)}

PHY status register Offset ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00254}{254}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga474bf13e28d09b667e41b151140ee39d}\label{group__STM32__conf_ga474bf13e28d09b667e41b151140ee39d}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PHY\_WRITE\_TO@{PHY\_WRITE\_TO}}
\index{PHY\_WRITE\_TO@{PHY\_WRITE\_TO}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PHY\_WRITE\_TO}{PHY\_WRITE\_TO}}
{\footnotesize\ttfamily \#define PHY\+\_\+\+WRITE\+\_\+\+TO~((uint32\+\_\+t)0x0000\+FFFFU)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00231}{231}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga13fc0d5e7bb925385c0cc0772ba6a391}\label{group__STM32__conf_ga13fc0d5e7bb925385c0cc0772ba6a391}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!PREFETCH\_ENABLE@{PREFETCH\_ENABLE}}
\index{PREFETCH\_ENABLE@{PREFETCH\_ENABLE}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{PREFETCH\_ENABLE}{PREFETCH\_ENABLE}}
{\footnotesize\ttfamily \#define PREFETCH\+\_\+\+ENABLE~0U}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00154}{154}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gae27809d4959b9fd5b5d974e3e1c77d2e}\label{group__STM32__conf_gae27809d4959b9fd5b5d974e3e1c77d2e}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!TICK\_INT\_PRIORITY@{TICK\_INT\_PRIORITY}}
\index{TICK\_INT\_PRIORITY@{TICK\_INT\_PRIORITY}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{TICK\_INT\_PRIORITY}{TICK\_INT\_PRIORITY}}
{\footnotesize\ttfamily \#define TICK\+\_\+\+INT\+\_\+\+PRIORITY~((uint32\+\_\+t)0U)}

tick interrupt priority 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00152}{152}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gacc33abd5393affd16cc4a1397839dfe4}\label{group__STM32__conf_gacc33abd5393affd16cc4a1397839dfe4}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_ADC\_REGISTER\_CALLBACKS@{USE\_HAL\_ADC\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_ADC\_REGISTER\_CALLBACKS@{USE\_HAL\_ADC\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_ADC\_REGISTER\_CALLBACKS}{USE\_HAL\_ADC\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ ADC register callback disabled       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00157}{157}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga7f6bf06dfbf91fd866a9d62ab54d0e81}\label{group__STM32__conf_ga7f6bf06dfbf91fd866a9d62ab54d0e81}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_CAN\_REGISTER\_CALLBACKS@{USE\_HAL\_CAN\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_CAN\_REGISTER\_CALLBACKS@{USE\_HAL\_CAN\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_CAN\_REGISTER\_CALLBACKS}{USE\_HAL\_CAN\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+CAN\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ CAN register callback disabled       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00158}{158}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga4b1a233981ef5d96551ea1f08d1a7ea8}\label{group__STM32__conf_ga4b1a233981ef5d96551ea1f08d1a7ea8}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_CEC\_REGISTER\_CALLBACKS@{USE\_HAL\_CEC\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_CEC\_REGISTER\_CALLBACKS@{USE\_HAL\_CEC\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_CEC\_REGISTER\_CALLBACKS}{USE\_HAL\_CEC\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+CEC\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ CEC register callback disabled       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00159}{159}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gaab15bfcb9198618bda3d7e914193b466}\label{group__STM32__conf_gaab15bfcb9198618bda3d7e914193b466}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_CRYP\_REGISTER\_CALLBACKS@{USE\_HAL\_CRYP\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_CRYP\_REGISTER\_CALLBACKS@{USE\_HAL\_CRYP\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_CRYP\_REGISTER\_CALLBACKS}{USE\_HAL\_CRYP\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+CRYP\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ CRYP register callback disabled      $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00160}{160}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gaf9580ae862dcc02cee7822030c48d6b8}\label{group__STM32__conf_gaf9580ae862dcc02cee7822030c48d6b8}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_DAC\_REGISTER\_CALLBACKS@{USE\_HAL\_DAC\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_DAC\_REGISTER\_CALLBACKS@{USE\_HAL\_DAC\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_DAC\_REGISTER\_CALLBACKS}{USE\_HAL\_DAC\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+DAC\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ DAC register callback disabled       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00161}{161}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga64a4d06cebee4009f08652637fbf161d}\label{group__STM32__conf_ga64a4d06cebee4009f08652637fbf161d}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_DCMI\_REGISTER\_CALLBACKS@{USE\_HAL\_DCMI\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_DCMI\_REGISTER\_CALLBACKS@{USE\_HAL\_DCMI\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_DCMI\_REGISTER\_CALLBACKS}{USE\_HAL\_DCMI\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+DCMI\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ DCMI register callback disabled      $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00162}{162}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga86882c5f53554e458434c836812093db}\label{group__STM32__conf_ga86882c5f53554e458434c836812093db}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_DFSDM\_REGISTER\_CALLBACKS@{USE\_HAL\_DFSDM\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_DFSDM\_REGISTER\_CALLBACKS@{USE\_HAL\_DFSDM\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_DFSDM\_REGISTER\_CALLBACKS}{USE\_HAL\_DFSDM\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+DFSDM\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ DFSDM register callback disabled     $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00163}{163}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gad3fd64734f71ef9c872f38dd0d0b8cb0}\label{group__STM32__conf_gad3fd64734f71ef9c872f38dd0d0b8cb0}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS@{USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS@{USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS}{USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+DMA2\+D\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ DMA2D register callback disabled     $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00164}{164}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga6c2182c3202253ba1a70c7d25122013c}\label{group__STM32__conf_ga6c2182c3202253ba1a70c7d25122013c}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_DSI\_REGISTER\_CALLBACKS@{USE\_HAL\_DSI\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_DSI\_REGISTER\_CALLBACKS@{USE\_HAL\_DSI\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_DSI\_REGISTER\_CALLBACKS}{USE\_HAL\_DSI\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+DSI\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ DSI register callback disabled       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00165}{165}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gaa24a8d7886d3a497a868d5bf2417bfdf}\label{group__STM32__conf_gaa24a8d7886d3a497a868d5bf2417bfdf}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_ETH\_REGISTER\_CALLBACKS@{USE\_HAL\_ETH\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_ETH\_REGISTER\_CALLBACKS@{USE\_HAL\_ETH\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_ETH\_REGISTER\_CALLBACKS}{USE\_HAL\_ETH\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ ETH register callback disabled       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00166}{166}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga0390418ff6315463b6ef161c63a69d43}\label{group__STM32__conf_ga0390418ff6315463b6ef161c63a69d43}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_HASH\_REGISTER\_CALLBACKS@{USE\_HAL\_HASH\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_HASH\_REGISTER\_CALLBACKS@{USE\_HAL\_HASH\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_HASH\_REGISTER\_CALLBACKS}{USE\_HAL\_HASH\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+HASH\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ HASH register callback disabled      $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00167}{167}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga560b53001fb58138f7da15dbda8f58a6}\label{group__STM32__conf_ga560b53001fb58138f7da15dbda8f58a6}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_HCD\_REGISTER\_CALLBACKS@{USE\_HAL\_HCD\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_HCD\_REGISTER\_CALLBACKS@{USE\_HAL\_HCD\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_HCD\_REGISTER\_CALLBACKS}{USE\_HAL\_HCD\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+HCD\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ HCD register callback disabled       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00168}{168}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga99be773f7f62b6277d1c87658e085725}\label{group__STM32__conf_ga99be773f7f62b6277d1c87658e085725}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_I2C\_REGISTER\_CALLBACKS@{USE\_HAL\_I2C\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_I2C\_REGISTER\_CALLBACKS@{USE\_HAL\_I2C\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_I2C\_REGISTER\_CALLBACKS}{USE\_HAL\_I2C\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ I2C register callback disabled       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00169}{169}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga1bdc791c35b20c7188b3d74fd6c30ebf}\label{group__STM32__conf_ga1bdc791c35b20c7188b3d74fd6c30ebf}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_I2S\_REGISTER\_CALLBACKS@{USE\_HAL\_I2S\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_I2S\_REGISTER\_CALLBACKS@{USE\_HAL\_I2S\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_I2S\_REGISTER\_CALLBACKS}{USE\_HAL\_I2S\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ I2S register callback disabled       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00170}{170}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga4a459bcaa046998e6939fc66b0831e96}\label{group__STM32__conf_ga4a459bcaa046998e6939fc66b0831e96}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_IRDA\_REGISTER\_CALLBACKS@{USE\_HAL\_IRDA\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_IRDA\_REGISTER\_CALLBACKS@{USE\_HAL\_IRDA\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_IRDA\_REGISTER\_CALLBACKS}{USE\_HAL\_IRDA\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+IRDA\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ IRDA register callback disabled      $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00171}{171}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga044aaa922ca4462e5b6bd50524b889f0}\label{group__STM32__conf_ga044aaa922ca4462e5b6bd50524b889f0}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_JPEG\_REGISTER\_CALLBACKS@{USE\_HAL\_JPEG\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_JPEG\_REGISTER\_CALLBACKS@{USE\_HAL\_JPEG\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_JPEG\_REGISTER\_CALLBACKS}{USE\_HAL\_JPEG\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+JPEG\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ JPEG register callback disabled      $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00172}{172}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga5b148dcae2bf8f576fc69a349794df4c}\label{group__STM32__conf_ga5b148dcae2bf8f576fc69a349794df4c}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS@{USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS@{USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS}{USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+LPTIM\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ LPTIM register callback disabled     $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00173}{173}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga2297103b8900168640d1225072361808}\label{group__STM32__conf_ga2297103b8900168640d1225072361808}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_LTDC\_REGISTER\_CALLBACKS@{USE\_HAL\_LTDC\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_LTDC\_REGISTER\_CALLBACKS@{USE\_HAL\_LTDC\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_LTDC\_REGISTER\_CALLBACKS}{USE\_HAL\_LTDC\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+LTDC\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ LTDC register callback disabled      $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00174}{174}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gafe84d3bf110ff2075d328cfcca268901}\label{group__STM32__conf_gafe84d3bf110ff2075d328cfcca268901}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_MDIOS\_REGISTER\_CALLBACKS@{USE\_HAL\_MDIOS\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_MDIOS\_REGISTER\_CALLBACKS@{USE\_HAL\_MDIOS\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_MDIOS\_REGISTER\_CALLBACKS}{USE\_HAL\_MDIOS\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+MDIOS\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ MDIOS register callback disabled     $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00175}{175}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gae595e885d73a91a83fbdc20f7affcd42}\label{group__STM32__conf_gae595e885d73a91a83fbdc20f7affcd42}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_MMC\_REGISTER\_CALLBACKS@{USE\_HAL\_MMC\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_MMC\_REGISTER\_CALLBACKS@{USE\_HAL\_MMC\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_MMC\_REGISTER\_CALLBACKS}{USE\_HAL\_MMC\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+MMC\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ MMC register callback disabled       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00176}{176}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga80498b459859528918535b88fed54b28}\label{group__STM32__conf_ga80498b459859528918535b88fed54b28}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_NAND\_REGISTER\_CALLBACKS@{USE\_HAL\_NAND\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_NAND\_REGISTER\_CALLBACKS@{USE\_HAL\_NAND\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_NAND\_REGISTER\_CALLBACKS}{USE\_HAL\_NAND\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+NAND\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ NAND register callback disabled      $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00177}{177}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga7b38c01bd6621f3da5993d71eb5ff42e}\label{group__STM32__conf_ga7b38c01bd6621f3da5993d71eb5ff42e}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_NOR\_REGISTER\_CALLBACKS@{USE\_HAL\_NOR\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_NOR\_REGISTER\_CALLBACKS@{USE\_HAL\_NOR\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_NOR\_REGISTER\_CALLBACKS}{USE\_HAL\_NOR\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+NOR\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ NOR register callback disabled       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00178}{178}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gafd18c04aa4a4a54446df8083be875a00}\label{group__STM32__conf_gafd18c04aa4a4a54446df8083be875a00}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_PCD\_REGISTER\_CALLBACKS@{USE\_HAL\_PCD\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_PCD\_REGISTER\_CALLBACKS@{USE\_HAL\_PCD\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_PCD\_REGISTER\_CALLBACKS}{USE\_HAL\_PCD\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+PCD\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ PCD register callback disabled       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00179}{179}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga95cbcf73c2ae3aea55fb62502ed224a2}\label{group__STM32__conf_ga95cbcf73c2ae3aea55fb62502ed224a2}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_QSPI\_REGISTER\_CALLBACKS@{USE\_HAL\_QSPI\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_QSPI\_REGISTER\_CALLBACKS@{USE\_HAL\_QSPI\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_QSPI\_REGISTER\_CALLBACKS}{USE\_HAL\_QSPI\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+QSPI\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ QSPI register callback disabled      $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00180}{180}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga9b01c64d19f0d4839b7da08bd61c7ff7}\label{group__STM32__conf_ga9b01c64d19f0d4839b7da08bd61c7ff7}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_RNG\_REGISTER\_CALLBACKS@{USE\_HAL\_RNG\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_RNG\_REGISTER\_CALLBACKS@{USE\_HAL\_RNG\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_RNG\_REGISTER\_CALLBACKS}{USE\_HAL\_RNG\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+RNG\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ RNG register callback disabled       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00181}{181}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga54badbcdb096ce802d2eed981cbbc31a}\label{group__STM32__conf_ga54badbcdb096ce802d2eed981cbbc31a}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_RTC\_REGISTER\_CALLBACKS@{USE\_HAL\_RTC\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_RTC\_REGISTER\_CALLBACKS@{USE\_HAL\_RTC\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_RTC\_REGISTER\_CALLBACKS}{USE\_HAL\_RTC\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ RTC register callback disabled       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00182}{182}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga0e2ac47c259fc72ef188c0406a2af803}\label{group__STM32__conf_ga0e2ac47c259fc72ef188c0406a2af803}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_SAI\_REGISTER\_CALLBACKS@{USE\_HAL\_SAI\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_SAI\_REGISTER\_CALLBACKS@{USE\_HAL\_SAI\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_SAI\_REGISTER\_CALLBACKS}{USE\_HAL\_SAI\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+SAI\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ SAI register callback disabled       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00183}{183}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gacccbc010792c242ce6aae30b7c6f40df}\label{group__STM32__conf_gacccbc010792c242ce6aae30b7c6f40df}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_SD\_REGISTER\_CALLBACKS@{USE\_HAL\_SD\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_SD\_REGISTER\_CALLBACKS@{USE\_HAL\_SD\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_SD\_REGISTER\_CALLBACKS}{USE\_HAL\_SD\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+SD\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ SD register callback disabled        $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00184}{184}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga0732f81973e1744fe9eec6d2f451faff}\label{group__STM32__conf_ga0732f81973e1744fe9eec6d2f451faff}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS@{USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS@{USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS}{USE\_HAL\_SDRAM\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+SDRAM\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ SDRAM register callback disabled     $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00186}{186}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga43bb2335641440326db0f05526c1bff9}\label{group__STM32__conf_ga43bb2335641440326db0f05526c1bff9}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_SMARTCARD\_REGISTER\_CALLBACKS@{USE\_HAL\_SMARTCARD\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_SMARTCARD\_REGISTER\_CALLBACKS@{USE\_HAL\_SMARTCARD\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_SMARTCARD\_REGISTER\_CALLBACKS}{USE\_HAL\_SMARTCARD\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+SMARTCARD\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ SMARTCARD register callback disabled $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00185}{185}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga74cae3ff25398b4a06a579a7164a8518}\label{group__STM32__conf_ga74cae3ff25398b4a06a579a7164a8518}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_SMBUS\_REGISTER\_CALLBACKS@{USE\_HAL\_SMBUS\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_SMBUS\_REGISTER\_CALLBACKS@{USE\_HAL\_SMBUS\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_SMBUS\_REGISTER\_CALLBACKS}{USE\_HAL\_SMBUS\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+SMBUS\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ SMBUS register callback disabled     $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00189}{189}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga91d326d554db420a247bd4eec1951961}\label{group__STM32__conf_ga91d326d554db420a247bd4eec1951961}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_SPDIFRX\_REGISTER\_CALLBACKS@{USE\_HAL\_SPDIFRX\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_SPDIFRX\_REGISTER\_CALLBACKS@{USE\_HAL\_SPDIFRX\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_SPDIFRX\_REGISTER\_CALLBACKS}{USE\_HAL\_SPDIFRX\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+SPDIFRX\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ SPDIFRX register callback disabled   $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00188}{188}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga8d8be2d7e4ed5bfc7b64f60ba604c749}\label{group__STM32__conf_ga8d8be2d7e4ed5bfc7b64f60ba604c749}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_SPI\_REGISTER\_CALLBACKS@{USE\_HAL\_SPI\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_SPI\_REGISTER\_CALLBACKS@{USE\_HAL\_SPI\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_SPI\_REGISTER\_CALLBACKS}{USE\_HAL\_SPI\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ SPI register callback disabled       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00190}{190}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga5c7c04d57c22f5301f1ea589abc6f35f}\label{group__STM32__conf_ga5c7c04d57c22f5301f1ea589abc6f35f}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_SRAM\_REGISTER\_CALLBACKS@{USE\_HAL\_SRAM\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_SRAM\_REGISTER\_CALLBACKS@{USE\_HAL\_SRAM\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_SRAM\_REGISTER\_CALLBACKS}{USE\_HAL\_SRAM\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+SRAM\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ SRAM register callback disabled      $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00187}{187}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga5ef4d67cd7630f6e2e67d17370fbffdb}\label{group__STM32__conf_ga5ef4d67cd7630f6e2e67d17370fbffdb}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_TIM\_REGISTER\_CALLBACKS@{USE\_HAL\_TIM\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_TIM\_REGISTER\_CALLBACKS@{USE\_HAL\_TIM\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_TIM\_REGISTER\_CALLBACKS}{USE\_HAL\_TIM\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ TIM register callback disabled       $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00191}{191}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga68c6c7c633e6cb378824020ef00a5701}\label{group__STM32__conf_ga68c6c7c633e6cb378824020ef00a5701}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_UART\_REGISTER\_CALLBACKS@{USE\_HAL\_UART\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_UART\_REGISTER\_CALLBACKS@{USE\_HAL\_UART\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_UART\_REGISTER\_CALLBACKS}{USE\_HAL\_UART\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+UART\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ UART register callback disabled      $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00192}{192}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gac79983d623c7f760c5077618a453561b}\label{group__STM32__conf_gac79983d623c7f760c5077618a453561b}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_USART\_REGISTER\_CALLBACKS@{USE\_HAL\_USART\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_USART\_REGISTER\_CALLBACKS@{USE\_HAL\_USART\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_USART\_REGISTER\_CALLBACKS}{USE\_HAL\_USART\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+USART\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ USART register callback disabled     $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00193}{193}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga6879802837c27d8761d8a8fdab626891}\label{group__STM32__conf_ga6879802837c27d8761d8a8fdab626891}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_HAL\_WWDG\_REGISTER\_CALLBACKS@{USE\_HAL\_WWDG\_REGISTER\_CALLBACKS}}
\index{USE\_HAL\_WWDG\_REGISTER\_CALLBACKS@{USE\_HAL\_WWDG\_REGISTER\_CALLBACKS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_HAL\_WWDG\_REGISTER\_CALLBACKS}{USE\_HAL\_WWDG\_REGISTER\_CALLBACKS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+HAL\+\_\+\+WWDG\+\_\+\+REGISTER\+\_\+\+CALLBACKS~0U /$\ast$ WWDG register callback disabled      $\ast$/}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00194}{194}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gad048ac737242c2c2cb9f4a72953d10ce}\label{group__STM32__conf_gad048ac737242c2c2cb9f4a72953d10ce}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_RTOS@{USE\_RTOS}}
\index{USE\_RTOS@{USE\_RTOS}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_RTOS}{USE\_RTOS}}
{\footnotesize\ttfamily \#define USE\+\_\+\+RTOS~0U}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00153}{153}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_ga4c6fab687afc7ba4469b1b2d34472358}\label{group__STM32__conf_ga4c6fab687afc7ba4469b1b2d34472358}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!USE\_SPI\_CRC@{USE\_SPI\_CRC}}
\index{USE\_SPI\_CRC@{USE\_SPI\_CRC}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{USE\_SPI\_CRC}{USE\_SPI\_CRC}}
{\footnotesize\ttfamily \#define USE\+\_\+\+SPI\+\_\+\+CRC~0U}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00266}{266}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

\mbox{\Hypertarget{group__STM32__conf_gaae550dad9f96d52cfce5e539adadbbb4}\label{group__STM32__conf_gaae550dad9f96d52cfce5e539adadbbb4}} 
\index{STM32 HAL-\/Config@{STM32 HAL-\/Config}!VDD\_VALUE@{VDD\_VALUE}}
\index{VDD\_VALUE@{VDD\_VALUE}!STM32 HAL-\/Config@{STM32 HAL-\/Config}}
\doxysubsubsection{\texorpdfstring{VDD\_VALUE}{VDD\_VALUE}}
{\footnotesize\ttfamily \#define VDD\+\_\+\+VALUE~((uint32\+\_\+t)3300U)}



This is the HAL system configuration section. 

Value of VDD in mv 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source_l00151}{151}} of file \mbox{\hyperlink{stm32f7xx__hal__conf_8h_source}{stm32f7xx\+\_\+hal\+\_\+conf.\+h}}.

