$date
	Wed Jan 15 10:04:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_decoder3to8 $end
$var wire 8 ! y [7:0] $end
$var reg 3 " a [2:0] $end
$var reg 1 # en $end
$var integer 32 $ i [31:0] $end
$scope module uut $end
$var wire 3 % a [2:0] $end
$var wire 1 # en $end
$var reg 8 & y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
bx $
0#
b0 "
b0 !
$end
#20000
b100000 !
b100000 &
b0 $
1#
b101 "
b101 %
#30000
b1 !
b1 &
b1 $
b0 "
b0 %
#40000
b10 !
b10 &
b10 $
b1 "
b1 %
#50000
b100 !
b100 &
b11 $
b10 "
b10 %
#60000
b1000 !
b1000 &
b100 $
b11 "
b11 %
#70000
b10000 !
b10000 &
b101 $
b100 "
b100 %
#80000
b100000 !
b100000 &
b110 $
b101 "
b101 %
#90000
b1000000 !
b1000000 &
b111 $
b110 "
b110 %
#100000
b10000000 !
b10000000 &
b1000 $
b111 "
b111 %
#110000
b0 !
b0 &
b11 "
b11 %
0#
#120000
