

================================================================
== Vivado HLS Report for 'Loop_VConvH_proc'
================================================================
* Date:           Fri Feb 22 08:55:07 2019

* Version:        2019.1.0 (Build 2455522 on Wed Feb 20 04:08:51 MST 2019)
* Project:        proj_2D_convolution_with_linebuffer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     5.827|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- VConvH_VConvW  |    ?|    ?|        11|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    612|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     22|    1660|    490|    -|
|Memory           |       40|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    146|    -|
|Register         |        0|      -|    1924|    288|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       40|     22|    3584|   1536|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       14|     10|       3|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+
    |filter11x11_strm_mul_10ns_32s_32_3_1_U32   |filter11x11_strm_mul_10ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_10ns_32s_32_3_1_U35   |filter11x11_strm_mul_10ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_10ns_32s_32_3_1_U38   |filter11x11_strm_mul_10ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_10ns_32s_32_3_1_U39   |filter11x11_strm_mul_10ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_11ns_32s_32_3_1_U33   |filter11x11_strm_mul_11ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_11ns_32s_32_3_1_U34   |filter11x11_strm_mul_11ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_11ns_32s_32_3_1_U37   |filter11x11_strm_mul_11ns_32s_32_3_1   |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_32ns_32ns_64_3_1_U30  |filter11x11_strm_mul_32ns_32ns_64_3_1  |        0|      4|  166|  49|    0|
    |filter11x11_strm_mul_8ns_32s_32_3_1_U31    |filter11x11_strm_mul_8ns_32s_32_3_1    |        0|      2|  166|  49|    0|
    |filter11x11_strm_mul_8ns_32s_32_3_1_U36    |filter11x11_strm_mul_8ns_32s_32_3_1    |        0|      2|  166|  49|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+
    |Total                                      |                                       |        0|     22| 1660| 490|    0|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |linebuf_0_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_1_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_2_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_3_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_4_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_5_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_6_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_7_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_8_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_9_U  |Loop_VConvH_proc_linebuf_0  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    +-------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                            |       40|  0|   0|    0| 19200|  320|    10|       614400|
    +-------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln185_1_fu_377_p2               |     +    |      0|  0|  13|           1|          11|
    |add_ln185_fu_363_p2                 |     +    |      0|  0|  71|          64|           1|
    |add_ln194_10_fu_538_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln194_1_fu_501_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_2_fu_507_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_3_fu_511_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_4_fu_543_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_5_fu_517_p2               |     +    |      0|  0|  39|          32|          32|
    |add_ln194_6_fu_534_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_7_fu_525_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_8_fu_521_p2               |     +    |      0|  0|  39|          32|          32|
    |add_ln194_9_fu_529_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln194_fu_495_p2                 |     +    |      0|  0|  32|          32|          32|
    |row_fu_411_p2                       |     +    |      0|  0|  13|          11|           1|
    |tmp_fu_547_p2                       |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage0_iter10  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1    |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter1_stage0   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state7_pp0_iter2_stage0   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state8_pp0_iter3_stage0   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln185_fu_358_p2                |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln186_fu_353_p2                |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln198_1_fu_389_p2              |   icmp   |      0|  0|  13|          11|           4|
    |icmp_ln198_fu_383_p2                |   icmp   |      0|  0|  13|          11|           4|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |select_ln185_1_fu_395_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln185_2_fu_403_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln185_fu_369_p3              |  select  |      0|  0|  11|           1|          11|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 612|         592|         535|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  38|          7|    1|          7|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10  |   9|          2|    1|          2|
    |col1_0_i_i_i_reg_315      |   9|          2|   11|         22|
    |hconv_V_blk_n             |   9|          2|    1|          2|
    |height_blk_n              |   9|          2|    1|          2|
    |height_out_blk_n          |   9|          2|    1|          2|
    |indvar_flatten_reg_304    |   9|          2|   64|        128|
    |row2_0_i_i_i_reg_326      |   9|          2|   11|         22|
    |vconv_V_blk_n             |   9|          2|    1|          2|
    |vconv_xlim_loc_blk_n      |   9|          2|    1|          2|
    |vconv_xlim_loc_out_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 146|         31|   96|        197|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln194_10_reg_803                  |  32|   0|   32|          0|
    |add_ln194_1_reg_773                   |  30|   0|   32|          2|
    |add_ln194_3_reg_778                   |  32|   0|   32|          0|
    |add_ln194_5_reg_783                   |  32|   0|   32|          0|
    |add_ln194_5_reg_783_pp0_iter7_reg     |  32|   0|   32|          0|
    |add_ln194_8_reg_788                   |  32|   0|   32|          0|
    |add_ln194_9_reg_798                   |  32|   0|   32|          0|
    |ap_CS_fsm                             |   6|   0|    6|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |bound_reg_573                         |  64|   0|   64|          0|
    |col1_0_i_i_i_reg_315                  |  11|   0|   11|          0|
    |height_read_reg_552                   |  32|   0|   32|          0|
    |icmp_ln185_reg_578                    |   1|   0|    1|          0|
    |indvar_flatten_reg_304                |  64|   0|   64|          0|
    |linebuf_0_addr_reg_613                |  11|   0|   11|          0|
    |linebuf_0_addr_reg_613_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_0_load_reg_727                |  32|   0|   32|          0|
    |linebuf_1_addr_reg_619                |  11|   0|   11|          0|
    |linebuf_1_addr_reg_619_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_1_load_reg_673                |  32|   0|   32|          0|
    |linebuf_2_addr_reg_625                |  11|   0|   11|          0|
    |linebuf_2_addr_reg_625_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_2_load_reg_679                |  32|   0|   32|          0|
    |linebuf_3_addr_reg_631                |  11|   0|   11|          0|
    |linebuf_3_addr_reg_631_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_3_load_reg_685                |  32|   0|   32|          0|
    |linebuf_4_addr_reg_637                |  11|   0|   11|          0|
    |linebuf_4_addr_reg_637_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_4_load_reg_691                |  32|   0|   32|          0|
    |linebuf_5_addr_reg_643                |  11|   0|   11|          0|
    |linebuf_5_addr_reg_643_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_5_load_reg_697                |  32|   0|   32|          0|
    |linebuf_6_addr_reg_649                |  11|   0|   11|          0|
    |linebuf_6_addr_reg_649_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_6_load_reg_703                |  32|   0|   32|          0|
    |linebuf_7_addr_reg_655                |  11|   0|   11|          0|
    |linebuf_7_addr_reg_655_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_7_load_reg_709                |  32|   0|   32|          0|
    |linebuf_8_addr_reg_661                |  11|   0|   11|          0|
    |linebuf_8_addr_reg_661_pp0_iter2_reg  |  11|   0|   11|          0|
    |linebuf_8_load_reg_715                |  32|   0|   32|          0|
    |linebuf_9_addr_reg_667                |  11|   0|   11|          0|
    |linebuf_9_load_reg_721                |  32|   0|   32|          0|
    |mul_ln194_1_reg_738                   |  32|   0|   32|          0|
    |mul_ln194_2_reg_793                   |  32|   0|   32|          0|
    |mul_ln194_3_reg_743                   |  32|   0|   32|          0|
    |mul_ln194_4_reg_748                   |  32|   0|   32|          0|
    |mul_ln194_5_reg_763                   |  32|   0|   32|          0|
    |mul_ln194_6_reg_768                   |  32|   0|   32|          0|
    |mul_ln194_7_reg_753                   |  32|   0|   32|          0|
    |mul_ln194_8_reg_758                   |  32|   0|   32|          0|
    |mul_ln194_reg_733                     |  32|   0|   32|          0|
    |row2_0_i_i_i_reg_326                  |  11|   0|   11|          0|
    |select_ln185_1_reg_592                |   1|   0|    1|          0|
    |select_ln185_reg_587                  |  11|   0|   11|          0|
    |tmp_1_reg_606                         |  32|   0|   32|          0|
    |tmp_reg_808                           |  32|   0|   32|          0|
    |vconv_xlim_loc_read_reg_557           |  32|   0|   32|          0|
    |add_ln194_1_reg_773                   |  64|  32|   32|          2|
    |add_ln194_3_reg_778                   |  64|  32|   32|          0|
    |icmp_ln185_reg_578                    |  64|  32|    1|          0|
    |linebuf_0_load_reg_727                |  64|  32|   32|          0|
    |linebuf_3_load_reg_685                |  64|  32|   32|          0|
    |linebuf_6_load_reg_703                |  64|  32|   32|          0|
    |linebuf_7_load_reg_709                |  64|  32|   32|          0|
    |select_ln185_1_reg_592                |  64|  32|    1|          0|
    |tmp_1_reg_606                         |  64|  32|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1924| 288| 1576|          4|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|height_dout                |  in |   32|   ap_fifo  |       height       |    pointer   |
|height_empty_n             |  in |    1|   ap_fifo  |       height       |    pointer   |
|height_read                | out |    1|   ap_fifo  |       height       |    pointer   |
|vconv_xlim_loc_dout        |  in |   32|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|vconv_xlim_loc_empty_n     |  in |    1|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|vconv_xlim_loc_read        | out |    1|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|hconv_V_dout               |  in |   32|   ap_fifo  |       hconv_V      |    pointer   |
|hconv_V_empty_n            |  in |    1|   ap_fifo  |       hconv_V      |    pointer   |
|hconv_V_read               | out |    1|   ap_fifo  |       hconv_V      |    pointer   |
|vconv_V_din                | out |   32|   ap_fifo  |       vconv_V      |    pointer   |
|vconv_V_full_n             |  in |    1|   ap_fifo  |       vconv_V      |    pointer   |
|vconv_V_write              | out |    1|   ap_fifo  |       vconv_V      |    pointer   |
|height_out_din             | out |   32|   ap_fifo  |     height_out     |    pointer   |
|height_out_full_n          |  in |    1|   ap_fifo  |     height_out     |    pointer   |
|height_out_write           | out |    1|   ap_fifo  |     height_out     |    pointer   |
|vconv_xlim_loc_out_din     | out |   32|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
|vconv_xlim_loc_out_full_n  |  in |    1|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
|vconv_xlim_loc_out_write   | out |    1|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	16  / (icmp_ln185)
	6  / (!icmp_ln185)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	5  / true
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.82>
ST_1 : Operation 17 [1/1] (2.91ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height)" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 17 'read' 'height_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (2.91ns)   --->   "%vconv_xlim_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %vconv_xlim_loc)"   --->   Operation 18 'read' 'vconv_xlim_loc_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %height_out, i32 %height_read)" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 19 'write' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %vconv_xlim_loc_out, i32 %vconv_xlim_loc_read)"   --->   Operation 20 'write' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%cast = zext i32 %height_read to i64" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 21 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %vconv_xlim_loc_read to i64"   --->   Operation 22 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [3/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 23 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 24 [2/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 24 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %hconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/3] (5.74ns)   --->   "%bound = mul i64 %cast1, %cast" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 31 'mul' 'bound' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 32 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 4.80>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %entry ], [ %add_ln185, %VConvW_end ]" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%col1_0_i_i_i = phi i11 [ 0, %entry ], [ %select_ln185_2, %VConvW_end ]" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 34 'phi' 'col1_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%row2_0_i_i_i = phi i11 [ 0, %entry ], [ %row, %VConvW_end ]"   --->   Operation 35 'phi' 'row2_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i11 %row2_0_i_i_i to i32" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 36 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (2.47ns)   --->   "%icmp_ln186 = icmp slt i32 %zext_ln186, %vconv_xlim_loc_read" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 37 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (2.77ns)   --->   "%icmp_ln185 = icmp eq i64 %indvar_flatten, %bound" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 38 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (3.52ns)   --->   "%add_ln185 = add i64 %indvar_flatten, 1" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 39 'add' 'add_ln185' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %.exit, label %VConvW_begin" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.69ns)   --->   "%select_ln185 = select i1 %icmp_ln186, i11 %row2_0_i_i_i, i11 0" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 41 'select' 'select_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (1.63ns)   --->   "%add_ln185_1 = add i11 1, %col1_0_i_i_i" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 42 'add' 'add_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.88ns)   --->   "%icmp_ln198 = icmp ugt i11 %add_ln185_1, 9" [convolution.cpp:198->convolution.cpp:271]   --->   Operation 43 'icmp' 'icmp_ln198' <Predicate = (!icmp_ln185)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.88ns)   --->   "%icmp_ln198_1 = icmp ugt i11 %col1_0_i_i_i, 9" [convolution.cpp:198->convolution.cpp:271]   --->   Operation 44 'icmp' 'icmp_ln198_1' <Predicate = (!icmp_ln185)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.99ns)   --->   "%select_ln185_1 = select i1 %icmp_ln186, i1 %icmp_ln198_1, i1 %icmp_ln198" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 45 'select' 'select_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.69ns)   --->   "%select_ln185_2 = select i1 %icmp_ln186, i11 %col1_0_i_i_i, i11 %add_ln185_1" [convolution.cpp:185->convolution.cpp:271]   --->   Operation 46 'select' 'select_ln185_2' <Predicate = (!icmp_ln185)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %select_ln185_1, label %1, label %VConvW_end" [convolution.cpp:198->convolution.cpp:271]   --->   Operation 47 'br' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.63ns)   --->   "%row = add i11 %select_ln185, 1" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 48 'add' 'row' <Predicate = (!icmp_ln185)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 49 [1/1] (2.91ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %hconv_V)" [convolution.cpp:189->convolution.cpp:271]   --->   Operation 49 'read' 'tmp_1' <Predicate = (!icmp_ln185)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i11 %select_ln185 to i64" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 50 'zext' 'zext_ln193' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%linebuf_0_addr = getelementptr [1920 x i32]* @linebuf_0, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 51 'getelementptr' 'linebuf_0_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%linebuf_1_addr = getelementptr [1920 x i32]* @linebuf_1, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 52 'getelementptr' 'linebuf_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 53 [2/2] (3.25ns)   --->   "%linebuf_1_load = load i32* %linebuf_1_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 53 'load' 'linebuf_1_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%linebuf_2_addr = getelementptr [1920 x i32]* @linebuf_2, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 54 'getelementptr' 'linebuf_2_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 55 [2/2] (3.25ns)   --->   "%linebuf_2_load = load i32* %linebuf_2_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 55 'load' 'linebuf_2_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%linebuf_3_addr = getelementptr [1920 x i32]* @linebuf_3, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 56 'getelementptr' 'linebuf_3_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (3.25ns)   --->   "%linebuf_3_load = load i32* %linebuf_3_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 57 'load' 'linebuf_3_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%linebuf_4_addr = getelementptr [1920 x i32]* @linebuf_4, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 58 'getelementptr' 'linebuf_4_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (3.25ns)   --->   "%linebuf_4_load = load i32* %linebuf_4_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 59 'load' 'linebuf_4_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%linebuf_5_addr = getelementptr [1920 x i32]* @linebuf_5, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 60 'getelementptr' 'linebuf_5_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (3.25ns)   --->   "%linebuf_5_load = load i32* %linebuf_5_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 61 'load' 'linebuf_5_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%linebuf_6_addr = getelementptr [1920 x i32]* @linebuf_6, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 62 'getelementptr' 'linebuf_6_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (3.25ns)   --->   "%linebuf_6_load = load i32* %linebuf_6_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 63 'load' 'linebuf_6_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%linebuf_7_addr = getelementptr [1920 x i32]* @linebuf_7, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 64 'getelementptr' 'linebuf_7_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (3.25ns)   --->   "%linebuf_7_load = load i32* %linebuf_7_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 65 'load' 'linebuf_7_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%linebuf_8_addr = getelementptr [1920 x i32]* @linebuf_8, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 66 'getelementptr' 'linebuf_8_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (3.25ns)   --->   "%linebuf_8_load = load i32* %linebuf_8_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 67 'load' 'linebuf_8_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%linebuf_9_addr = getelementptr [1920 x i32]* @linebuf_9, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 68 'getelementptr' 'linebuf_9_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (3.25ns)   --->   "%linebuf_9_load = load i32* %linebuf_9_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 69 'load' 'linebuf_9_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 70 [2/2] (3.25ns)   --->   "%linebuf_0_load = load i32* %linebuf_0_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 70 'load' 'linebuf_0_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 71 [1/2] (3.25ns)   --->   "%linebuf_1_load = load i32* %linebuf_1_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 71 'load' 'linebuf_1_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 72 [1/2] (3.25ns)   --->   "%linebuf_2_load = load i32* %linebuf_2_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 72 'load' 'linebuf_2_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 73 [1/2] (3.25ns)   --->   "%linebuf_3_load = load i32* %linebuf_3_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 73 'load' 'linebuf_3_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 74 [1/2] (3.25ns)   --->   "%linebuf_4_load = load i32* %linebuf_4_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 74 'load' 'linebuf_4_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 75 [1/2] (3.25ns)   --->   "%linebuf_5_load = load i32* %linebuf_5_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 75 'load' 'linebuf_5_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 76 [1/2] (3.25ns)   --->   "%linebuf_6_load = load i32* %linebuf_6_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 76 'load' 'linebuf_6_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 77 [1/2] (3.25ns)   --->   "%linebuf_7_load = load i32* %linebuf_7_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 77 'load' 'linebuf_7_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 78 [1/2] (3.25ns)   --->   "%linebuf_8_load = load i32* %linebuf_8_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 78 'load' 'linebuf_8_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 79 [1/2] (3.25ns)   --->   "%linebuf_9_load = load i32* %linebuf_9_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 79 'load' 'linebuf_9_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_7 : Operation 80 [1/1] (3.25ns)   --->   "store i32 %tmp_1, i32* %linebuf_9_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 80 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 81 [1/2] (3.25ns)   --->   "%linebuf_0_load = load i32* %linebuf_0_addr, align 4" [convolution.cpp:193->convolution.cpp:271]   --->   Operation 81 'load' 'linebuf_0_load' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 82 [3/3] (5.74ns)   --->   "%mul_ln194 = mul i32 111, %linebuf_1_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 82 'mul' 'mul_ln194' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (3.25ns)   --->   "store i32 %linebuf_1_load, i32* %linebuf_0_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 83 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 84 [3/3] (5.74ns)   --->   "%mul_ln194_1 = mul i32 266, %linebuf_2_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 84 'mul' 'mul_ln194_1' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (3.25ns)   --->   "store i32 %linebuf_2_load, i32* %linebuf_1_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 85 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 86 [1/1] (3.25ns)   --->   "store i32 %linebuf_3_load, i32* %linebuf_2_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 86 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 87 [3/3] (5.74ns)   --->   "%mul_ln194_3 = mul i32 724, %linebuf_4_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 87 'mul' 'mul_ln194_3' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (3.25ns)   --->   "store i32 %linebuf_4_load, i32* %linebuf_3_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 88 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 89 [3/3] (5.74ns)   --->   "%mul_ln194_4 = mul i32 821, %linebuf_5_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 89 'mul' 'mul_ln194_4' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (3.25ns)   --->   "store i32 %linebuf_5_load, i32* %linebuf_4_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 90 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 91 [1/1] (3.25ns)   --->   "store i32 %linebuf_6_load, i32* %linebuf_5_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 91 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 92 [1/1] (3.25ns)   --->   "store i32 %linebuf_7_load, i32* %linebuf_6_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 92 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 93 [3/3] (5.74ns)   --->   "%mul_ln194_7 = mul i32 266, %linebuf_8_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 93 'mul' 'mul_ln194_7' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (3.25ns)   --->   "store i32 %linebuf_8_load, i32* %linebuf_7_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 94 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_8 : Operation 95 [3/3] (5.74ns)   --->   "%mul_ln194_8 = mul i32 111, %linebuf_9_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 95 'mul' 'mul_ln194_8' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (3.25ns)   --->   "store i32 %linebuf_9_load, i32* %linebuf_8_addr, align 4" [convolution.cpp:196->convolution.cpp:271]   --->   Operation 96 'store' <Predicate = (!icmp_ln185)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>

State 9 <SV = 8> <Delay = 5.74>
ST_9 : Operation 97 [2/3] (5.74ns)   --->   "%mul_ln194 = mul i32 111, %linebuf_1_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 97 'mul' 'mul_ln194' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [2/3] (5.74ns)   --->   "%mul_ln194_1 = mul i32 266, %linebuf_2_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 98 'mul' 'mul_ln194_1' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [2/3] (5.74ns)   --->   "%mul_ln194_3 = mul i32 724, %linebuf_4_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 99 'mul' 'mul_ln194_3' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [2/3] (5.74ns)   --->   "%mul_ln194_4 = mul i32 821, %linebuf_5_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 100 'mul' 'mul_ln194_4' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [3/3] (5.74ns)   --->   "%mul_ln194_5 = mul i32 724, %linebuf_6_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 101 'mul' 'mul_ln194_5' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [3/3] (5.74ns)   --->   "%mul_ln194_6 = mul i32 498, %linebuf_7_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 102 'mul' 'mul_ln194_6' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [2/3] (5.74ns)   --->   "%mul_ln194_7 = mul i32 266, %linebuf_8_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 103 'mul' 'mul_ln194_7' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [2/3] (5.74ns)   --->   "%mul_ln194_8 = mul i32 111, %linebuf_9_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 104 'mul' 'mul_ln194_8' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.74>
ST_10 : Operation 105 [1/3] (5.74ns)   --->   "%mul_ln194 = mul i32 111, %linebuf_1_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 105 'mul' 'mul_ln194' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/3] (5.74ns)   --->   "%mul_ln194_1 = mul i32 266, %linebuf_2_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 106 'mul' 'mul_ln194_1' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [3/3] (5.74ns)   --->   "%mul_ln194_2 = mul i32 498, %linebuf_3_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 107 'mul' 'mul_ln194_2' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/3] (5.74ns)   --->   "%mul_ln194_3 = mul i32 724, %linebuf_4_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 108 'mul' 'mul_ln194_3' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/3] (5.74ns)   --->   "%mul_ln194_4 = mul i32 821, %linebuf_5_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 109 'mul' 'mul_ln194_4' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [2/3] (5.74ns)   --->   "%mul_ln194_5 = mul i32 724, %linebuf_6_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 110 'mul' 'mul_ln194_5' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [2/3] (5.74ns)   --->   "%mul_ln194_6 = mul i32 498, %linebuf_7_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 111 'mul' 'mul_ln194_6' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/3] (5.74ns)   --->   "%mul_ln194_7 = mul i32 266, %linebuf_8_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 112 'mul' 'mul_ln194_7' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/3] (5.74ns)   --->   "%mul_ln194_8 = mul i32 111, %linebuf_9_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 113 'mul' 'mul_ln194_8' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.74>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln194 = shl i32 %linebuf_0_load, 5" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 114 'shl' 'shl_ln194' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln194_1 = shl i32 %linebuf_0_load, 2" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 115 'shl' 'shl_ln194_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 116 [2/3] (5.74ns)   --->   "%mul_ln194_2 = mul i32 498, %linebuf_3_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 116 'mul' 'mul_ln194_2' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/3] (5.74ns)   --->   "%mul_ln194_5 = mul i32 724, %linebuf_6_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 117 'mul' 'mul_ln194_5' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/3] (5.74ns)   --->   "%mul_ln194_6 = mul i32 498, %linebuf_7_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 118 'mul' 'mul_ln194_6' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln194_2 = shl i32 %tmp_1, 5" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 119 'shl' 'shl_ln194_2' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln194_3 = shl i32 %tmp_1, 2" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 120 'shl' 'shl_ln194_3' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194 = add i32 %shl_ln194_2, %shl_ln194" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 121 'add' 'add_ln194' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 122 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln194_1 = add i32 %add_ln194, %shl_ln194_3" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 122 'add' 'add_ln194_1' <Predicate = (!icmp_ln185)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_2 = add i32 %mul_ln194, %mul_ln194_1" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 123 'add' 'add_ln194_2' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 124 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln194_3 = add i32 %add_ln194_2, %shl_ln194_1" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 124 'add' 'add_ln194_3' <Predicate = (!icmp_ln185)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln194_5 = add i32 %mul_ln194_3, %mul_ln194_4" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 125 'add' 'add_ln194_5' <Predicate = (!icmp_ln185)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (2.55ns)   --->   "%add_ln194_8 = add i32 %mul_ln194_7, %mul_ln194_8" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 126 'add' 'add_ln194_8' <Predicate = (!icmp_ln185)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.74>
ST_12 : Operation 127 [1/3] (5.74ns)   --->   "%mul_ln194_2 = mul i32 498, %linebuf_3_load" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 127 'mul' 'mul_ln194_2' <Predicate = (!icmp_ln185)> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_7 = add i32 %mul_ln194_5, %mul_ln194_6" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 128 'add' 'add_ln194_7' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 129 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln194_9 = add i32 %add_ln194_8, %add_ln194_7" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 129 'add' 'add_ln194_9' <Predicate = (!icmp_ln185)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.37>
ST_13 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_6 = add i32 %add_ln194_5, %mul_ln194_2" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 130 'add' 'add_ln194_6' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 131 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln194_10 = add i32 %add_ln194_9, %add_ln194_6" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 131 'add' 'add_ln194_10' <Predicate = (!icmp_ln185)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 4.37>
ST_14 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_4 = add i32 %add_ln194_3, %add_ln194_1" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 132 'add' 'add_ln194_4' <Predicate = (!icmp_ln185)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 133 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp = add i32 %add_ln194_10, %add_ln194_4" [convolution.cpp:194->convolution.cpp:271]   --->   Operation 133 'add' 'tmp' <Predicate = (!icmp_ln185)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 85 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.91>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @VConvH_VConvW_str)"   --->   Operation 134 'specloopname' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 135 'specloopname' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_11_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str18)" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 136 'specregionbegin' 'tmp_11_i_i' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [convolution.cpp:188->convolution.cpp:271]   --->   Operation 137 'specpipeline' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %vconv_V, i32 %tmp)" [convolution.cpp:199->convolution.cpp:271]   --->   Operation 138 'write' <Predicate = (select_ln185_1)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "br label %VConvW_end" [convolution.cpp:199->convolution.cpp:271]   --->   Operation 139 'br' <Predicate = (select_ln185_1)> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str18, i32 %tmp_11_i_i)" [convolution.cpp:200->convolution.cpp:271]   --->   Operation 140 'specregionend' 'empty' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "br label %0" [convolution.cpp:186->convolution.cpp:271]   --->   Operation 141 'br' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 142 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_xlim_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hconv_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_xlim_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ linebuf_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ linebuf_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
height_read         (read           ) [ 00100000000000000]
vconv_xlim_loc_read (read           ) [ 00111111111111110]
write_ln185         (write          ) [ 00000000000000000]
write_ln0           (write          ) [ 00000000000000000]
cast                (zext           ) [ 00011000000000000]
cast1               (zext           ) [ 00011000000000000]
specinterface_ln0   (specinterface  ) [ 00000000000000000]
specinterface_ln0   (specinterface  ) [ 00000000000000000]
specinterface_ln0   (specinterface  ) [ 00000000000000000]
specinterface_ln0   (specinterface  ) [ 00000000000000000]
specinterface_ln0   (specinterface  ) [ 00000000000000000]
specinterface_ln0   (specinterface  ) [ 00000000000000000]
bound               (mul            ) [ 00000111111111110]
br_ln0              (br             ) [ 00001111111111110]
indvar_flatten      (phi            ) [ 00000100000000000]
col1_0_i_i_i        (phi            ) [ 00000100000000000]
row2_0_i_i_i        (phi            ) [ 00000100000000000]
zext_ln186          (zext           ) [ 00000000000000000]
icmp_ln186          (icmp           ) [ 00000000000000000]
icmp_ln185          (icmp           ) [ 00000111111111110]
add_ln185           (add            ) [ 00001111111111110]
br_ln185            (br             ) [ 00000000000000000]
select_ln185        (select         ) [ 00000110000000000]
add_ln185_1         (add            ) [ 00000000000000000]
icmp_ln198          (icmp           ) [ 00000000000000000]
icmp_ln198_1        (icmp           ) [ 00000000000000000]
select_ln185_1      (select         ) [ 00000111111111110]
select_ln185_2      (select         ) [ 00001111111111110]
br_ln198            (br             ) [ 00000000000000000]
row                 (add            ) [ 00001111111111110]
tmp_1               (read           ) [ 00000101111100000]
zext_ln193          (zext           ) [ 00000000000000000]
linebuf_0_addr      (getelementptr  ) [ 00000101100000000]
linebuf_1_addr      (getelementptr  ) [ 00000101100000000]
linebuf_2_addr      (getelementptr  ) [ 00000101100000000]
linebuf_3_addr      (getelementptr  ) [ 00000101100000000]
linebuf_4_addr      (getelementptr  ) [ 00000101100000000]
linebuf_5_addr      (getelementptr  ) [ 00000101100000000]
linebuf_6_addr      (getelementptr  ) [ 00000101100000000]
linebuf_7_addr      (getelementptr  ) [ 00000101100000000]
linebuf_8_addr      (getelementptr  ) [ 00000101100000000]
linebuf_9_addr      (getelementptr  ) [ 00000101000000000]
linebuf_1_load      (load           ) [ 00000100111000000]
linebuf_2_load      (load           ) [ 00000100111000000]
linebuf_3_load      (load           ) [ 00000100111110000]
linebuf_4_load      (load           ) [ 00000100111000000]
linebuf_5_load      (load           ) [ 00000100111000000]
linebuf_6_load      (load           ) [ 00000100111100000]
linebuf_7_load      (load           ) [ 00000100111100000]
linebuf_8_load      (load           ) [ 00000100111000000]
linebuf_9_load      (load           ) [ 00000100111000000]
store_ln196         (store          ) [ 00000000000000000]
linebuf_0_load      (load           ) [ 00000100011100000]
store_ln196         (store          ) [ 00000000000000000]
store_ln196         (store          ) [ 00000000000000000]
store_ln196         (store          ) [ 00000000000000000]
store_ln196         (store          ) [ 00000000000000000]
store_ln196         (store          ) [ 00000000000000000]
store_ln196         (store          ) [ 00000000000000000]
store_ln196         (store          ) [ 00000000000000000]
store_ln196         (store          ) [ 00000000000000000]
store_ln196         (store          ) [ 00000000000000000]
mul_ln194           (mul            ) [ 00000100000100000]
mul_ln194_1         (mul            ) [ 00000100000100000]
mul_ln194_3         (mul            ) [ 00000100000100000]
mul_ln194_4         (mul            ) [ 00000100000100000]
mul_ln194_7         (mul            ) [ 00000100000100000]
mul_ln194_8         (mul            ) [ 00000100000100000]
shl_ln194           (shl            ) [ 00000000000000000]
shl_ln194_1         (shl            ) [ 00000000000000000]
mul_ln194_5         (mul            ) [ 00000100000010000]
mul_ln194_6         (mul            ) [ 00000100000010000]
shl_ln194_2         (shl            ) [ 00000000000000000]
shl_ln194_3         (shl            ) [ 00000000000000000]
add_ln194           (add            ) [ 00000000000000000]
add_ln194_1         (add            ) [ 00000100000011100]
add_ln194_2         (add            ) [ 00000000000000000]
add_ln194_3         (add            ) [ 00000100000011100]
add_ln194_5         (add            ) [ 00000100000011000]
add_ln194_8         (add            ) [ 00000100000010000]
mul_ln194_2         (mul            ) [ 00000100000001000]
add_ln194_7         (add            ) [ 00000000000000000]
add_ln194_9         (add            ) [ 00000100000001000]
add_ln194_6         (add            ) [ 00000000000000000]
add_ln194_10        (add            ) [ 00000100000000100]
add_ln194_4         (add            ) [ 00000000000000000]
tmp                 (add            ) [ 00000100000000010]
specloopname_ln0    (specloopname   ) [ 00000000000000000]
specloopname_ln186  (specloopname   ) [ 00000000000000000]
tmp_11_i_i          (specregionbegin) [ 00000000000000000]
specpipeline_ln188  (specpipeline   ) [ 00000000000000000]
write_ln199         (write          ) [ 00000000000000000]
br_ln199            (br             ) [ 00000000000000000]
empty               (specregionend  ) [ 00000000000000000]
br_ln186            (br             ) [ 00001111111111110]
ret_ln0             (ret            ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vconv_xlim_loc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_xlim_loc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hconv_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hconv_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vconv_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="height_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vconv_xlim_loc_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_xlim_loc_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="linebuf_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="linebuf_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="linebuf_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="linebuf_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="linebuf_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="linebuf_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="linebuf_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="linebuf_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="linebuf_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="linebuf_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VConvH_VConvW_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="height_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="vconv_xlim_loc_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vconv_xlim_loc_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln185_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln185/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_1_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln199_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="1"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln199/15 "/>
</bind>
</comp>

<comp id="135" class="1004" name="linebuf_0_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="11" slack="0"/>
<pin id="139" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_0_addr/6 "/>
</bind>
</comp>

<comp id="142" class="1004" name="linebuf_1_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="11" slack="0"/>
<pin id="146" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_1_addr/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2"/>
<pin id="272" dir="0" index="4" bw="11" slack="1"/>
<pin id="273" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="1"/>
<pin id="275" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_1_load/6 store_ln196/8 "/>
</bind>
</comp>

<comp id="155" class="1004" name="linebuf_2_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="11" slack="0"/>
<pin id="159" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_2_addr/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2"/>
<pin id="276" dir="0" index="4" bw="11" slack="1"/>
<pin id="277" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="1"/>
<pin id="279" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_2_load/6 store_ln196/8 "/>
</bind>
</comp>

<comp id="168" class="1004" name="linebuf_3_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="11" slack="0"/>
<pin id="172" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_3_addr/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2"/>
<pin id="280" dir="0" index="4" bw="11" slack="1"/>
<pin id="281" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="1"/>
<pin id="283" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_3_load/6 store_ln196/8 "/>
</bind>
</comp>

<comp id="181" class="1004" name="linebuf_4_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="11" slack="0"/>
<pin id="185" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_4_addr/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2"/>
<pin id="284" dir="0" index="4" bw="11" slack="1"/>
<pin id="285" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="1"/>
<pin id="287" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_4_load/6 store_ln196/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="linebuf_5_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="11" slack="0"/>
<pin id="198" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_5_addr/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2"/>
<pin id="288" dir="0" index="4" bw="11" slack="1"/>
<pin id="289" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="32" slack="1"/>
<pin id="291" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_5_load/6 store_ln196/8 "/>
</bind>
</comp>

<comp id="207" class="1004" name="linebuf_6_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="11" slack="0"/>
<pin id="211" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_6_addr/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2"/>
<pin id="292" dir="0" index="4" bw="11" slack="1"/>
<pin id="293" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="1"/>
<pin id="295" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_6_load/6 store_ln196/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="linebuf_7_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="11" slack="0"/>
<pin id="224" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_7_addr/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="0" slack="2"/>
<pin id="296" dir="0" index="4" bw="11" slack="1"/>
<pin id="297" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="1"/>
<pin id="299" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_7_load/6 store_ln196/8 "/>
</bind>
</comp>

<comp id="233" class="1004" name="linebuf_8_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="11" slack="0"/>
<pin id="237" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_8_addr/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="2"/>
<pin id="300" dir="0" index="4" bw="11" slack="1"/>
<pin id="301" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="1"/>
<pin id="303" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_8_load/6 store_ln196/8 "/>
</bind>
</comp>

<comp id="246" class="1004" name="linebuf_9_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="11" slack="0"/>
<pin id="250" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_9_addr/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="1"/>
<pin id="264" dir="0" index="4" bw="11" slack="1"/>
<pin id="265" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="1"/>
<pin id="267" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_9_load/6 store_ln196/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="1"/>
<pin id="261" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="2"/>
<pin id="268" dir="0" index="4" bw="11" slack="1"/>
<pin id="269" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="3"/>
<pin id="271" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_0_load/7 store_ln196/8 "/>
</bind>
</comp>

<comp id="304" class="1005" name="indvar_flatten_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="1"/>
<pin id="306" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="indvar_flatten_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="64" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="315" class="1005" name="col1_0_i_i_i_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="1"/>
<pin id="317" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col1_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="col1_0_i_i_i_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="11" slack="0"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col1_0_i_i_i/5 "/>
</bind>
</comp>

<comp id="326" class="1005" name="row2_0_i_i_i_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="1"/>
<pin id="328" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="row2_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="row2_0_i_i_i_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="11" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row2_0_i_i_i/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="cast1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln186_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln186_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="4"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln185_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="0" index="1" bw="64" slack="1"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln185_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="select_ln185_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="11" slack="0"/>
<pin id="372" dir="0" index="2" bw="11" slack="0"/>
<pin id="373" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln185_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="11" slack="0"/>
<pin id="380" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_1/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln198_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="11" slack="0"/>
<pin id="385" dir="0" index="1" bw="11" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln198/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln198_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="11" slack="0"/>
<pin id="391" dir="0" index="1" bw="11" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln198_1/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln185_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185_1/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln185_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="11" slack="0"/>
<pin id="406" dir="0" index="2" bw="11" slack="0"/>
<pin id="407" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185_2/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="row_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="11" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln193_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="11" slack="1"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln193/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="1"/>
<pin id="433" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="1"/>
<pin id="438" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194_1/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="11" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194_3/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="11" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="1"/>
<pin id="448" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194_4/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="1"/>
<pin id="453" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194_7/8 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="1"/>
<pin id="458" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194_8/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="2"/>
<pin id="463" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194_5/9 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="10" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="2"/>
<pin id="468" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194_6/9 "/>
</bind>
</comp>

<comp id="470" class="1004" name="grp_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="3"/>
<pin id="473" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln194_2/10 "/>
</bind>
</comp>

<comp id="475" class="1004" name="shl_ln194_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="3"/>
<pin id="477" dir="0" index="1" bw="4" slack="0"/>
<pin id="478" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln194/11 "/>
</bind>
</comp>

<comp id="480" class="1004" name="shl_ln194_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="3"/>
<pin id="482" dir="0" index="1" bw="3" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln194_1/11 "/>
</bind>
</comp>

<comp id="485" class="1004" name="shl_ln194_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="5"/>
<pin id="487" dir="0" index="1" bw="4" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln194_2/11 "/>
</bind>
</comp>

<comp id="490" class="1004" name="shl_ln194_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="5"/>
<pin id="492" dir="0" index="1" bw="3" slack="0"/>
<pin id="493" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln194_3/11 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln194_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194/11 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln194_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_1/11 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln194_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="0" index="1" bw="32" slack="1"/>
<pin id="510" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_2/11 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln194_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_3/11 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln194_5_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="0" index="1" bw="32" slack="1"/>
<pin id="520" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_5/11 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln194_8_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="0" index="1" bw="32" slack="1"/>
<pin id="524" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_8/11 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln194_7_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="0" index="1" bw="32" slack="1"/>
<pin id="528" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_7/12 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln194_9_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_9/12 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln194_6_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="2"/>
<pin id="536" dir="0" index="1" bw="32" slack="1"/>
<pin id="537" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_6/13 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln194_10_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_10/13 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln194_4_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="3"/>
<pin id="545" dir="0" index="1" bw="32" slack="3"/>
<pin id="546" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194_4/14 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="552" class="1005" name="height_read_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="vconv_xlim_loc_read_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vconv_xlim_loc_read "/>
</bind>
</comp>

<comp id="563" class="1005" name="cast_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="1"/>
<pin id="565" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="568" class="1005" name="cast1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="1"/>
<pin id="570" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="bound_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="1"/>
<pin id="575" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="578" class="1005" name="icmp_ln185_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln185 "/>
</bind>
</comp>

<comp id="582" class="1005" name="add_ln185_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln185 "/>
</bind>
</comp>

<comp id="587" class="1005" name="select_ln185_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="11" slack="1"/>
<pin id="589" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln185 "/>
</bind>
</comp>

<comp id="592" class="1005" name="select_ln185_1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="10"/>
<pin id="594" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln185_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="select_ln185_2_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="11" slack="0"/>
<pin id="598" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln185_2 "/>
</bind>
</comp>

<comp id="601" class="1005" name="row_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="11" slack="0"/>
<pin id="603" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="613" class="1005" name="linebuf_0_addr_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="11" slack="1"/>
<pin id="615" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_0_addr "/>
</bind>
</comp>

<comp id="619" class="1005" name="linebuf_1_addr_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="11" slack="1"/>
<pin id="621" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_1_addr "/>
</bind>
</comp>

<comp id="625" class="1005" name="linebuf_2_addr_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="11" slack="1"/>
<pin id="627" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_2_addr "/>
</bind>
</comp>

<comp id="631" class="1005" name="linebuf_3_addr_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="11" slack="1"/>
<pin id="633" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_3_addr "/>
</bind>
</comp>

<comp id="637" class="1005" name="linebuf_4_addr_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="11" slack="1"/>
<pin id="639" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_4_addr "/>
</bind>
</comp>

<comp id="643" class="1005" name="linebuf_5_addr_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="11" slack="1"/>
<pin id="645" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_5_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="linebuf_6_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="11" slack="1"/>
<pin id="651" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_6_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="linebuf_7_addr_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="11" slack="1"/>
<pin id="657" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_7_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="linebuf_8_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="11" slack="1"/>
<pin id="663" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_8_addr "/>
</bind>
</comp>

<comp id="667" class="1005" name="linebuf_9_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="11" slack="1"/>
<pin id="669" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_9_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="linebuf_1_load_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_1_load "/>
</bind>
</comp>

<comp id="679" class="1005" name="linebuf_2_load_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_2_load "/>
</bind>
</comp>

<comp id="685" class="1005" name="linebuf_3_load_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_3_load "/>
</bind>
</comp>

<comp id="691" class="1005" name="linebuf_4_load_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_4_load "/>
</bind>
</comp>

<comp id="697" class="1005" name="linebuf_5_load_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_5_load "/>
</bind>
</comp>

<comp id="703" class="1005" name="linebuf_6_load_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_6_load "/>
</bind>
</comp>

<comp id="709" class="1005" name="linebuf_7_load_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_7_load "/>
</bind>
</comp>

<comp id="715" class="1005" name="linebuf_8_load_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_8_load "/>
</bind>
</comp>

<comp id="721" class="1005" name="linebuf_9_load_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_9_load "/>
</bind>
</comp>

<comp id="727" class="1005" name="linebuf_0_load_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="3"/>
<pin id="729" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="linebuf_0_load "/>
</bind>
</comp>

<comp id="733" class="1005" name="mul_ln194_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194 "/>
</bind>
</comp>

<comp id="738" class="1005" name="mul_ln194_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194_1 "/>
</bind>
</comp>

<comp id="743" class="1005" name="mul_ln194_3_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194_3 "/>
</bind>
</comp>

<comp id="748" class="1005" name="mul_ln194_4_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194_4 "/>
</bind>
</comp>

<comp id="753" class="1005" name="mul_ln194_7_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194_7 "/>
</bind>
</comp>

<comp id="758" class="1005" name="mul_ln194_8_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194_8 "/>
</bind>
</comp>

<comp id="763" class="1005" name="mul_ln194_5_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194_5 "/>
</bind>
</comp>

<comp id="768" class="1005" name="mul_ln194_6_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194_6 "/>
</bind>
</comp>

<comp id="773" class="1005" name="add_ln194_1_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="3"/>
<pin id="775" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln194_1 "/>
</bind>
</comp>

<comp id="778" class="1005" name="add_ln194_3_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="3"/>
<pin id="780" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln194_3 "/>
</bind>
</comp>

<comp id="783" class="1005" name="add_ln194_5_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="2"/>
<pin id="785" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln194_5 "/>
</bind>
</comp>

<comp id="788" class="1005" name="add_ln194_8_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln194_8 "/>
</bind>
</comp>

<comp id="793" class="1005" name="mul_ln194_2_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln194_2 "/>
</bind>
</comp>

<comp id="798" class="1005" name="add_ln194_9_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln194_9 "/>
</bind>
</comp>

<comp id="803" class="1005" name="add_ln194_10_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln194_10 "/>
</bind>
</comp>

<comp id="808" class="1005" name="tmp_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="94" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="100" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="60" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="90" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="50" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="347"><net_src comp="340" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="337" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="330" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="308" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="308" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="54" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="353" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="330" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="52" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="319" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="58" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="319" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="58" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="353" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="389" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="383" pin="2"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="353" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="319" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="377" pin="2"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="369" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="56" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="417" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="424"><net_src comp="417" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="428"><net_src comp="417" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="429"><net_src comp="417" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="434"><net_src comp="62" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="64" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="66" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="68" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="64" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="62" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="66" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="70" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="70" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="72" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="44" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="72" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="44" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="485" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="475" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="490" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="515"><net_src comp="507" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="480" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="533"><net_src comp="525" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="542"><net_src comp="534" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="551"><net_src comp="543" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="94" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="560"><net_src comp="100" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="566"><net_src comp="337" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="571"><net_src comp="340" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="576"><net_src comp="343" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="581"><net_src comp="358" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="363" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="590"><net_src comp="369" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="595"><net_src comp="395" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="403" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="604"><net_src comp="411" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="609"><net_src comp="122" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="253" pin=4"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="616"><net_src comp="135" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="622"><net_src comp="142" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="628"><net_src comp="155" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="634"><net_src comp="168" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="640"><net_src comp="181" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="646"><net_src comp="194" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="652"><net_src comp="207" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="658"><net_src comp="220" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="664"><net_src comp="233" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="670"><net_src comp="246" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="676"><net_src comp="149" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="259" pin=4"/></net>

<net id="682"><net_src comp="162" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="688"><net_src comp="175" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="694"><net_src comp="188" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="175" pin=4"/></net>

<net id="700"><net_src comp="201" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="188" pin=4"/></net>

<net id="706"><net_src comp="214" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="201" pin=4"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="712"><net_src comp="227" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="214" pin=4"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="718"><net_src comp="240" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="227" pin=4"/></net>

<net id="724"><net_src comp="253" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="240" pin=4"/></net>

<net id="730"><net_src comp="259" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="736"><net_src comp="430" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="741"><net_src comp="435" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="746"><net_src comp="440" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="751"><net_src comp="445" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="756"><net_src comp="450" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="761"><net_src comp="455" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="766"><net_src comp="460" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="771"><net_src comp="465" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="776"><net_src comp="501" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="781"><net_src comp="511" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="786"><net_src comp="517" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="791"><net_src comp="521" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="796"><net_src comp="470" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="801"><net_src comp="529" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="806"><net_src comp="538" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="811"><net_src comp="547" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="128" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vconv_V | {15 }
	Port: height_out | {1 }
	Port: vconv_xlim_loc_out | {1 }
	Port: linebuf_0 | {8 }
	Port: linebuf_1 | {8 }
	Port: linebuf_2 | {8 }
	Port: linebuf_3 | {8 }
	Port: linebuf_4 | {8 }
	Port: linebuf_5 | {8 }
	Port: linebuf_6 | {8 }
	Port: linebuf_7 | {8 }
	Port: linebuf_8 | {8 }
	Port: linebuf_9 | {7 }
 - Input state : 
	Port: Loop_VConvH_proc : height | {1 }
	Port: Loop_VConvH_proc : vconv_xlim_loc | {1 }
	Port: Loop_VConvH_proc : hconv_V | {6 }
	Port: Loop_VConvH_proc : linebuf_0 | {7 8 }
	Port: Loop_VConvH_proc : linebuf_1 | {6 7 }
	Port: Loop_VConvH_proc : linebuf_2 | {6 7 }
	Port: Loop_VConvH_proc : linebuf_3 | {6 7 }
	Port: Loop_VConvH_proc : linebuf_4 | {6 7 }
	Port: Loop_VConvH_proc : linebuf_5 | {6 7 }
	Port: Loop_VConvH_proc : linebuf_6 | {6 7 }
	Port: Loop_VConvH_proc : linebuf_7 | {6 7 }
	Port: Loop_VConvH_proc : linebuf_8 | {6 7 }
	Port: Loop_VConvH_proc : linebuf_9 | {6 7 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
	State 4
	State 5
		zext_ln186 : 1
		icmp_ln186 : 2
		icmp_ln185 : 1
		add_ln185 : 1
		br_ln185 : 2
		select_ln185 : 3
		add_ln185_1 : 1
		icmp_ln198 : 2
		icmp_ln198_1 : 1
		select_ln185_1 : 3
		select_ln185_2 : 3
		br_ln198 : 4
		row : 4
	State 6
		linebuf_0_addr : 1
		linebuf_1_addr : 1
		linebuf_1_load : 2
		linebuf_2_addr : 1
		linebuf_2_load : 2
		linebuf_3_addr : 1
		linebuf_3_load : 2
		linebuf_4_addr : 1
		linebuf_4_load : 2
		linebuf_5_addr : 1
		linebuf_5_load : 2
		linebuf_6_addr : 1
		linebuf_6_load : 2
		linebuf_7_addr : 1
		linebuf_7_load : 2
		linebuf_8_addr : 1
		linebuf_8_load : 2
		linebuf_9_addr : 1
		linebuf_9_load : 2
	State 7
	State 8
	State 9
	State 10
	State 11
		add_ln194_1 : 1
		add_ln194_3 : 1
	State 12
		add_ln194_9 : 1
	State 13
		add_ln194_10 : 1
	State 14
		tmp : 1
	State 15
		empty : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_343           |    4    |   166   |    49   |
|          |            grp_fu_430           |    2    |   166   |    49   |
|          |            grp_fu_435           |    2    |   166   |    49   |
|          |            grp_fu_440           |    2    |   166   |    49   |
|    mul   |            grp_fu_445           |    2    |   166   |    49   |
|          |            grp_fu_450           |    2    |   166   |    49   |
|          |            grp_fu_455           |    2    |   166   |    49   |
|          |            grp_fu_460           |    2    |   166   |    49   |
|          |            grp_fu_465           |    2    |   166   |    49   |
|          |            grp_fu_470           |    2    |   166   |    49   |
|----------|---------------------------------|---------|---------|---------|
|          |         add_ln185_fu_363        |    0    |    0    |    71   |
|          |        add_ln185_1_fu_377       |    0    |    0    |    13   |
|          |            row_fu_411           |    0    |    0    |    13   |
|          |         add_ln194_fu_495        |    0    |    0    |    32   |
|          |        add_ln194_1_fu_501       |    0    |    0    |    32   |
|          |        add_ln194_2_fu_507       |    0    |    0    |    32   |
|          |        add_ln194_3_fu_511       |    0    |    0    |    32   |
|    add   |        add_ln194_5_fu_517       |    0    |    0    |    39   |
|          |        add_ln194_8_fu_521       |    0    |    0    |    39   |
|          |        add_ln194_7_fu_525       |    0    |    0    |    32   |
|          |        add_ln194_9_fu_529       |    0    |    0    |    32   |
|          |        add_ln194_6_fu_534       |    0    |    0    |    32   |
|          |       add_ln194_10_fu_538       |    0    |    0    |    32   |
|          |        add_ln194_4_fu_543       |    0    |    0    |    32   |
|          |            tmp_fu_547           |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln186_fu_353        |    0    |    0    |    18   |
|   icmp   |        icmp_ln185_fu_358        |    0    |    0    |    29   |
|          |        icmp_ln198_fu_383        |    0    |    0    |    13   |
|          |       icmp_ln198_1_fu_389       |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|          |       select_ln185_fu_369       |    0    |    0    |    11   |
|  select  |      select_ln185_1_fu_395      |    0    |    0    |    2    |
|          |      select_ln185_2_fu_403      |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|
|          |      height_read_read_fu_94     |    0    |    0    |    0    |
|   read   | vconv_xlim_loc_read_read_fu_100 |    0    |    0    |    0    |
|          |        tmp_1_read_fu_122        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     write_ln185_write_fu_106    |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_114     |    0    |    0    |    0    |
|          |     write_ln199_write_fu_128    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           cast_fu_337           |    0    |    0    |    0    |
|   zext   |           cast1_fu_340          |    0    |    0    |    0    |
|          |        zext_ln186_fu_349        |    0    |    0    |    0    |
|          |        zext_ln193_fu_417        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         shl_ln194_fu_475        |    0    |    0    |    0    |
|    shl   |        shl_ln194_1_fu_480       |    0    |    0    |    0    |
|          |        shl_ln194_2_fu_485       |    0    |    0    |    0    |
|          |        shl_ln194_3_fu_490       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    22   |   1660  |   1082  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln185_reg_582     |   64   |
|    add_ln194_10_reg_803   |   32   |
|    add_ln194_1_reg_773    |   32   |
|    add_ln194_3_reg_778    |   32   |
|    add_ln194_5_reg_783    |   32   |
|    add_ln194_8_reg_788    |   32   |
|    add_ln194_9_reg_798    |   32   |
|       bound_reg_573       |   64   |
|       cast1_reg_568       |   64   |
|        cast_reg_563       |   64   |
|    col1_0_i_i_i_reg_315   |   11   |
|    height_read_reg_552    |   32   |
|     icmp_ln185_reg_578    |    1   |
|   indvar_flatten_reg_304  |   64   |
|   linebuf_0_addr_reg_613  |   11   |
|   linebuf_0_load_reg_727  |   32   |
|   linebuf_1_addr_reg_619  |   11   |
|   linebuf_1_load_reg_673  |   32   |
|   linebuf_2_addr_reg_625  |   11   |
|   linebuf_2_load_reg_679  |   32   |
|   linebuf_3_addr_reg_631  |   11   |
|   linebuf_3_load_reg_685  |   32   |
|   linebuf_4_addr_reg_637  |   11   |
|   linebuf_4_load_reg_691  |   32   |
|   linebuf_5_addr_reg_643  |   11   |
|   linebuf_5_load_reg_697  |   32   |
|   linebuf_6_addr_reg_649  |   11   |
|   linebuf_6_load_reg_703  |   32   |
|   linebuf_7_addr_reg_655  |   11   |
|   linebuf_7_load_reg_709  |   32   |
|   linebuf_8_addr_reg_661  |   11   |
|   linebuf_8_load_reg_715  |   32   |
|   linebuf_9_addr_reg_667  |   11   |
|   linebuf_9_load_reg_721  |   32   |
|    mul_ln194_1_reg_738    |   32   |
|    mul_ln194_2_reg_793    |   32   |
|    mul_ln194_3_reg_743    |   32   |
|    mul_ln194_4_reg_748    |   32   |
|    mul_ln194_5_reg_763    |   32   |
|    mul_ln194_6_reg_768    |   32   |
|    mul_ln194_7_reg_753    |   32   |
|    mul_ln194_8_reg_758    |   32   |
|     mul_ln194_reg_733     |   32   |
|    row2_0_i_i_i_reg_326   |   11   |
|        row_reg_601        |   11   |
|   select_ln185_1_reg_592  |    1   |
|   select_ln185_2_reg_596  |   11   |
|    select_ln185_reg_587   |   11   |
|       tmp_1_reg_606       |   32   |
|        tmp_reg_808        |   32   |
|vconv_xlim_loc_read_reg_557|   32   |
+---------------------------+--------+
|           Total           |  1415  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_149 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_162 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_175 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_188 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_201 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_214 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_227 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_240 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_253 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_343    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_343    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   326  ||  19.459 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    -   |  1660  |  1082  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   99   |
|  Register |    -   |    -   |  1415  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |   19   |  3075  |  1181  |
+-----------+--------+--------+--------+--------+
