<stg><name>cipher_Pipeline_VITIS_LOOP_136_1</name>


<trans_list>

<trans id="417" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %round = alloca i32 1

]]></Node>
<StgValue><ssdm name="round"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 1, i4 %round

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %_Z11AddRoundKeyiPA4_A4_hPKh.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:0 %round_1 = load i4 %round

]]></Node>
<StgValue><ssdm name="round_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:1 %state_addr = getelementptr i8 %state, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:2 %state_addr_1 = getelementptr i8 %state, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="state_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:3 %state_addr_2 = getelementptr i8 %state, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="state_addr_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:4 %state_addr_3 = getelementptr i8 %state, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="state_addr_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:5 %state_addr_4 = getelementptr i8 %state, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="state_addr_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:6 %state_addr_5 = getelementptr i8 %state, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="state_addr_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:7 %state_addr_6 = getelementptr i8 %state, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="state_addr_6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:8 %state_addr_7 = getelementptr i8 %state, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="state_addr_7"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:9 %state_addr_8 = getelementptr i8 %state, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="state_addr_8"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:10 %state_addr_9 = getelementptr i8 %state, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="state_addr_9"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:11 %state_addr_10 = getelementptr i8 %state, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="state_addr_10"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:12 %state_addr_11 = getelementptr i8 %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr_11"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:13 %state_addr_12 = getelementptr i8 %state, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="state_addr_12"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:14 %state_addr_13 = getelementptr i8 %state, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="state_addr_13"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:15 %state_addr_14 = getelementptr i8 %state, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_addr_14"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:16 %state_addr_15 = getelementptr i8 %state, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_addr_15"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:17 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:18 %icmp_ln136 = icmp_eq  i4 %round_1, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:19 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z11AddRoundKeyiPA4_A4_hPKh.exit:20 %br_ln136 = br i1 %icmp_ln136, void %.split18, void %.preheader.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
.split18:5 %state_load_1 = load i4 %state_addr_14

]]></Node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="4">
<![CDATA[
.split18:53 %state_load_13 = load i4 %state_addr_2

]]></Node>
<StgValue><ssdm name="state_load_13"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split18:137 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %round_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:190 %or_ln79_4 = or i8 %tmp_s, i8 6

]]></Node>
<StgValue><ssdm name="or_ln79_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="8">
<![CDATA[
.split18:191 %zext_ln79_6 = zext i8 %or_ln79_4

]]></Node>
<StgValue><ssdm name="zext_ln79_6"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:192 %RoundKey_addr_6 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_6

]]></Node>
<StgValue><ssdm name="RoundKey_addr_6"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8">
<![CDATA[
.split18:193 %RoundKey_load_6 = load i8 %RoundKey_addr_6

]]></Node>
<StgValue><ssdm name="RoundKey_load_6"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:242 %empty_16 = or i8 %tmp_s, i8 12

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="8">
<![CDATA[
.split18:243 %zext_ln79_12 = zext i8 %empty_16

]]></Node>
<StgValue><ssdm name="zext_ln79_12"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:244 %RoundKey_addr_12 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_12

]]></Node>
<StgValue><ssdm name="RoundKey_addr_12"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8">
<![CDATA[
.split18:245 %RoundKey_load_12 = load i8 %RoundKey_addr_12

]]></Node>
<StgValue><ssdm name="RoundKey_load_12"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split18:277 %add_ln136 = add i4 %round_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split18:278 %store_ln136 = store i4 %add_ln136, i4 %round

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0">
<![CDATA[
.preheader.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4">
<![CDATA[
.split18:5 %state_load_1 = load i4 %state_addr_14

]]></Node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="4">
<![CDATA[
.split18:21 %state_load_5 = load i4 %state_addr_10

]]></Node>
<StgValue><ssdm name="state_load_5"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4">
<![CDATA[
.split18:37 %state_load_9 = load i4 %state_addr_6

]]></Node>
<StgValue><ssdm name="state_load_9"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="4">
<![CDATA[
.split18:53 %state_load_13 = load i4 %state_addr_2

]]></Node>
<StgValue><ssdm name="state_load_13"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="8">
<![CDATA[
.split18:54 %zext_ln87_13 = zext i8 %state_load_13

]]></Node>
<StgValue><ssdm name="zext_ln87_13"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:55 %sbox_addr_13 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_13

]]></Node>
<StgValue><ssdm name="sbox_addr_13"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8">
<![CDATA[
.split18:56 %sbox_load_13 = load i8 %sbox_addr_13

]]></Node>
<StgValue><ssdm name="sbox_load_13"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="8">
<![CDATA[
.split18:138 %zext_ln79 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:139 %RoundKey_addr = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="RoundKey_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8">
<![CDATA[
.split18:140 %RoundKey_load = load i8 %RoundKey_addr

]]></Node>
<StgValue><ssdm name="RoundKey_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8">
<![CDATA[
.split18:193 %RoundKey_load_6 = load i8 %RoundKey_addr_6

]]></Node>
<StgValue><ssdm name="RoundKey_load_6"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:225 %or_ln79_7 = or i8 %tmp_s, i8 10

]]></Node>
<StgValue><ssdm name="or_ln79_7"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="8">
<![CDATA[
.split18:226 %zext_ln79_10 = zext i8 %or_ln79_7

]]></Node>
<StgValue><ssdm name="zext_ln79_10"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:227 %RoundKey_addr_10 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_10

]]></Node>
<StgValue><ssdm name="RoundKey_addr_10"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8">
<![CDATA[
.split18:228 %RoundKey_load_10 = load i8 %RoundKey_addr_10

]]></Node>
<StgValue><ssdm name="RoundKey_load_10"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8">
<![CDATA[
.split18:245 %RoundKey_load_12 = load i8 %RoundKey_addr_12

]]></Node>
<StgValue><ssdm name="RoundKey_load_12"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="8">
<![CDATA[
.split18:6 %zext_ln87 = zext i8 %state_load_1

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:7 %sbox_addr_1 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="sbox_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8">
<![CDATA[
.split18:8 %temp = load i8 %sbox_addr_1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
.split18:13 %state_load_3 = load i4 %state_addr_12

]]></Node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="4">
<![CDATA[
.split18:21 %state_load_5 = load i4 %state_addr_10

]]></Node>
<StgValue><ssdm name="state_load_5"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4">
<![CDATA[
.split18:37 %state_load_9 = load i4 %state_addr_6

]]></Node>
<StgValue><ssdm name="state_load_9"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8">
<![CDATA[
.split18:56 %sbox_load_13 = load i8 %sbox_addr_13

]]></Node>
<StgValue><ssdm name="sbox_load_13"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="4">
<![CDATA[
.split18:61 %state_load_15 = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_15"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8">
<![CDATA[
.split18:140 %RoundKey_load = load i8 %RoundKey_addr

]]></Node>
<StgValue><ssdm name="RoundKey_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:146 %or_ln79 = or i8 %tmp_s, i8 1

]]></Node>
<StgValue><ssdm name="or_ln79"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="8">
<![CDATA[
.split18:147 %zext_ln79_1 = zext i8 %or_ln79

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:148 %RoundKey_addr_1 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="RoundKey_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8">
<![CDATA[
.split18:149 %RoundKey_load_1 = load i8 %RoundKey_addr_1

]]></Node>
<StgValue><ssdm name="RoundKey_load_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:155 %or_ln79_1 = or i8 %tmp_s, i8 2

]]></Node>
<StgValue><ssdm name="or_ln79_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="8">
<![CDATA[
.split18:156 %zext_ln79_2 = zext i8 %or_ln79_1

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:157 %RoundKey_addr_2 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="RoundKey_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8">
<![CDATA[
.split18:158 %RoundKey_load_2 = load i8 %RoundKey_addr_2

]]></Node>
<StgValue><ssdm name="RoundKey_load_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8">
<![CDATA[
.split18:228 %RoundKey_load_10 = load i8 %RoundKey_addr_10

]]></Node>
<StgValue><ssdm name="RoundKey_load_10"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="93" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8">
<![CDATA[
.split18:8 %temp = load i8 %sbox_addr_1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="4">
<![CDATA[
.split18:13 %state_load_3 = load i4 %state_addr_12

]]></Node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
.split18:29 %state_load_7 = load i4 %state_addr_8

]]></Node>
<StgValue><ssdm name="state_load_7"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
.split18:38 %zext_ln87_9 = zext i8 %state_load_9

]]></Node>
<StgValue><ssdm name="zext_ln87_9"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:39 %sbox_addr_9 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_9

]]></Node>
<StgValue><ssdm name="sbox_addr_9"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
.split18:40 %sbox_load_9 = load i8 %sbox_addr_9

]]></Node>
<StgValue><ssdm name="sbox_load_9"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="4">
<![CDATA[
.split18:45 %state_load_11 = load i4 %state_addr_4

]]></Node>
<StgValue><ssdm name="state_load_11"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="4">
<![CDATA[
.split18:61 %state_load_15 = load i4 %state_addr

]]></Node>
<StgValue><ssdm name="state_load_15"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8">
<![CDATA[
.split18:149 %RoundKey_load_1 = load i8 %RoundKey_addr_1

]]></Node>
<StgValue><ssdm name="RoundKey_load_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8">
<![CDATA[
.split18:158 %RoundKey_load_2 = load i8 %RoundKey_addr_2

]]></Node>
<StgValue><ssdm name="RoundKey_load_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:164 %or_ln79_2 = or i8 %tmp_s, i8 3

]]></Node>
<StgValue><ssdm name="or_ln79_2"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="8">
<![CDATA[
.split18:165 %zext_ln79_3 = zext i8 %or_ln79_2

]]></Node>
<StgValue><ssdm name="zext_ln79_3"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:166 %RoundKey_addr_3 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_3

]]></Node>
<StgValue><ssdm name="RoundKey_addr_3"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8">
<![CDATA[
.split18:167 %RoundKey_load_3 = load i8 %RoundKey_addr_3

]]></Node>
<StgValue><ssdm name="RoundKey_load_3"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:172 %empty_14 = or i8 %tmp_s, i8 4

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="8">
<![CDATA[
.split18:173 %zext_ln79_4 = zext i8 %empty_14

]]></Node>
<StgValue><ssdm name="zext_ln79_4"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:174 %RoundKey_addr_4 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_4

]]></Node>
<StgValue><ssdm name="RoundKey_addr_4"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8">
<![CDATA[
.split18:175 %RoundKey_load_4 = load i8 %RoundKey_addr_4

]]></Node>
<StgValue><ssdm name="RoundKey_load_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="111" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
.split18:9 %state_load_2 = load i4 %state_addr_13

]]></Node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
.split18:22 %zext_ln87_5 = zext i8 %state_load_5

]]></Node>
<StgValue><ssdm name="zext_ln87_5"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:23 %sbox_addr_5 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_5

]]></Node>
<StgValue><ssdm name="sbox_addr_5"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
.split18:24 %sbox_load_5 = load i8 %sbox_addr_5

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="4">
<![CDATA[
.split18:29 %state_load_7 = load i4 %state_addr_8

]]></Node>
<StgValue><ssdm name="state_load_7"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
.split18:40 %sbox_load_9 = load i8 %sbox_addr_9

]]></Node>
<StgValue><ssdm name="sbox_load_9"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="4">
<![CDATA[
.split18:45 %state_load_11 = load i4 %state_addr_4

]]></Node>
<StgValue><ssdm name="state_load_11"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="4">
<![CDATA[
.split18:57 %state_load_14 = load i4 %state_addr_1

]]></Node>
<StgValue><ssdm name="state_load_14"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8">
<![CDATA[
.split18:167 %RoundKey_load_3 = load i8 %RoundKey_addr_3

]]></Node>
<StgValue><ssdm name="RoundKey_load_3"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8">
<![CDATA[
.split18:175 %RoundKey_load_4 = load i8 %RoundKey_addr_4

]]></Node>
<StgValue><ssdm name="RoundKey_load_4"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:181 %or_ln79_3 = or i8 %tmp_s, i8 5

]]></Node>
<StgValue><ssdm name="or_ln79_3"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="8">
<![CDATA[
.split18:182 %zext_ln79_5 = zext i8 %or_ln79_3

]]></Node>
<StgValue><ssdm name="zext_ln79_5"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:183 %RoundKey_addr_5 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_5

]]></Node>
<StgValue><ssdm name="RoundKey_addr_5"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8">
<![CDATA[
.split18:184 %RoundKey_load_5 = load i8 %RoundKey_addr_5

]]></Node>
<StgValue><ssdm name="RoundKey_load_5"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:199 %or_ln79_5 = or i8 %tmp_s, i8 7

]]></Node>
<StgValue><ssdm name="or_ln79_5"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="8">
<![CDATA[
.split18:200 %zext_ln79_7 = zext i8 %or_ln79_5

]]></Node>
<StgValue><ssdm name="zext_ln79_7"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:201 %RoundKey_addr_7 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_7

]]></Node>
<StgValue><ssdm name="RoundKey_addr_7"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8">
<![CDATA[
.split18:202 %RoundKey_load_7 = load i8 %RoundKey_addr_7

]]></Node>
<StgValue><ssdm name="RoundKey_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="129" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
.split18:9 %state_load_2 = load i4 %state_addr_13

]]></Node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
.split18:24 %sbox_load_5 = load i8 %sbox_addr_5

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="4">
<![CDATA[
.split18:41 %state_load_10 = load i4 %state_addr_5

]]></Node>
<StgValue><ssdm name="state_load_10"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="4">
<![CDATA[
.split18:57 %state_load_14 = load i4 %state_addr_1

]]></Node>
<StgValue><ssdm name="state_load_14"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
.split18:62 %zext_ln87_15 = zext i8 %state_load_15

]]></Node>
<StgValue><ssdm name="zext_ln87_15"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:63 %sbox_addr_15 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_15

]]></Node>
<StgValue><ssdm name="sbox_addr_15"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8">
<![CDATA[
.split18:64 %sbox_load_15 = load i8 %sbox_addr_15

]]></Node>
<StgValue><ssdm name="sbox_load_15"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:83 %xor_ln124_3 = xor i8 %sbox_load_9, i8 %sbox_load_5

]]></Node>
<StgValue><ssdm name="xor_ln124_3"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:84 %xor_ln124_4 = xor i8 %sbox_load_13, i8 %xor_ln124_3

]]></Node>
<StgValue><ssdm name="xor_ln124_4"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:85 %xor_ln124_5 = xor i8 %temp, i8 %xor_ln124_4

]]></Node>
<StgValue><ssdm name="xor_ln124_5"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:86 %shl_ln117_4 = shl i8 %xor_ln124_3, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln117_4"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split18:87 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split18:88 %select_ln126_1 = select i1 %tmp_4, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln126_1"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:89 %xor_ln126_1 = xor i8 %sbox_load_13, i8 %sbox_load_9

]]></Node>
<StgValue><ssdm name="xor_ln126_1"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:90 %shl_ln117_5 = shl i8 %xor_ln126_1, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln117_5"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split18:91 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln126_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split18:92 %select_ln127_1 = select i1 %tmp_5, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln127_1"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:93 %xor_ln127_1 = xor i8 %temp, i8 %sbox_load_13

]]></Node>
<StgValue><ssdm name="xor_ln127_1"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:94 %shl_ln117_6 = shl i8 %xor_ln127_1, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln117_6"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split18:95 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln127_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split18:96 %select_ln128_1 = select i1 %tmp_6, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_1"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:97 %xor_ln128_1 = xor i8 %temp, i8 %sbox_load_5

]]></Node>
<StgValue><ssdm name="xor_ln128_1"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:98 %shl_ln117_7 = shl i8 %xor_ln128_1, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln117_7"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split18:99 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln128_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split18:100 %select_ln124_1 = select i1 %tmp_7, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln124_1"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:176 %xor_ln79_27 = xor i8 %sbox_load_5, i8 %RoundKey_load_4

]]></Node>
<StgValue><ssdm name="xor_ln79_27"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:177 %xor_ln79_28 = xor i8 %select_ln126_1, i8 %xor_ln124_5

]]></Node>
<StgValue><ssdm name="xor_ln79_28"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:178 %xor_ln79_29 = xor i8 %xor_ln79_28, i8 %shl_ln117_4

]]></Node>
<StgValue><ssdm name="xor_ln79_29"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:179 %xor_ln79_6 = xor i8 %xor_ln79_29, i8 %xor_ln79_27

]]></Node>
<StgValue><ssdm name="xor_ln79_6"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8">
<![CDATA[
.split18:184 %RoundKey_load_5 = load i8 %RoundKey_addr_5

]]></Node>
<StgValue><ssdm name="RoundKey_load_5"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:185 %xor_ln79_30 = xor i8 %sbox_load_9, i8 %RoundKey_load_5

]]></Node>
<StgValue><ssdm name="xor_ln79_30"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:186 %xor_ln79_31 = xor i8 %select_ln127_1, i8 %xor_ln124_5

]]></Node>
<StgValue><ssdm name="xor_ln79_31"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:187 %xor_ln79_32 = xor i8 %xor_ln79_31, i8 %shl_ln117_5

]]></Node>
<StgValue><ssdm name="xor_ln79_32"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:188 %xor_ln79_7 = xor i8 %xor_ln79_32, i8 %xor_ln79_30

]]></Node>
<StgValue><ssdm name="xor_ln79_7"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:194 %xor_ln79_33 = xor i8 %temp, i8 %RoundKey_load_6

]]></Node>
<StgValue><ssdm name="xor_ln79_33"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:195 %xor_ln79_34 = xor i8 %select_ln128_1, i8 %shl_ln117_6

]]></Node>
<StgValue><ssdm name="xor_ln79_34"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:196 %xor_ln79_35 = xor i8 %xor_ln79_34, i8 %xor_ln124_3

]]></Node>
<StgValue><ssdm name="xor_ln79_35"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:197 %xor_ln79_8 = xor i8 %xor_ln79_35, i8 %xor_ln79_33

]]></Node>
<StgValue><ssdm name="xor_ln79_8"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split18:198 %store_ln79 = store i8 %xor_ln79_8, i4 %state_addr_6

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8">
<![CDATA[
.split18:202 %RoundKey_load_7 = load i8 %RoundKey_addr_7

]]></Node>
<StgValue><ssdm name="RoundKey_load_7"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:203 %xor_ln79_36 = xor i8 %RoundKey_load_7, i8 %shl_ln117_7

]]></Node>
<StgValue><ssdm name="xor_ln79_36"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:204 %xor_ln79_37 = xor i8 %xor_ln124_4, i8 %select_ln124_1

]]></Node>
<StgValue><ssdm name="xor_ln79_37"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:205 %xor_ln79_9 = xor i8 %xor_ln79_37, i8 %xor_ln79_36

]]></Node>
<StgValue><ssdm name="xor_ln79_9"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:207 %empty_15 = or i8 %tmp_s, i8 8

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="8">
<![CDATA[
.split18:208 %zext_ln79_8 = zext i8 %empty_15

]]></Node>
<StgValue><ssdm name="zext_ln79_8"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:209 %RoundKey_addr_8 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_8

]]></Node>
<StgValue><ssdm name="RoundKey_addr_8"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8">
<![CDATA[
.split18:210 %RoundKey_load_8 = load i8 %RoundKey_addr_8

]]></Node>
<StgValue><ssdm name="RoundKey_load_8"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:216 %or_ln79_6 = or i8 %tmp_s, i8 9

]]></Node>
<StgValue><ssdm name="or_ln79_6"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="8">
<![CDATA[
.split18:217 %zext_ln79_9 = zext i8 %or_ln79_6

]]></Node>
<StgValue><ssdm name="zext_ln79_9"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:218 %RoundKey_addr_9 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_9

]]></Node>
<StgValue><ssdm name="RoundKey_addr_9"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8">
<![CDATA[
.split18:219 %RoundKey_load_9 = load i8 %RoundKey_addr_9

]]></Node>
<StgValue><ssdm name="RoundKey_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="180" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
.split18:1 %state_load = load i4 %state_addr_15

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
.split18:14 %zext_ln87_3 = zext i8 %state_load_3

]]></Node>
<StgValue><ssdm name="zext_ln87_3"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:15 %sbox_addr_3 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_3

]]></Node>
<StgValue><ssdm name="sbox_addr_3"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
.split18:16 %temp_3 = load i8 %sbox_addr_3

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4">
<![CDATA[
.split18:25 %state_load_6 = load i4 %state_addr_9

]]></Node>
<StgValue><ssdm name="state_load_6"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="4">
<![CDATA[
.split18:41 %state_load_10 = load i4 %state_addr_5

]]></Node>
<StgValue><ssdm name="state_load_10"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8">
<![CDATA[
.split18:64 %sbox_load_15 = load i8 %sbox_addr_15

]]></Node>
<StgValue><ssdm name="sbox_load_15"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8">
<![CDATA[
.split18:210 %RoundKey_load_8 = load i8 %RoundKey_addr_8

]]></Node>
<StgValue><ssdm name="RoundKey_load_8"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8">
<![CDATA[
.split18:219 %RoundKey_load_9 = load i8 %RoundKey_addr_9

]]></Node>
<StgValue><ssdm name="RoundKey_load_9"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:234 %or_ln79_8 = or i8 %tmp_s, i8 11

]]></Node>
<StgValue><ssdm name="or_ln79_8"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="8">
<![CDATA[
.split18:235 %zext_ln79_11 = zext i8 %or_ln79_8

]]></Node>
<StgValue><ssdm name="zext_ln79_11"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:236 %RoundKey_addr_11 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_11

]]></Node>
<StgValue><ssdm name="RoundKey_addr_11"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8">
<![CDATA[
.split18:237 %RoundKey_load_11 = load i8 %RoundKey_addr_11

]]></Node>
<StgValue><ssdm name="RoundKey_load_11"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:251 %or_ln79_9 = or i8 %tmp_s, i8 13

]]></Node>
<StgValue><ssdm name="or_ln79_9"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="8">
<![CDATA[
.split18:252 %zext_ln79_13 = zext i8 %or_ln79_9

]]></Node>
<StgValue><ssdm name="zext_ln79_13"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:253 %RoundKey_addr_13 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_13

]]></Node>
<StgValue><ssdm name="RoundKey_addr_13"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8">
<![CDATA[
.split18:254 %RoundKey_load_13 = load i8 %RoundKey_addr_13

]]></Node>
<StgValue><ssdm name="RoundKey_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="197" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
.split18:1 %state_load = load i4 %state_addr_15

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
.split18:16 %temp_3 = load i8 %sbox_addr_3

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="4">
<![CDATA[
.split18:17 %state_load_4 = load i4 %state_addr_11

]]></Node>
<StgValue><ssdm name="state_load_4"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="4">
<![CDATA[
.split18:25 %state_load_6 = load i4 %state_addr_9

]]></Node>
<StgValue><ssdm name="state_load_6"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4">
<![CDATA[
.split18:33 %state_load_8 = load i4 %state_addr_7

]]></Node>
<StgValue><ssdm name="state_load_8"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
.split18:46 %zext_ln87_11 = zext i8 %state_load_11

]]></Node>
<StgValue><ssdm name="zext_ln87_11"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:47 %sbox_addr_11 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_11

]]></Node>
<StgValue><ssdm name="sbox_addr_11"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
.split18:48 %sbox_load_11 = load i8 %sbox_addr_11

]]></Node>
<StgValue><ssdm name="sbox_load_11"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8">
<![CDATA[
.split18:237 %RoundKey_load_11 = load i8 %RoundKey_addr_11

]]></Node>
<StgValue><ssdm name="RoundKey_load_11"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8">
<![CDATA[
.split18:254 %RoundKey_load_13 = load i8 %RoundKey_addr_13

]]></Node>
<StgValue><ssdm name="RoundKey_load_13"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:260 %or_ln79_10 = or i8 %tmp_s, i8 14

]]></Node>
<StgValue><ssdm name="or_ln79_10"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="8">
<![CDATA[
.split18:261 %zext_ln79_14 = zext i8 %or_ln79_10

]]></Node>
<StgValue><ssdm name="zext_ln79_14"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:262 %RoundKey_addr_14 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_14

]]></Node>
<StgValue><ssdm name="RoundKey_addr_14"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8">
<![CDATA[
.split18:263 %RoundKey_load_14 = load i8 %RoundKey_addr_14

]]></Node>
<StgValue><ssdm name="RoundKey_load_14"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:269 %or_ln79_11 = or i8 %tmp_s, i8 15

]]></Node>
<StgValue><ssdm name="or_ln79_11"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="8">
<![CDATA[
.split18:270 %zext_ln79_15 = zext i8 %or_ln79_11

]]></Node>
<StgValue><ssdm name="zext_ln79_15"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:271 %RoundKey_addr_15 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_15

]]></Node>
<StgValue><ssdm name="RoundKey_addr_15"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8">
<![CDATA[
.split18:272 %RoundKey_load_15 = load i8 %RoundKey_addr_15

]]></Node>
<StgValue><ssdm name="RoundKey_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="215" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="4">
<![CDATA[
.split18:17 %state_load_4 = load i4 %state_addr_11

]]></Node>
<StgValue><ssdm name="state_load_4"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="8">
<![CDATA[
.split18:30 %zext_ln87_7 = zext i8 %state_load_7

]]></Node>
<StgValue><ssdm name="zext_ln87_7"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:31 %sbox_addr_7 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_7

]]></Node>
<StgValue><ssdm name="sbox_addr_7"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
.split18:32 %sbox_load_7 = load i8 %sbox_addr_7

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4">
<![CDATA[
.split18:33 %state_load_8 = load i4 %state_addr_7

]]></Node>
<StgValue><ssdm name="state_load_8"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
.split18:48 %sbox_load_11 = load i8 %sbox_addr_11

]]></Node>
<StgValue><ssdm name="sbox_load_11"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="4">
<![CDATA[
.split18:49 %state_load_12 = load i4 %state_addr_3

]]></Node>
<StgValue><ssdm name="state_load_12"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split18:180 %store_ln79 = store i8 %xor_ln79_6, i4 %state_addr_14

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8">
<![CDATA[
.split18:263 %RoundKey_load_14 = load i8 %RoundKey_addr_14

]]></Node>
<StgValue><ssdm name="RoundKey_load_14"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8">
<![CDATA[
.split18:272 %RoundKey_load_15 = load i8 %RoundKey_addr_15

]]></Node>
<StgValue><ssdm name="RoundKey_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="225" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
.split18:32 %sbox_load_7 = load i8 %sbox_addr_7

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="4">
<![CDATA[
.split18:49 %state_load_12 = load i4 %state_addr_3

]]></Node>
<StgValue><ssdm name="state_load_12"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="8">
<![CDATA[
.split18:58 %zext_ln87_14 = zext i8 %state_load_14

]]></Node>
<StgValue><ssdm name="zext_ln87_14"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:59 %sbox_addr_14 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_14

]]></Node>
<StgValue><ssdm name="sbox_addr_14"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8">
<![CDATA[
.split18:60 %sbox_load_14 = load i8 %sbox_addr_14

]]></Node>
<StgValue><ssdm name="sbox_load_14"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:119 %xor_ln124_9 = xor i8 %temp_3, i8 %sbox_load_15

]]></Node>
<StgValue><ssdm name="xor_ln124_9"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:120 %xor_ln124_10 = xor i8 %sbox_load_7, i8 %xor_ln124_9

]]></Node>
<StgValue><ssdm name="xor_ln124_10"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:121 %xor_ln124_11 = xor i8 %sbox_load_11, i8 %xor_ln124_10

]]></Node>
<StgValue><ssdm name="xor_ln124_11"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:122 %shl_ln117_12 = shl i8 %xor_ln124_9, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln117_12"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split18:123 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_9, i32 7

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split18:124 %select_ln126_3 = select i1 %tmp_12, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln126_3"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:125 %xor_ln126_3 = xor i8 %sbox_load_7, i8 %temp_3

]]></Node>
<StgValue><ssdm name="xor_ln126_3"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:126 %shl_ln117_13 = shl i8 %xor_ln126_3, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln117_13"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split18:127 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln126_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split18:128 %select_ln127_3 = select i1 %tmp_13, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln127_3"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:129 %xor_ln127_3 = xor i8 %sbox_load_11, i8 %sbox_load_7

]]></Node>
<StgValue><ssdm name="xor_ln127_3"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:130 %shl_ln117_14 = shl i8 %xor_ln127_3, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln117_14"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split18:131 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln127_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split18:132 %select_ln128_3 = select i1 %tmp_14, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_3"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:133 %xor_ln128_3 = xor i8 %sbox_load_11, i8 %sbox_load_15

]]></Node>
<StgValue><ssdm name="xor_ln128_3"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:134 %shl_ln117_15 = shl i8 %xor_ln128_3, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln117_15"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split18:135 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln128_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split18:136 %select_ln76 = select i1 %tmp_15, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split18:189 %store_ln79 = store i8 %xor_ln79_7, i4 %state_addr_10

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:246 %xor_ln79_49 = xor i8 %sbox_load_15, i8 %RoundKey_load_12

]]></Node>
<StgValue><ssdm name="xor_ln79_49"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:247 %xor_ln79_50 = xor i8 %select_ln126_3, i8 %xor_ln124_11

]]></Node>
<StgValue><ssdm name="xor_ln79_50"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:248 %xor_ln79_51 = xor i8 %xor_ln79_49, i8 %shl_ln117_12

]]></Node>
<StgValue><ssdm name="xor_ln79_51"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:249 %xor_ln79_14 = xor i8 %xor_ln79_51, i8 %xor_ln79_50

]]></Node>
<StgValue><ssdm name="xor_ln79_14"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split18:250 %store_ln79 = store i8 %xor_ln79_14, i4 %state_addr_12

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:255 %xor_ln79_52 = xor i8 %temp_3, i8 %RoundKey_load_13

]]></Node>
<StgValue><ssdm name="xor_ln79_52"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:256 %xor_ln79_53 = xor i8 %select_ln127_3, i8 %xor_ln124_11

]]></Node>
<StgValue><ssdm name="xor_ln79_53"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:257 %xor_ln79_54 = xor i8 %xor_ln79_53, i8 %shl_ln117_13

]]></Node>
<StgValue><ssdm name="xor_ln79_54"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:258 %xor_ln79_15 = xor i8 %xor_ln79_54, i8 %xor_ln79_52

]]></Node>
<StgValue><ssdm name="xor_ln79_15"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:264 %xor_ln79_55 = xor i8 %sbox_load_11, i8 %RoundKey_load_14

]]></Node>
<StgValue><ssdm name="xor_ln79_55"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:265 %xor_ln79_56 = xor i8 %select_ln128_3, i8 %shl_ln117_14

]]></Node>
<StgValue><ssdm name="xor_ln79_56"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:266 %xor_ln79_57 = xor i8 %xor_ln79_56, i8 %xor_ln124_9

]]></Node>
<StgValue><ssdm name="xor_ln79_57"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:267 %xor_ln79_16 = xor i8 %xor_ln79_57, i8 %xor_ln79_55

]]></Node>
<StgValue><ssdm name="xor_ln79_16"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:273 %xor_ln79_58 = xor i8 %RoundKey_load_15, i8 %shl_ln117_15

]]></Node>
<StgValue><ssdm name="xor_ln79_58"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:274 %xor_ln79_59 = xor i8 %xor_ln124_10, i8 %select_ln76

]]></Node>
<StgValue><ssdm name="xor_ln79_59"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:275 %xor_ln79_17 = xor i8 %xor_ln79_59, i8 %xor_ln79_58

]]></Node>
<StgValue><ssdm name="xor_ln79_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="8">
<![CDATA[
.split18:10 %zext_ln87_2 = zext i8 %state_load_2

]]></Node>
<StgValue><ssdm name="zext_ln87_2"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:11 %sbox_addr_2 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_2

]]></Node>
<StgValue><ssdm name="sbox_addr_2"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8">
<![CDATA[
.split18:12 %temp_1 = load i8 %sbox_addr_2

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8">
<![CDATA[
.split18:60 %sbox_load_14 = load i8 %sbox_addr_14

]]></Node>
<StgValue><ssdm name="sbox_load_14"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split18:206 %store_ln79 = store i8 %xor_ln79_9, i4 %state_addr_2

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split18:259 %store_ln79 = store i8 %xor_ln79_15, i4 %state_addr_8

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="271" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8">
<![CDATA[
.split18:12 %temp_1 = load i8 %sbox_addr_2

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="8">
<![CDATA[
.split18:42 %zext_ln87_10 = zext i8 %state_load_10

]]></Node>
<StgValue><ssdm name="zext_ln87_10"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:43 %sbox_addr_10 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_10

]]></Node>
<StgValue><ssdm name="sbox_addr_10"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8">
<![CDATA[
.split18:44 %sbox_load_10 = load i8 %sbox_addr_10

]]></Node>
<StgValue><ssdm name="sbox_load_10"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split18:268 %store_ln79 = store i8 %xor_ln79_16, i4 %state_addr_4

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split18:276 %store_ln79 = store i8 %xor_ln79_17, i4 %state_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="8">
<![CDATA[
.split18:26 %zext_ln87_6 = zext i8 %state_load_6

]]></Node>
<StgValue><ssdm name="zext_ln87_6"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:27 %sbox_addr_6 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_6

]]></Node>
<StgValue><ssdm name="sbox_addr_6"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
.split18:28 %temp_2 = load i8 %sbox_addr_6

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8">
<![CDATA[
.split18:44 %sbox_load_10 = load i8 %sbox_addr_10

]]></Node>
<StgValue><ssdm name="sbox_load_10"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="8">
<![CDATA[
.split18:2 %zext_ln87_1 = zext i8 %state_load

]]></Node>
<StgValue><ssdm name="zext_ln87_1"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:3 %sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
.split18:4 %sbox_load = load i8 %sbox_addr

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
.split18:28 %temp_2 = load i8 %sbox_addr_6

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:101 %xor_ln124_6 = xor i8 %sbox_load_14, i8 %sbox_load_10

]]></Node>
<StgValue><ssdm name="xor_ln124_6"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:102 %xor_ln124_7 = xor i8 %temp_1, i8 %xor_ln124_6

]]></Node>
<StgValue><ssdm name="xor_ln124_7"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:103 %xor_ln124_8 = xor i8 %temp_2, i8 %xor_ln124_7

]]></Node>
<StgValue><ssdm name="xor_ln124_8"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:104 %shl_ln117_8 = shl i8 %xor_ln124_6, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln117_8"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split18:105 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split18:106 %select_ln126_2 = select i1 %tmp_8, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln126_2"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:107 %xor_ln126_2 = xor i8 %temp_1, i8 %sbox_load_14

]]></Node>
<StgValue><ssdm name="xor_ln126_2"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:108 %shl_ln117_9 = shl i8 %xor_ln126_2, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln117_9"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split18:109 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln126_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split18:110 %select_ln127_2 = select i1 %tmp_9, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln127_2"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:111 %xor_ln127_2 = xor i8 %temp_2, i8 %temp_1

]]></Node>
<StgValue><ssdm name="xor_ln127_2"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:112 %shl_ln117_10 = shl i8 %xor_ln127_2, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln117_10"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split18:113 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln127_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split18:114 %select_ln128_2 = select i1 %tmp_10, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128_2"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:115 %xor_ln128_2 = xor i8 %temp_2, i8 %sbox_load_10

]]></Node>
<StgValue><ssdm name="xor_ln128_2"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:116 %shl_ln117_11 = shl i8 %xor_ln128_2, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln117_11"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split18:117 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln128_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split18:118 %select_ln124_2 = select i1 %tmp_11, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln124_2"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:211 %xor_ln79_38 = xor i8 %sbox_load_10, i8 %RoundKey_load_8

]]></Node>
<StgValue><ssdm name="xor_ln79_38"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:212 %xor_ln79_39 = xor i8 %select_ln126_2, i8 %xor_ln124_8

]]></Node>
<StgValue><ssdm name="xor_ln79_39"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:213 %xor_ln79_40 = xor i8 %xor_ln79_39, i8 %shl_ln117_8

]]></Node>
<StgValue><ssdm name="xor_ln79_40"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:214 %xor_ln79_10 = xor i8 %xor_ln79_40, i8 %xor_ln79_38

]]></Node>
<StgValue><ssdm name="xor_ln79_10"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split18:215 %store_ln79 = store i8 %xor_ln79_10, i4 %state_addr_13

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:220 %xor_ln79_41 = xor i8 %sbox_load_14, i8 %RoundKey_load_9

]]></Node>
<StgValue><ssdm name="xor_ln79_41"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:221 %xor_ln79_42 = xor i8 %select_ln127_2, i8 %xor_ln124_8

]]></Node>
<StgValue><ssdm name="xor_ln79_42"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:222 %xor_ln79_43 = xor i8 %xor_ln79_42, i8 %shl_ln117_9

]]></Node>
<StgValue><ssdm name="xor_ln79_43"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:223 %xor_ln79_11 = xor i8 %xor_ln79_43, i8 %xor_ln79_41

]]></Node>
<StgValue><ssdm name="xor_ln79_11"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:229 %xor_ln79_44 = xor i8 %temp_2, i8 %RoundKey_load_10

]]></Node>
<StgValue><ssdm name="xor_ln79_44"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:230 %xor_ln79_45 = xor i8 %select_ln128_2, i8 %shl_ln117_10

]]></Node>
<StgValue><ssdm name="xor_ln79_45"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:231 %xor_ln79_46 = xor i8 %xor_ln79_45, i8 %xor_ln124_6

]]></Node>
<StgValue><ssdm name="xor_ln79_46"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:232 %xor_ln79_12 = xor i8 %xor_ln79_46, i8 %xor_ln79_44

]]></Node>
<StgValue><ssdm name="xor_ln79_12"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split18:233 %store_ln79 = store i8 %xor_ln79_12, i4 %state_addr_5

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:238 %xor_ln79_47 = xor i8 %RoundKey_load_11, i8 %shl_ln117_11

]]></Node>
<StgValue><ssdm name="xor_ln79_47"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:239 %xor_ln79_48 = xor i8 %xor_ln124_7, i8 %select_ln124_2

]]></Node>
<StgValue><ssdm name="xor_ln79_48"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:240 %xor_ln79_13 = xor i8 %xor_ln79_48, i8 %xor_ln79_47

]]></Node>
<StgValue><ssdm name="xor_ln79_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="320" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
.split18:4 %sbox_load = load i8 %sbox_addr

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="8">
<![CDATA[
.split18:18 %zext_ln87_4 = zext i8 %state_load_4

]]></Node>
<StgValue><ssdm name="zext_ln87_4"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:19 %sbox_addr_4 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_4

]]></Node>
<StgValue><ssdm name="sbox_addr_4"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8">
<![CDATA[
.split18:20 %sbox_load_4 = load i8 %sbox_addr_4

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split18:224 %store_ln79 = store i8 %xor_ln79_11, i4 %state_addr_9

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split18:241 %store_ln79 = store i8 %xor_ln79_13, i4 %state_addr_1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="326" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8">
<![CDATA[
.split18:20 %sbox_load_4 = load i8 %sbox_addr_4

]]></Node>
<StgValue><ssdm name="sbox_load_4"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="8">
<![CDATA[
.split18:34 %zext_ln87_8 = zext i8 %state_load_8

]]></Node>
<StgValue><ssdm name="zext_ln87_8"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:35 %sbox_addr_8 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_8

]]></Node>
<StgValue><ssdm name="sbox_addr_8"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8">
<![CDATA[
.split18:36 %sbox_load_8 = load i8 %sbox_addr_8

]]></Node>
<StgValue><ssdm name="sbox_load_8"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="330" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8">
<![CDATA[
.split18:36 %sbox_load_8 = load i8 %sbox_addr_8

]]></Node>
<StgValue><ssdm name="sbox_load_8"/></StgValue>
</operation>

<operation id="331" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="8">
<![CDATA[
.split18:50 %zext_ln87_12 = zext i8 %state_load_12

]]></Node>
<StgValue><ssdm name="zext_ln87_12"/></StgValue>
</operation>

<operation id="332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:51 %sbox_addr_12 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_12

]]></Node>
<StgValue><ssdm name="sbox_addr_12"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8">
<![CDATA[
.split18:52 %sbox_load_12 = load i8 %sbox_addr_12

]]></Node>
<StgValue><ssdm name="sbox_load_12"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="334" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8">
<![CDATA[
.split18:52 %sbox_load_12 = load i8 %sbox_addr_12

]]></Node>
<StgValue><ssdm name="sbox_load_12"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:65 %xor_ln124 = xor i8 %sbox_load_4, i8 %sbox_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:66 %xor_ln124_1 = xor i8 %sbox_load_8, i8 %xor_ln124

]]></Node>
<StgValue><ssdm name="xor_ln124_1"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:67 %xor_ln124_2 = xor i8 %sbox_load_12, i8 %xor_ln124_1

]]></Node>
<StgValue><ssdm name="xor_ln124_2"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:68 %shl_ln117 = shl i8 %xor_ln124, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln117"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split18:69 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split18:70 %select_ln126 = select i1 %tmp, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln126"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:71 %xor_ln126 = xor i8 %sbox_load_8, i8 %sbox_load_4

]]></Node>
<StgValue><ssdm name="xor_ln126"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:72 %shl_ln117_1 = shl i8 %xor_ln126, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln117_1"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split18:73 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln126, i32 7

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split18:74 %select_ln127 = select i1 %tmp_1, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln127"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:75 %xor_ln127 = xor i8 %sbox_load_12, i8 %sbox_load_8

]]></Node>
<StgValue><ssdm name="xor_ln127"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:76 %shl_ln117_2 = shl i8 %xor_ln127, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln117_2"/></StgValue>
</operation>

<operation id="347" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split18:77 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln127, i32 7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="348" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split18:78 %select_ln128 = select i1 %tmp_2, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln128"/></StgValue>
</operation>

<operation id="349" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:79 %xor_ln128 = xor i8 %sbox_load_12, i8 %sbox_load

]]></Node>
<StgValue><ssdm name="xor_ln128"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:80 %shl_ln117_3 = shl i8 %xor_ln128, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln117_3"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split18:81 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln128, i32 7

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split18:82 %select_ln124 = select i1 %tmp_3, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="select_ln124"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:141 %xor_ln79 = xor i8 %sbox_load, i8 %RoundKey_load

]]></Node>
<StgValue><ssdm name="xor_ln79"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:142 %xor_ln79_1 = xor i8 %select_ln126, i8 %xor_ln124_2

]]></Node>
<StgValue><ssdm name="xor_ln79_1"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:143 %xor_ln79_18 = xor i8 %xor_ln79_1, i8 %shl_ln117

]]></Node>
<StgValue><ssdm name="xor_ln79_18"/></StgValue>
</operation>

<operation id="356" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:144 %xor_ln79_2 = xor i8 %xor_ln79_18, i8 %xor_ln79

]]></Node>
<StgValue><ssdm name="xor_ln79_2"/></StgValue>
</operation>

<operation id="357" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split18:145 %store_ln79 = store i8 %xor_ln79_2, i4 %state_addr_15

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:150 %xor_ln79_19 = xor i8 %sbox_load_4, i8 %RoundKey_load_1

]]></Node>
<StgValue><ssdm name="xor_ln79_19"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:151 %xor_ln79_20 = xor i8 %select_ln127, i8 %xor_ln124_2

]]></Node>
<StgValue><ssdm name="xor_ln79_20"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:152 %xor_ln79_21 = xor i8 %xor_ln79_20, i8 %shl_ln117_1

]]></Node>
<StgValue><ssdm name="xor_ln79_21"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:153 %xor_ln79_3 = xor i8 %xor_ln79_21, i8 %xor_ln79_19

]]></Node>
<StgValue><ssdm name="xor_ln79_3"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split18:154 %store_ln79 = store i8 %xor_ln79_3, i4 %state_addr_11

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="363" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:159 %xor_ln79_22 = xor i8 %sbox_load_12, i8 %RoundKey_load_2

]]></Node>
<StgValue><ssdm name="xor_ln79_22"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:160 %xor_ln79_23 = xor i8 %select_ln128, i8 %shl_ln117_2

]]></Node>
<StgValue><ssdm name="xor_ln79_23"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:161 %xor_ln79_24 = xor i8 %xor_ln79_23, i8 %xor_ln124

]]></Node>
<StgValue><ssdm name="xor_ln79_24"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:162 %xor_ln79_4 = xor i8 %xor_ln79_24, i8 %xor_ln79_22

]]></Node>
<StgValue><ssdm name="xor_ln79_4"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:168 %xor_ln79_25 = xor i8 %RoundKey_load_3, i8 %shl_ln117_3

]]></Node>
<StgValue><ssdm name="xor_ln79_25"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:169 %xor_ln79_26 = xor i8 %xor_ln124_1, i8 %select_ln124

]]></Node>
<StgValue><ssdm name="xor_ln79_26"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:170 %xor_ln79_5 = xor i8 %xor_ln79_26, i8 %xor_ln79_25

]]></Node>
<StgValue><ssdm name="xor_ln79_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="370" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split18:163 %store_ln79 = store i8 %xor_ln79_4, i4 %state_addr_7

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split18:171 %store_ln79 = store i8 %xor_ln79_5, i4 %state_addr_3

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
.split18:279 %br_ln0 = br void %_Z11AddRoundKeyiPA4_A4_hPKh.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
