<stg><name>load_buf_from_DDR</name>


<trans_list>

<trans id="195" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="3" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="21" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %ch_offset_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %ch_offset)

]]></Node>
<StgValue><ssdm name="ch_offset_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="6">
<![CDATA[
:5  %zext_ln91 = zext i6 %ch_offset_read to i19

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6  %mul_ln91 = mul i19 12996, %zext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln91"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %col_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %col_offset)

]]></Node>
<StgValue><ssdm name="col_offset_read"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %row_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %row_offset)

]]></Node>
<StgValue><ssdm name="row_offset_read"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:3  %src_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %src_V_offset)

]]></Node>
<StgValue><ssdm name="src_V_offset_read"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i512* %src_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str1430, i32 0, i32 861184, [7 x i8]* @p_str44, [6 x i8]* @p_str41, [1 x i8]* @p_str1430, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1430, [1 x i8]* @p_str1430)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="5">
<![CDATA[
:7  %zext_ln91_1 = zext i5 %row_offset_read to i16

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %mul_ln91_1 = mul i16 798, %zext_ln91_1

]]></Node>
<StgValue><ssdm name="mul_ln91_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="16">
<![CDATA[
:9  %zext_ln91_2 = zext i16 %mul_ln91_1 to i19

]]></Node>
<StgValue><ssdm name="zext_ln91_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="5">
<![CDATA[
:10  %trunc_ln91 = trunc i5 %col_offset_read to i4

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:11  %shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln91, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="7">
<![CDATA[
:12  %zext_ln91_3 = zext i7 %shl_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln91_3"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="5">
<![CDATA[
:13  %zext_ln91_4 = zext i5 %col_offset_read to i8

]]></Node>
<StgValue><ssdm name="zext_ln91_4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %sub_ln91 = sub i8 %zext_ln91_3, %zext_ln91_4

]]></Node>
<StgValue><ssdm name="sub_ln91"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="8">
<![CDATA[
:15  %sext_ln93 = sext i8 %sub_ln91 to i11

]]></Node>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:16  %add_ln96 = add i19 %mul_ln91, %zext_ln91_2

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="20" op_0_bw="19">
<![CDATA[
:17  %zext_ln96 = zext i19 %add_ln96 to i20

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="28" op_0_bw="26">
<![CDATA[
:18  %zext_ln93 = zext i26 %src_V_offset_read to i28

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i6 [ 0, %0 ], [ %add_ln93_2, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader:1  %src_ptr_0_rec = phi i10 [ 0, %0 ], [ %select_ln93_2, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="src_ptr_0_rec"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:2  %h_0 = phi i4 [ 1, %0 ], [ %select_ln93_1, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="h_0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:3  %w_0 = phi i4 [ 1, %0 ], [ %w, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="w_0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:4  %icmp_ln93 = icmp eq i6 %indvar_flatten, -15

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:5  %add_ln93_2 = add i6 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln93_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln93, label %1, label %hls_label_4_begin

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="10" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:21  %empty_43 = urem i6 %indvar_flatten, 7

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="9" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:21  %empty_43 = urem i6 %indvar_flatten, 7

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="8" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:21  %empty_43 = urem i6 %indvar_flatten, 7

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="7" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:21  %empty_43 = urem i6 %indvar_flatten, 7

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="6" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:21  %empty_43 = urem i6 %indvar_flatten, 7

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="55" st_id="8" stage="5" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:21  %empty_43 = urem i6 %indvar_flatten, 7

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="56" st_id="9" stage="4" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:21  %empty_43 = urem i6 %indvar_flatten, 7

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="57" st_id="10" stage="3" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:21  %empty_43 = urem i6 %indvar_flatten, 7

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="58" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_4_begin:0  %add_ln104 = add i10 %src_ptr_0_rec, 114

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4_begin:3  %icmp_ln94 = icmp eq i4 %w_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4_begin:4  %select_ln93 = select i1 %icmp_ln94, i4 1, i4 %w_0

]]></Node>
<StgValue><ssdm name="select_ln93"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_4_begin:10  %select_ln93_2 = select i1 %icmp_ln94, i10 %add_ln104, i10 %src_ptr_0_rec

]]></Node>
<StgValue><ssdm name="select_ln93_2"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="10">
<![CDATA[
hls_label_4_begin:11  %zext_ln93_1 = zext i10 %select_ln93_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_4_begin:12  %add_ln93 = add i11 %sext_ln93, %zext_ln93_1

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="2" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:21  %empty_43 = urem i6 %indvar_flatten, 7

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4_end:101  %w = add i4 1, %select_ln93

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="20" op_0_bw="11">
<![CDATA[
hls_label_4_begin:13  %sext_ln93_1 = sext i11 %add_ln93 to i20

]]></Node>
<StgValue><ssdm name="sext_ln93_1"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_4_begin:14  %add_ln93_1 = add i20 %sext_ln93_1, %zext_ln96

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="28" op_0_bw="20">
<![CDATA[
hls_label_4_begin:15  %sext_ln94 = sext i20 %add_ln93_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_4_begin:18  %add_ln96_1 = add i28 %zext_ln93, %sext_ln94

]]></Node>
<StgValue><ssdm name="add_ln96_1"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:21  %empty_43 = urem i6 %indvar_flatten, 7

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:22  %empty_44 = icmp eq i6 %empty_43, 0

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_4_begin:23  br i1 %empty_44, label %ReqBB, label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="28">
<![CDATA[
hls_label_4_begin:19  %sext_ln96 = sext i28 %add_ln96_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln96"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
hls_label_4_begin:20  %src_V_addr = getelementptr i512* %src_V, i64 %sext_ln96

]]></Node>
<StgValue><ssdm name="src_V_addr"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %src_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 7)

]]></Node>
<StgValue><ssdm name="src_V_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="76" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %src_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 7)

]]></Node>
<StgValue><ssdm name="src_V_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="77" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %src_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 7)

]]></Node>
<StgValue><ssdm name="src_V_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="78" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %src_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 7)

]]></Node>
<StgValue><ssdm name="src_V_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="79" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %src_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 7)

]]></Node>
<StgValue><ssdm name="src_V_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="80" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %src_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 7)

]]></Node>
<StgValue><ssdm name="src_V_addr_4_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="81" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %src_V_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %src_V_addr, i32 7)

]]></Node>
<StgValue><ssdm name="src_V_addr_4_rd_req"/></StgValue>
</operation>

<operation id="82" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="83" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
<literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4_begin:1  %h = add i4 %h_0, 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="84" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4_begin:5  %select_ln93_1 = select i1 %icmp_ln94, i4 %h, i4 %h_0

]]></Node>
<StgValue><ssdm name="select_ln93_1"/></StgValue>
</operation>

<operation id="85" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
hls_label_4_end:0  %DATA_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %src_V_addr)

]]></Node>
<StgValue><ssdm name="DATA_V"/></StgValue>
</operation>

<operation id="86" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="512">
<![CDATA[
hls_label_4_end:36  %trunc_ln647 = trunc i512 %DATA_V to i9

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="87" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:38  %p_Result_1 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 16, i32 24)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="88" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:40  %p_Result_2 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 32, i32 40)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="89" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:42  %p_Result_3 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 48, i32 56)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="90" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:44  %p_Result_4 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 64, i32 72)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="91" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:46  %p_Result_5 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 80, i32 88)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="92" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:48  %p_Result_6 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 96, i32 104)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="93" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:50  %p_Result_7 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 112, i32 120)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="94" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:52  %p_Result_8 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 128, i32 136)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="95" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:54  %p_Result_9 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 144, i32 152)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="96" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:56  %p_Result_s = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 160, i32 168)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="97" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:58  %p_Result_10 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 176, i32 184)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="98" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:60  %p_Result_11 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 192, i32 200)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="99" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:62  %p_Result_12 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 208, i32 216)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="100" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:64  %p_Result_13 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 224, i32 232)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="101" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:66  %p_Result_14 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 240, i32 248)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="102" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:68  %p_Result_15 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 256, i32 264)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="103" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:70  %p_Result_16 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 272, i32 280)

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="104" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:72  %p_Result_17 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 288, i32 296)

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="105" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:74  %p_Result_18 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 304, i32 312)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="106" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:76  %p_Result_19 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 320, i32 328)

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="107" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:78  %p_Result_20 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 336, i32 344)

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="108" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:80  %p_Result_21 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 352, i32 360)

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="109" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:82  %p_Result_22 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 368, i32 376)

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="110" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:84  %p_Result_23 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 384, i32 392)

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="111" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:86  %p_Result_24 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 400, i32 408)

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="112" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:88  %p_Result_25 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 416, i32 424)

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="113" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:90  %p_Result_26 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 432, i32 440)

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="114" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:92  %p_Result_27 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 448, i32 456)

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="115" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:94  %p_Result_28 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 464, i32 472)

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="116" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:96  %p_Result_29 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 480, i32 488)

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:98  %p_Result_30 = call i9 @_ssdm_op_PartSelect.i9.i512.i32.i32(i512 %DATA_V, i32 496, i32 504)

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="118" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_4_begin:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="119" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="4">
<![CDATA[
hls_label_4_begin:6  %zext_ln203 = zext i4 %select_ln93_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="120" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
hls_label_4_begin:7  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln93_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="7">
<![CDATA[
hls_label_4_begin:8  %zext_ln203_1 = zext i7 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:9  %add_ln203 = add i8 %zext_ln203, %zext_ln203_1

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin:16  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1935)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4_begin:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1430) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln95"/></StgValue>
</operation>

<operation id="125" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="4">
<![CDATA[
hls_label_4_end:1  %zext_ln203_2 = zext i4 %select_ln93 to i8

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="126" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_end:2  %add_ln203_1 = add i8 %zext_ln203_2, %add_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="127" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_end:3  %zext_ln203_3 = zext i8 %add_ln203_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="128" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:4  %dest_0_V_addr = getelementptr [81 x i9]* %dest_0_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_0_V_addr"/></StgValue>
</operation>

<operation id="129" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:5  %dest_1_V_addr = getelementptr [81 x i9]* %dest_1_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_1_V_addr"/></StgValue>
</operation>

<operation id="130" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:6  %dest_2_V_addr = getelementptr [81 x i9]* %dest_2_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_2_V_addr"/></StgValue>
</operation>

<operation id="131" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:7  %dest_3_V_addr = getelementptr [81 x i9]* %dest_3_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_3_V_addr"/></StgValue>
</operation>

<operation id="132" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:8  %dest_4_V_addr = getelementptr [81 x i9]* %dest_4_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_4_V_addr"/></StgValue>
</operation>

<operation id="133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:9  %dest_5_V_addr = getelementptr [81 x i9]* %dest_5_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_5_V_addr"/></StgValue>
</operation>

<operation id="134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:10  %dest_6_V_addr = getelementptr [81 x i9]* %dest_6_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_6_V_addr"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:11  %dest_7_V_addr = getelementptr [81 x i9]* %dest_7_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_7_V_addr"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:12  %dest_8_V_addr = getelementptr [81 x i9]* %dest_8_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_8_V_addr"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:13  %dest_9_V_addr = getelementptr [81 x i9]* %dest_9_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_9_V_addr"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:14  %dest_10_V_addr = getelementptr [81 x i9]* %dest_10_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_10_V_addr"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:15  %dest_11_V_addr = getelementptr [81 x i9]* %dest_11_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_11_V_addr"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:16  %dest_12_V_addr = getelementptr [81 x i9]* %dest_12_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_12_V_addr"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:17  %dest_13_V_addr = getelementptr [81 x i9]* %dest_13_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_13_V_addr"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:18  %dest_14_V_addr = getelementptr [81 x i9]* %dest_14_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_14_V_addr"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:19  %dest_15_V_addr = getelementptr [81 x i9]* %dest_15_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_15_V_addr"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:20  %dest_16_V_addr = getelementptr [81 x i9]* %dest_16_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_16_V_addr"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:21  %dest_17_V_addr = getelementptr [81 x i9]* %dest_17_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_17_V_addr"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:22  %dest_18_V_addr = getelementptr [81 x i9]* %dest_18_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_18_V_addr"/></StgValue>
</operation>

<operation id="147" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:23  %dest_19_V_addr = getelementptr [81 x i9]* %dest_19_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_19_V_addr"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:24  %dest_20_V_addr = getelementptr [81 x i9]* %dest_20_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_20_V_addr"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:25  %dest_21_V_addr = getelementptr [81 x i9]* %dest_21_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_21_V_addr"/></StgValue>
</operation>

<operation id="150" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:26  %dest_22_V_addr = getelementptr [81 x i9]* %dest_22_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_22_V_addr"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:27  %dest_23_V_addr = getelementptr [81 x i9]* %dest_23_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_23_V_addr"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:28  %dest_24_V_addr = getelementptr [81 x i9]* %dest_24_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_24_V_addr"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:29  %dest_25_V_addr = getelementptr [81 x i9]* %dest_25_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_25_V_addr"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:30  %dest_26_V_addr = getelementptr [81 x i9]* %dest_26_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_26_V_addr"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:31  %dest_27_V_addr = getelementptr [81 x i9]* %dest_27_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_27_V_addr"/></StgValue>
</operation>

<operation id="156" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:32  %dest_28_V_addr = getelementptr [81 x i9]* %dest_28_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_28_V_addr"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:33  %dest_29_V_addr = getelementptr [81 x i9]* %dest_29_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_29_V_addr"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:34  %dest_30_V_addr = getelementptr [81 x i9]* %dest_30_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_30_V_addr"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:35  %dest_31_V_addr = getelementptr [81 x i9]* %dest_31_V, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="dest_31_V_addr"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:37  store i9 %trunc_ln647, i9* %dest_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:39  store i9 %p_Result_1, i9* %dest_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:41  store i9 %p_Result_2, i9* %dest_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:43  store i9 %p_Result_3, i9* %dest_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:45  store i9 %p_Result_4, i9* %dest_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:47  store i9 %p_Result_5, i9* %dest_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:49  store i9 %p_Result_6, i9* %dest_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:51  store i9 %p_Result_7, i9* %dest_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:53  store i9 %p_Result_8, i9* %dest_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:55  store i9 %p_Result_9, i9* %dest_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:57  store i9 %p_Result_s, i9* %dest_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:59  store i9 %p_Result_10, i9* %dest_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:61  store i9 %p_Result_11, i9* %dest_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:63  store i9 %p_Result_12, i9* %dest_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:65  store i9 %p_Result_13, i9* %dest_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:67  store i9 %p_Result_14, i9* %dest_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:69  store i9 %p_Result_15, i9* %dest_16_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="177" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:71  store i9 %p_Result_16, i9* %dest_17_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="178" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:73  store i9 %p_Result_17, i9* %dest_18_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="179" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:75  store i9 %p_Result_18, i9* %dest_19_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="180" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:77  store i9 %p_Result_19, i9* %dest_20_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="181" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:79  store i9 %p_Result_20, i9* %dest_21_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="182" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:81  store i9 %p_Result_21, i9* %dest_22_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:83  store i9 %p_Result_22, i9* %dest_23_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:85  store i9 %p_Result_23, i9* %dest_24_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:87  store i9 %p_Result_24, i9* %dest_25_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:89  store i9 %p_Result_25, i9* %dest_26_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:91  store i9 %p_Result_26, i9* %dest_27_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:93  store i9 %p_Result_27, i9* %dest_28_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:95  store i9 %p_Result_28, i9* %dest_29_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:97  store i9 %p_Result_29, i9* %dest_30_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="9" op_1_bw="7">
<![CDATA[
hls_label_4_end:99  store i9 %p_Result_30, i9* %dest_31_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end:100  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1935, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end:102  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="194" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln106"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
