# Verilog
Intermediate tasks in Verilog(HDL)
