digraph G {
0[label="Process 1
Region<Call(R2 fetching_ip) BB 'codeRepl' Callee 'Outline_T1_F333_R2_Atomic'>
IoSignature:
{Ptr pc; W: { { 0..1 }, Type: Ptr, ExecutionCount: 1 (call) }},
{SSA start_pc; R: { FullExact, Type: SSA, ExecutionCount: 1}}, Metrics(II=1 cycles)", style="rounded", shape="box"];
1[label="Process 2
Region<Call(R3 fetching_ip) BB 'codeRepl1' Callee 'Outline_T2_F333_R3_Loop'>
IoSignature:
{Ptr pc; R: { { 0..1 }, Type: Ptr, ExecutionCount: 14 (call) }, { { ?0..1 }, Type: Ptr, ExecutionCount: 14 (call) }, Summary: { 0..1 }; W: { { 0..1 }, Type: Ptr, ExecutionCount: 14 (call) }},
{Ptr code_ram; R: { FullInexact, Type: Ptr, ExecutionCount: 14 (call) }}, Metrics(II=128 cycles)", style="rounded", shape="box"];
2[label="Process 4
Artificial<Start>
IoSignature:
{SSA start_pc; W: { FullExact, Type: SSA, ExecutionCount: 1}, { FullExact, Type: SSA, ExecutionCount: 1}, Summary: FullExact},
{Ptr code_ram; W: { FullInexact, Type: Ptr, ExecutionCount: 14 (call) }}", style="filled" shape="box" fillcolor="lightgrey"];
3[label="Process 5
Artificial<End>
IoSignature:
{}", style="filled" shape="box" fillcolor="lightgrey"];
0->1 [style="dashed"];
0->1 [label="Ptr(code_address_t pc), { 0..1 } (RAW), width: 16, Metrics(CR=1.75 bits/cycle, V=224 bits)"];
0->1 [label="Ptr(code_address_t pc), { 0..1 } (WAW), width: 0"];
2->0 [label="SSA(unsigned int start_pc) (RAW), width: 32, Metrics(CR=0.25 bits/cycle, V=32 bits)"];
2->1 [label="Ptr(unsigned int code_ram[65536]) (RAW), width: 32, Metrics(CR=3.50 bits/cycle, V=448 bits)"];
}
