Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Sep  8 20:13:00 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.140        0.000                      0                40958        0.047        0.000                      0                40958        3.750        0.000                       0                 15519  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.140        0.000                      0                40958        0.047        0.000                      0                40958        3.750        0.000                       0                 15519  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_251_fu_3086_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.682ns  (logic 1.964ns (20.285%)  route 7.718ns (79.715%))
  Logic Levels:           10  (LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.726     3.020    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X70Y15         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y15         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/Q
                         net (fo=9, routed)           1.242     4.718    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666[0]
    SLICE_X69Y10         LUT6 (Prop_lut6_I4_O)        0.124     4.842 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183/O
                         net (fo=1, routed)           0.000     4.842    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183_n_0
    SLICE_X69Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     5.059 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104/O
                         net (fo=1, routed)           0.944     6.003    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I3_O)        0.299     6.302 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36/O
                         net (fo=1, routed)           0.586     6.888    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.012 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12/O
                         net (fo=3, routed)           0.490     7.502    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4/O
                         net (fo=3, routed)           0.884     8.510    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1/O
                         net (fo=20, routed)          0.524     9.158    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1_n_0
    SLICE_X59Y11         LUT6 (Prop_lut6_I4_O)        0.124     9.282 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_has_no_dest_reg_53364[0]_i_3/O
                         net (fo=17, routed)          0.837    10.119    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_has_no_dest_reg_53364[0]_i_3_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I3_O)        0.124    10.243 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_6/O
                         net (fo=5, routed)           0.848    11.091    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_6_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.215 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_2/O
                         net (fo=33, routed)          1.363    12.578    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_254_fu_3098_reg[0]_3
    SLICE_X63Y7          LUT6 (Prop_lut6_I4_O)        0.124    12.702 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_251_fu_3086[0]_i_1/O
                         net (fo=1, routed)           0.000    12.702    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U_n_380
    SLICE_X63Y7          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_251_fu_3086_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.555    12.734    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X63Y7          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_251_fu_3086_reg[0]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X63Y7          FDRE (Setup_fdre_C_D)        0.032    12.842    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_251_fu_3086_reg[0]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -12.702    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_229_fu_2998_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.681ns  (logic 1.964ns (20.287%)  route 7.717ns (79.713%))
  Logic Levels:           10  (LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.726     3.020    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X70Y15         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y15         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/Q
                         net (fo=9, routed)           1.242     4.718    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666[0]
    SLICE_X69Y10         LUT6 (Prop_lut6_I4_O)        0.124     4.842 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183/O
                         net (fo=1, routed)           0.000     4.842    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183_n_0
    SLICE_X69Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     5.059 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104/O
                         net (fo=1, routed)           0.944     6.003    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I3_O)        0.299     6.302 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36/O
                         net (fo=1, routed)           0.586     6.888    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.012 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12/O
                         net (fo=3, routed)           0.490     7.502    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4/O
                         net (fo=3, routed)           0.884     8.510    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1/O
                         net (fo=20, routed)          0.524     9.158    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1_n_0
    SLICE_X59Y11         LUT6 (Prop_lut6_I4_O)        0.124     9.282 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_has_no_dest_reg_53364[0]_i_3/O
                         net (fo=17, routed)          0.837    10.119    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_has_no_dest_reg_53364[0]_i_3_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I3_O)        0.124    10.243 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_6/O
                         net (fo=5, routed)           0.848    11.091    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_6_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.215 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_2/O
                         net (fo=33, routed)          1.362    12.577    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_254_fu_3098_reg[0]_3
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.124    12.701 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_229_fu_2998[0]_i_1/O
                         net (fo=1, routed)           0.000    12.701    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U_n_402
    SLICE_X62Y7          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_229_fu_2998_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.555    12.734    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X62Y7          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_229_fu_2998_reg[0]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X62Y7          FDRE (Setup_fdre_C_D)        0.079    12.889    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_229_fu_2998_reg[0]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                         -12.701    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_242_fu_3050_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.674ns  (logic 2.200ns (22.740%)  route 7.474ns (77.260%))
  Logic Levels:           10  (LUT3=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.726     3.020    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X70Y15         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y15         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/Q
                         net (fo=9, routed)           1.242     4.718    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666[0]
    SLICE_X69Y10         LUT6 (Prop_lut6_I4_O)        0.124     4.842 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183/O
                         net (fo=1, routed)           0.000     4.842    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183_n_0
    SLICE_X69Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     5.059 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104/O
                         net (fo=1, routed)           0.944     6.003    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I3_O)        0.299     6.302 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36/O
                         net (fo=1, routed)           0.586     6.888    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.012 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12/O
                         net (fo=3, routed)           0.490     7.502    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4/O
                         net (fo=3, routed)           0.884     8.510    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1/O
                         net (fo=20, routed)          0.726     9.360    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.484 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_rd_reg_53409[1]_i_2/O
                         net (fo=2, routed)           0.713    10.197    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_rd_reg_53409[1]_i_2_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.321 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_destination_1_reg_53452[1]_i_2/O
                         net (fo=11, routed)          1.000    11.321    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_destination_1_reg_53452[1]_i_1_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I1_O)        0.152    11.473 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_226_fu_2986[0]_i_3/O
                         net (fo=4, routed)           0.890    12.362    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_250_fu_3082_reg[0]_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I0_O)        0.332    12.694 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_242_fu_3050[0]_i_1/O
                         net (fo=1, routed)           0.000    12.694    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U_n_389
    SLICE_X62Y7          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_242_fu_3050_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.555    12.734    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X62Y7          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_242_fu_3050_reg[0]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X62Y7          FDRE (Setup_fdre_C_D)        0.079    12.889    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_242_fu_3050_reg[0]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                         -12.694    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_240_fu_3042_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.623ns  (logic 1.964ns (20.410%)  route 7.659ns (79.590%))
  Logic Levels:           10  (LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.726     3.020    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X70Y15         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y15         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/Q
                         net (fo=9, routed)           1.242     4.718    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666[0]
    SLICE_X69Y10         LUT6 (Prop_lut6_I4_O)        0.124     4.842 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183/O
                         net (fo=1, routed)           0.000     4.842    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183_n_0
    SLICE_X69Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     5.059 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104/O
                         net (fo=1, routed)           0.944     6.003    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I3_O)        0.299     6.302 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36/O
                         net (fo=1, routed)           0.586     6.888    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.012 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12/O
                         net (fo=3, routed)           0.490     7.502    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4/O
                         net (fo=3, routed)           0.884     8.510    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1/O
                         net (fo=20, routed)          0.524     9.158    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1_n_0
    SLICE_X59Y11         LUT6 (Prop_lut6_I4_O)        0.124     9.282 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_has_no_dest_reg_53364[0]_i_3/O
                         net (fo=17, routed)          0.837    10.119    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_has_no_dest_reg_53364[0]_i_3_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I3_O)        0.124    10.243 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_6/O
                         net (fo=5, routed)           0.848    11.091    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_6_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.215 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_2/O
                         net (fo=33, routed)          1.303    12.519    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_254_fu_3098_reg[0]_3
    SLICE_X60Y5          LUT6 (Prop_lut6_I3_O)        0.124    12.643 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_240_fu_3042[0]_i_1/O
                         net (fo=1, routed)           0.000    12.643    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U_n_391
    SLICE_X60Y5          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_240_fu_3042_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.556    12.736    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X60Y5          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_240_fu_3042_reg[0]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X60Y5          FDRE (Setup_fdre_C_D)        0.029    12.840    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_240_fu_3042_reg[0]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -12.643    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_243_fu_3054_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 2.192ns (22.781%)  route 7.430ns (77.219%))
  Logic Levels:           10  (LUT3=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.726     3.020    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X70Y15         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y15         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/Q
                         net (fo=9, routed)           1.242     4.718    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666[0]
    SLICE_X69Y10         LUT6 (Prop_lut6_I4_O)        0.124     4.842 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183/O
                         net (fo=1, routed)           0.000     4.842    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183_n_0
    SLICE_X69Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     5.059 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104/O
                         net (fo=1, routed)           0.944     6.003    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I3_O)        0.299     6.302 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36/O
                         net (fo=1, routed)           0.586     6.888    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.012 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12/O
                         net (fo=3, routed)           0.490     7.502    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4/O
                         net (fo=3, routed)           0.884     8.510    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1/O
                         net (fo=20, routed)          0.726     9.360    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I4_O)        0.124     9.484 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_rd_reg_53409[1]_i_2/O
                         net (fo=2, routed)           0.713    10.197    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_rd_reg_53409[1]_i_2_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.124    10.321 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_destination_1_reg_53452[1]_i_2/O
                         net (fo=11, routed)          1.008    11.329    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_destination_1_reg_53452[1]_i_1_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I1_O)        0.150    11.479 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_227_fu_2990[0]_i_3/O
                         net (fo=4, routed)           0.837    12.316    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_251_fu_3086_reg[0]_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.326    12.642 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_243_fu_3054[0]_i_1/O
                         net (fo=1, routed)           0.000    12.642    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U_n_388
    SLICE_X63Y7          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_243_fu_3054_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.555    12.734    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X63Y7          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_243_fu_3054_reg[0]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X63Y7          FDRE (Setup_fdre_C_D)        0.031    12.841    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_243_fu_3054_reg[0]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                         -12.642    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_234_fu_3018_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 2.383ns (24.852%)  route 7.206ns (75.148%))
  Logic Levels:           11  (LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.726     3.020    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X70Y15         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y15         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/Q
                         net (fo=9, routed)           1.242     4.718    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666[0]
    SLICE_X69Y10         LUT6 (Prop_lut6_I4_O)        0.124     4.842 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183/O
                         net (fo=1, routed)           0.000     4.842    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183_n_0
    SLICE_X69Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     5.059 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104/O
                         net (fo=1, routed)           0.944     6.003    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I3_O)        0.299     6.302 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36/O
                         net (fo=1, routed)           0.586     6.888    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.012 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12/O
                         net (fo=3, routed)           0.490     7.502    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4/O
                         net (fo=3, routed)           0.884     8.510    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1/O
                         net (fo=20, routed)          0.844     9.478    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.602 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_rd_reg_53409[0]_i_3/O
                         net (fo=1, routed)           0.000     9.602    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_rd_reg_53409[0]_i_3_n_0
    SLICE_X61Y8          MUXF7 (Prop_muxf7_I1_O)      0.245     9.847 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_rd_reg_53409_reg[0]_i_1/O
                         net (fo=3, routed)           0.378    10.225    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_rd_reg_53409_reg[0]_i_1_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.298    10.523 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_224_fu_2978[0]_i_11/O
                         net (fo=1, routed)           0.821    11.344    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_224_fu_2978[0]_i_11_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.468 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_224_fu_2978[0]_i_5/O
                         net (fo=32, routed)          1.016    12.485    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_254_fu_3098_reg[0]_2
    SLICE_X60Y6          LUT6 (Prop_lut6_I2_O)        0.124    12.609 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_234_fu_3018[0]_i_1/O
                         net (fo=1, routed)           0.000    12.609    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U_n_397
    SLICE_X60Y6          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_234_fu_3018_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.556    12.736    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X60Y6          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_234_fu_3018_reg[0]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X60Y6          FDRE (Setup_fdre_C_D)        0.029    12.840    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_234_fu_3018_reg[0]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -12.609    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_249_fu_3078_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.565ns  (logic 1.964ns (20.534%)  route 7.601ns (79.466%))
  Logic Levels:           10  (LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.726     3.020    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X70Y15         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y15         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/Q
                         net (fo=9, routed)           1.242     4.718    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666[0]
    SLICE_X69Y10         LUT6 (Prop_lut6_I4_O)        0.124     4.842 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183/O
                         net (fo=1, routed)           0.000     4.842    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183_n_0
    SLICE_X69Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     5.059 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104/O
                         net (fo=1, routed)           0.944     6.003    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I3_O)        0.299     6.302 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36/O
                         net (fo=1, routed)           0.586     6.888    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.012 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12/O
                         net (fo=3, routed)           0.490     7.502    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4/O
                         net (fo=3, routed)           0.884     8.510    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1/O
                         net (fo=20, routed)          0.524     9.158    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1_n_0
    SLICE_X59Y11         LUT6 (Prop_lut6_I4_O)        0.124     9.282 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_has_no_dest_reg_53364[0]_i_3/O
                         net (fo=17, routed)          0.837    10.119    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_has_no_dest_reg_53364[0]_i_3_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I3_O)        0.124    10.243 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_6/O
                         net (fo=5, routed)           0.848    11.091    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_6_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.215 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_2/O
                         net (fo=33, routed)          1.245    12.461    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_254_fu_3098_reg[0]_3
    SLICE_X60Y6          LUT6 (Prop_lut6_I4_O)        0.124    12.585 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_249_fu_3078[0]_i_1/O
                         net (fo=1, routed)           0.000    12.585    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U_n_382
    SLICE_X60Y6          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_249_fu_3078_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.556    12.736    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X60Y6          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_249_fu_3078_reg[0]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X60Y6          FDRE (Setup_fdre_C_D)        0.032    12.843    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_249_fu_3078_reg[0]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_236_fu_3026_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.552ns  (logic 1.964ns (20.561%)  route 7.588ns (79.439%))
  Logic Levels:           10  (LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.726     3.020    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X70Y15         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y15         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/Q
                         net (fo=9, routed)           1.242     4.718    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666[0]
    SLICE_X69Y10         LUT6 (Prop_lut6_I4_O)        0.124     4.842 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183/O
                         net (fo=1, routed)           0.000     4.842    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183_n_0
    SLICE_X69Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     5.059 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104/O
                         net (fo=1, routed)           0.944     6.003    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I3_O)        0.299     6.302 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36/O
                         net (fo=1, routed)           0.586     6.888    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.012 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12/O
                         net (fo=3, routed)           0.490     7.502    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4/O
                         net (fo=3, routed)           0.884     8.510    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1/O
                         net (fo=20, routed)          0.524     9.158    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1_n_0
    SLICE_X59Y11         LUT6 (Prop_lut6_I4_O)        0.124     9.282 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_has_no_dest_reg_53364[0]_i_3/O
                         net (fo=17, routed)          0.837    10.119    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_has_no_dest_reg_53364[0]_i_3_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I3_O)        0.124    10.243 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_6/O
                         net (fo=5, routed)           0.848    11.091    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_6_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.215 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_2/O
                         net (fo=33, routed)          1.233    12.448    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_254_fu_3098_reg[0]_3
    SLICE_X60Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.572 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_236_fu_3026[0]_i_1/O
                         net (fo=1, routed)           0.000    12.572    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U_n_395
    SLICE_X60Y6          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_236_fu_3026_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.556    12.736    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X60Y6          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_236_fu_3026_reg[0]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X60Y6          FDRE (Setup_fdre_C_D)        0.031    12.842    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_236_fu_3026_reg[0]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_226_fu_2986_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.537ns  (logic 2.383ns (24.987%)  route 7.154ns (75.013%))
  Logic Levels:           11  (LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.726     3.020    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X70Y15         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y15         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/Q
                         net (fo=9, routed)           1.242     4.718    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666[0]
    SLICE_X69Y10         LUT6 (Prop_lut6_I4_O)        0.124     4.842 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183/O
                         net (fo=1, routed)           0.000     4.842    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183_n_0
    SLICE_X69Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     5.059 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104/O
                         net (fo=1, routed)           0.944     6.003    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I3_O)        0.299     6.302 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36/O
                         net (fo=1, routed)           0.586     6.888    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.012 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12/O
                         net (fo=3, routed)           0.490     7.502    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4/O
                         net (fo=3, routed)           0.884     8.510    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1/O
                         net (fo=20, routed)          0.844     9.478    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.602 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_rd_reg_53409[0]_i_3/O
                         net (fo=1, routed)           0.000     9.602    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_rd_reg_53409[0]_i_3_n_0
    SLICE_X61Y8          MUXF7 (Prop_muxf7_I1_O)      0.245     9.847 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_rd_reg_53409_reg[0]_i_1/O
                         net (fo=3, routed)           0.378    10.225    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_rd_reg_53409_reg[0]_i_1_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.298    10.523 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_224_fu_2978[0]_i_11/O
                         net (fo=1, routed)           0.821    11.344    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_224_fu_2978[0]_i_11_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.468 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_224_fu_2978[0]_i_5/O
                         net (fo=32, routed)          0.965    12.433    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_254_fu_3098_reg[0]_2
    SLICE_X61Y7          LUT6 (Prop_lut6_I3_O)        0.124    12.557 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_226_fu_2986[0]_i_1/O
                         net (fo=1, routed)           0.000    12.557    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U_n_405
    SLICE_X61Y7          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_226_fu_2986_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.555    12.734    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X61Y7          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_226_fu_2986_reg[0]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X61Y7          FDRE (Setup_fdre_C_D)        0.029    12.839    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_226_fu_2986_reg[0]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -12.557    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_245_fu_3062_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 1.964ns (20.622%)  route 7.560ns (79.378%))
  Logic Levels:           10  (LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.726     3.020    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X70Y15         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y15         FDRE (Prop_fdre_C_Q)         0.456     3.476 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666_reg[0]/Q
                         net (fo=9, routed)           1.242     4.718    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_state_d_i_rs1_fu_1666[0]
    SLICE_X69Y10         LUT6 (Prop_lut6_I4_O)        0.124     4.842 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183/O
                         net (fo=1, routed)           0.000     4.842    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_183_n_0
    SLICE_X69Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     5.059 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104/O
                         net (fo=1, routed)           0.944     6.003    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374_reg[0]_i_104_n_0
    SLICE_X69Y14         LUT6 (Prop_lut6_I3_O)        0.299     6.302 f  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36/O
                         net (fo=1, routed)           0.586     6.888    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_36_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.012 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12/O
                         net (fo=3, routed)           0.490     7.502    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_12_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.124     7.626 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4/O
                         net (fo=3, routed)           0.884     8.510    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln207_reg_53374[0]_i_4_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I4_O)        0.124     8.634 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1/O
                         net (fo=20, routed)          0.524     9.158    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/conv_i32_i6307664_reg_53379[0]_i_1_n_0
    SLICE_X59Y11         LUT6 (Prop_lut6_I4_O)        0.124     9.282 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_has_no_dest_reg_53364[0]_i_3/O
                         net (fo=17, routed)          0.837    10.119    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/i_to_e_d_i_has_no_dest_reg_53364[0]_i_3_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I3_O)        0.124    10.243 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_6/O
                         net (fo=5, routed)           0.848    11.091    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_6_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.215 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/or_ln96_reg_54543[0]_i_2/O
                         net (fo=33, routed)          1.205    12.420    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_254_fu_3098_reg[0]_3
    SLICE_X57Y7          LUT6 (Prop_lut6_I3_O)        0.124    12.544 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/is_reg_computed_245_fu_3062[0]_i_1/O
                         net (fo=1, routed)           0.000    12.544    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U_n_386
    SLICE_X57Y7          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_245_fu_3062_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.553    12.733    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X57Y7          FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_245_fu_3062_reg[0]/C
                         clock pessimism              0.230    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X57Y7          FDRE (Setup_fdre_C_D)        0.029    12.837    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/is_reg_computed_245_fu_3062_reg[0]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                  0.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln140_reg_54065_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_is_ret_6_fu_1258_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.806%)  route 0.194ns (48.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.554     0.890    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X50Y14         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln140_reg_54065_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln140_reg_54065_reg[0]/Q
                         net (fo=14, routed)          0.194     1.248    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln140_reg_54065
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.045     1.293 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_is_ret_6_fu_1258[0]_i_1/O
                         net (fo=1, routed)           0.000     1.293    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_is_ret_6_fu_1258[0]_i_1_n_0
    SLICE_X49Y15         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_is_ret_6_fu_1258_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.823     1.189    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X49Y15         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_is_ret_6_fu_1258_reg[0]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.092     1.246    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_is_ret_6_fu_1258_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/e_state_d_i_rd_7_fu_1982_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_rd_8_fu_1366_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.310ns (69.215%)  route 0.138ns (30.785%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.557     0.893    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X48Y13         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/e_state_d_i_rd_7_fu_1982_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/e_state_d_i_rd_7_fu_1982_reg[4]/Q
                         net (fo=2, routed)           0.138     1.158    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/e_state_d_i_rd_7_fu_1982[4]
    SLICE_X50Y13         LUT6 (Prop_lut6_I0_O)        0.099     1.257 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_rd_8_fu_1366[4]_i_8/O
                         net (fo=1, routed)           0.000     1.257    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_rd_8_fu_1366[4]_i_8_n_0
    SLICE_X50Y13         MUXF7 (Prop_muxf7_I1_O)      0.064     1.321 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_rd_8_fu_1366_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     1.321    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_rd_8_fu_1366_reg[4]_i_4_n_0
    SLICE_X50Y13         MUXF8 (Prop_muxf8_I1_O)      0.019     1.340 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_rd_8_fu_1366_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.340    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_rd_8_fu_1366_reg[4]_i_2_n_0
    SLICE_X50Y13         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_rd_8_fu_1366_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.820     1.186    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X50Y13         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_rd_8_fu_1366_reg[4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.134     1.285    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_rd_8_fu_1366_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.172%)  route 0.158ns (52.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.158     1.294    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[19]
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.059     1.235    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln140_reg_54065_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/w_state_is_ret_8_fu_4550_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.293ns (67.726%)  route 0.140ns (32.274%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.554     0.890    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X50Y14         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln140_reg_54065_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln140_reg_54065_reg[0]/Q
                         net (fo=14, routed)          0.140     1.193    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln140_reg_54065
    SLICE_X49Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.238 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/w_state_is_ret_8_fu_4550[0]_i_7/O
                         net (fo=1, routed)           0.000     1.238    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/w_state_is_ret_8_fu_4550[0]_i_7_n_0
    SLICE_X49Y14         MUXF7 (Prop_muxf7_I1_O)      0.065     1.303 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/w_state_is_ret_8_fu_4550_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.303    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/w_state_is_ret_8_fu_4550_reg[0]_i_3_n_0
    SLICE_X49Y14         MUXF8 (Prop_muxf8_I1_O)      0.019     1.322 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/w_state_is_ret_8_fu_4550_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.322    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/w_state_is_ret_8_fu_4550_reg[0]_i_1_n_0
    SLICE_X49Y14         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/w_state_is_ret_8_fu_4550_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.824     1.190    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X49Y14         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/w_state_is_ret_8_fu_4550_reg[0]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y14         FDRE (Hold_fdre_C_D)         0.105     1.260    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/w_state_is_ret_8_fu_4550_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.159%)  route 0.219ns (60.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.219     1.355    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.973%)  route 0.221ns (61.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.221     1.357    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.912%)  route 0.158ns (43.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.639     0.975    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X36Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.158     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
    SLICE_X37Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.342 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.342    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[5]
    SLICE_X37Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln140_2_reg_54089_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_is_ret_4_fu_1250_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.119%)  route 0.244ns (53.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.554     0.890    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X50Y14         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln140_2_reg_54089_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln140_2_reg_54089_reg[0]/Q
                         net (fo=14, routed)          0.244     1.298    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/and_ln140_2_reg_54089
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.045     1.343 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_is_ret_4_fu_1250[0]_i_1/O
                         net (fo=1, routed)           0.000     1.343    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_is_ret_4_fu_1250[0]_i_1_n_0
    SLICE_X49Y15         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_is_ret_4_fu_1250_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.823     1.189    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X49Y15         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_is_ret_4_fu_1250_reg[0]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.091     1.245    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/m_state_is_ret_4_fu_1250_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/f_state_fetch_pc_30_reg_52644_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/f_state_fetch_pc_4_fu_1450_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.590     0.926    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X31Y44         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/f_state_fetch_pc_30_reg_52644_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/f_state_fetch_pc_30_reg_52644_reg[5]/Q
                         net (fo=1, routed)           0.052     1.119    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/f_state_fetch_pc_4_fu_1450_reg[14]_0[5]
    SLICE_X30Y44         LUT4 (Prop_lut4_I3_O)        0.045     1.164 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U/f_state_fetch_pc_4_fu_1450[5]_i_1/O
                         net (fo=1, routed)           0.000     1.164    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/flow_control_loop_pipe_sequential_init_U_n_66
    SLICE_X30Y44         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/f_state_fetch_pc_4_fu_1450_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.858     1.224    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X30Y44         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/f_state_fetch_pc_4_fu_1450_reg[5]/C
                         clock pessimism             -0.285     0.939    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.121     1.060    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/f_state_fetch_pc_4_fu_1450_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/d_state_instruction_13_reg_52766_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/d_state_instruction_3_fu_1550_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.589     0.924    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X11Y18         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/d_state_instruction_13_reg_52766_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/d_state_instruction_13_reg_52766_reg[11]/Q
                         net (fo=1, routed)           0.054     1.120    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/d_state_instruction_13_reg_52766[11]
    SLICE_X10Y18         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/d_state_instruction_3_fu_1550_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.856     1.222    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/ap_clk
    SLICE_X10Y18         FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/d_state_instruction_3_fu_1550_reg[11]/C
                         clock pessimism             -0.284     0.938    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.076     1.013    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_193_1_fu_201/d_state_instruction_3_fu_1550_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y42  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y42  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y42  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y42  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y44  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y44  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y44  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y44  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y43  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y43  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y42  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y42  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y42  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y42  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y44  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y44  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y44  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y44  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y43  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y43  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_7_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.552ns  (logic 0.124ns (7.991%)  route 1.428ns (92.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.943     0.943    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.067 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.484     1.552    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       1.477     2.656    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.045ns (7.454%)  route 0.559ns (92.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.391     0.391    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.436 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.167     0.604    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15519, routed)       0.823     1.189    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y90         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





