Reading timing models for corner nom_fast_1p32V_m40C…
Reading timing library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading timing library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fast_1p32V_3p6V_m40C.lib'…
Reading timing models for corner nom_slow_1p08V_125C…
Reading timing library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading timing library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_slow_1p08V_3p0V_125C.lib'…
Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ_1p2V_3p3V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_19-32-36/35-openroad-cts/top.odb'…
Reading design constraints file at '/home/designer/shared/FSE-LMS/design/constrains/constrains.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
+ repair_timing -verbose -setup -setup_margin 0.05000000000000000277555756156289135105907917022705078125 -max_buffer_percent 50
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0098] No setup violations found
+ repair_timing -verbose -hold -setup_margin 0.05000000000000000277555756156289135105907917022705078125 -hold_margin 0.1000000000000000055511151231257827021181583404541015625 -max_buffer_percent 50
[INFO RSZ-0033] No hold violations found.
+ detailed_placement -max_displacement  500 100 
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          332220.7 u
legalized HPWL         338951.8 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 5297 instances
[INFO DPL-0021] HPWL before          338951.8 u
[INFO DPL-0022] HPWL after           332220.7 u
[INFO DPL-0023] HPWL delta               -2.0 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.
Updating metrics…
Cell type report:                       Count       Area
  Buffer                                    4      29.03
  Clock buffer                            113    2883.08
  Timing Repair Buffer                   1054    7649.51
  Inverter                                384    2090.19
  Clock inverter                           56     428.20
  Sequential cell                         804   39387.00
  Multi-Input combinational cell        11380  117300.96
  Total                                 13795  169767.96
Writing OpenROAD database to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_19-32-36/37-openroad-resizertimingpostcts/top.odb'…
Writing netlist to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_19-32-36/37-openroad-resizertimingpostcts/top.nl.v'…
Writing powered netlist to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_19-32-36/37-openroad-resizertimingpostcts/top.pnl.v'…
Writing layout to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_19-32-36/37-openroad-resizertimingpostcts/top.def'…
Writing timing constraints to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_19-32-36/37-openroad-resizertimingpostcts/top.sdc'…
