// Seed: 631436901
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_14;
  wire id_15;
  ;
  wire id_16;
endmodule
module module_1 #(
    parameter id_1 = 32'd19,
    parameter id_3 = 32'd33,
    parameter id_4 = 32'd43
) (
    output logic id_0,
    input  wand  _id_1,
    input  tri   id_2,
    input  wor   _id_3,
    input  tri1  _id_4
);
  logic [id_4 : 1 'd0] id_6, id_7;
  wire id_8;
  always @(posedge 1) begin : LABEL_0
    id_0 = 1;
  end
  wire [id_3  ==  -1  -  1 : id_1] id_9;
  assign id_8 = id_9;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_6,
      id_7,
      id_6,
      id_7,
      id_8,
      id_8,
      id_6,
      id_9,
      id_9,
      id_7,
      id_6
  );
endmodule
