// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module arp_server_subnet_top_process_arp_pkg_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        arpDataIn_internal_dout,
        arpDataIn_internal_num_data_valid,
        arpDataIn_internal_fifo_cap,
        arpDataIn_internal_empty_n,
        arpDataIn_internal_read,
        myIpAddress_dout,
        myIpAddress_num_data_valid,
        myIpAddress_fifo_cap,
        myIpAddress_empty_n,
        myIpAddress_read,
        myIpAddress_c_din,
        myIpAddress_c_num_data_valid,
        myIpAddress_c_fifo_cap,
        myIpAddress_c_full_n,
        myIpAddress_c_write,
        arpTableInsertFifo_din,
        arpTableInsertFifo_num_data_valid,
        arpTableInsertFifo_fifo_cap,
        arpTableInsertFifo_full_n,
        arpTableInsertFifo_write,
        arpReplyMetaFifo_din,
        arpReplyMetaFifo_num_data_valid,
        arpReplyMetaFifo_fifo_cap,
        arpReplyMetaFifo_full_n,
        arpReplyMetaFifo_write,
        regRequestCount,
        regRequestCount_ap_vld,
        regReplyCount,
        regReplyCount_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] arpDataIn_internal_dout;
input  [1:0] arpDataIn_internal_num_data_valid;
input  [1:0] arpDataIn_internal_fifo_cap;
input   arpDataIn_internal_empty_n;
output   arpDataIn_internal_read;
input  [31:0] myIpAddress_dout;
input  [2:0] myIpAddress_num_data_valid;
input  [2:0] myIpAddress_fifo_cap;
input   myIpAddress_empty_n;
output   myIpAddress_read;
output  [31:0] myIpAddress_c_din;
input  [1:0] myIpAddress_c_num_data_valid;
input  [1:0] myIpAddress_c_fifo_cap;
input   myIpAddress_c_full_n;
output   myIpAddress_c_write;
output  [80:0] arpTableInsertFifo_din;
input  [2:0] arpTableInsertFifo_num_data_valid;
input  [2:0] arpTableInsertFifo_fifo_cap;
input   arpTableInsertFifo_full_n;
output   arpTableInsertFifo_write;
output  [127:0] arpReplyMetaFifo_din;
input  [2:0] arpReplyMetaFifo_num_data_valid;
input  [2:0] arpReplyMetaFifo_fifo_cap;
input   arpReplyMetaFifo_full_n;
output   arpReplyMetaFifo_write;
output  [15:0] regRequestCount;
output   regRequestCount_ap_vld;
output  [15:0] regReplyCount;
output   regReplyCount_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg arpDataIn_internal_read;
reg myIpAddress_read;
reg myIpAddress_c_write;
reg arpTableInsertFifo_write;
reg arpReplyMetaFifo_write;
reg[15:0] regRequestCount;
reg regRequestCount_ap_vld;
reg[15:0] regReplyCount;
reg regReplyCount_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_132_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] tmp_i_reg_515;
reg   [0:0] tmp_i_reg_515_pp0_iter2_reg;
reg   [0:0] tmp_last_V_reg_525;
reg   [0:0] tmp_last_V_reg_525_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_reg_542;
reg   [15:0] tmp_7_i5_reg_546;
reg    ap_predicate_op73_write_state4;
reg    ap_predicate_op80_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] header_ready;
reg   [15:0] header_idx;
reg   [335:0] header_header_V;
reg   [15:0] pag_requestCounter_V;
reg   [15:0] pag_replyCounter_V;
reg    myIpAddress_blk_n;
wire    ap_block_pp0_stage0;
reg    myIpAddress_c_blk_n;
reg    arpDataIn_internal_blk_n;
reg    arpReplyMetaFifo_blk_n;
reg    arpTableInsertFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_i_reg_515_pp0_iter1_reg;
reg   [1023:0] arpDataIn_internal_read_reg_519;
wire   [0:0] tmp_last_V_fu_254_p3;
reg   [0:0] tmp_last_V_reg_525_pp0_iter1_reg;
wire   [335:0] p_Result_s_fu_368_p2;
wire   [0:0] header_ready_load_load_fu_262_p1;
wire   [0:0] icmp_ln1065_fu_409_p2;
wire   [15:0] tmp_7_i5_fu_415_p4;
reg   [31:0] tmp_3_i7_reg_550;
reg   [47:0] tmp_4_i_reg_555;
reg   [47:0] tmp_8_i6_reg_560;
reg   [79:0] tmp_2_i_reg_565;
reg   [0:0] ap_phi_mux_header_ready_flag_0_i_phi_fu_191_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_188;
reg   [15:0] ap_phi_mux_header_idx_new_0_i_phi_fu_202_p4;
wire   [15:0] add_ln67_fu_380_p2;
wire   [15:0] ap_phi_reg_pp0_iter1_header_idx_new_0_i_reg_199;
reg   [0:0] ap_phi_mux_header_ready_flag_1_i_phi_fu_213_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_header_ready_flag_1_i_reg_209;
reg   [0:0] ap_phi_reg_pp0_iter1_header_ready_flag_1_i_reg_209;
reg   [0:0] ap_phi_mux_header_ready_new_1_i_phi_fu_225_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_header_ready_new_1_i_reg_221;
reg   [0:0] ap_phi_reg_pp0_iter1_header_ready_new_1_i_reg_221;
reg   [15:0] ap_phi_mux_header_idx_new_1_i_phi_fu_237_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_header_idx_new_1_i_reg_233;
reg   [15:0] ap_phi_reg_pp0_iter1_header_idx_new_1_i_reg_233;
wire   [335:0] ap_phi_reg_pp0_iter0_p_Val2_1_reg_245;
reg   [335:0] ap_phi_reg_pp0_iter1_p_Val2_1_reg_245;
reg   [335:0] ap_phi_reg_pp0_iter2_p_Val2_1_reg_245;
wire   [15:0] add_ln886_fu_502_p2;
wire   [15:0] add_ln886_1_fu_478_p2;
reg    ap_block_pp0_stage0_01001;
reg   [15:0] regReplyCount_preg;
reg   [15:0] regRequestCount_preg;
wire   [24:0] shl_ln_fu_274_p3;
wire   [0:0] trunc_ln414_fu_291_p1;
wire   [0:0] icmp_ln414_fu_285_p2;
wire   [335:0] st_fu_294_p3;
wire   [335:0] tmp_1_fu_282_p1;
wire   [335:0] select_ln414_fu_302_p3;
reg   [335:0] tmp_fu_310_p4;
wire   [335:0] select_ln414_2_fu_328_p3;
wire   [335:0] select_ln414_3_fu_336_p3;
wire   [335:0] or_ln414_fu_344_p2;
wire   [335:0] select_ln414_1_fu_320_p3;
wire   [335:0] xor_ln414_fu_350_p2;
wire   [335:0] and_ln414_fu_356_p2;
wire   [335:0] and_ln414_1_fu_362_p2;
wire   [31:0] tmp_6_i4_fu_399_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_223;
reg    ap_condition_212;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 header_ready = 1'd0;
#0 header_idx = 16'd0;
#0 header_header_V = 336'd22969770278074827527357335424865723297445183488;
#0 pag_requestCounter_V = 16'd0;
#0 pag_replyCounter_V = 16'd0;
#0 regReplyCount_preg = 16'd0;
#0 regRequestCount_preg = 16'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        regReplyCount_preg <= 16'd0;
    end else begin
        if (((tmp_7_i5_reg_546 == 16'd512) & (icmp_ln1065_reg_542 == 1'd1) & (tmp_last_V_reg_525_pp0_iter2_reg == 1'd1) & (tmp_i_reg_515_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
            regReplyCount_preg <= add_ln886_1_fu_478_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        regRequestCount_preg <= 16'd0;
    end else begin
        if (((tmp_7_i5_reg_546 == 16'd256) & (icmp_ln1065_reg_542 == 1'd1) & (tmp_last_V_reg_525_pp0_iter2_reg == 1'd1) & (tmp_i_reg_515_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
            regRequestCount_preg <= add_ln886_fu_502_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_223)) begin
        if (((tmp_i_nbreadreq_fu_132_p3 == 1'd1) & (tmp_last_V_fu_254_p3 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_header_idx_new_1_i_reg_233 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_header_idx_new_1_i_reg_233 <= ap_phi_reg_pp0_iter0_header_idx_new_1_i_reg_233;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_223)) begin
        if (((tmp_i_nbreadreq_fu_132_p3 == 1'd1) & (tmp_last_V_fu_254_p3 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_header_ready_flag_1_i_reg_209 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_header_ready_flag_1_i_reg_209 <= ap_phi_reg_pp0_iter0_header_ready_flag_1_i_reg_209;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_223)) begin
        if (((tmp_i_nbreadreq_fu_132_p3 == 1'd1) & (tmp_last_V_fu_254_p3 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_header_ready_new_1_i_reg_221 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_header_ready_new_1_i_reg_221 <= ap_phi_reg_pp0_iter0_header_ready_new_1_i_reg_221;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_212)) begin
        if (((tmp_i_reg_515 == 1'd1) & (header_ready_load_load_fu_262_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_p_Val2_1_reg_245 <= p_Result_s_fu_368_p2;
        end else if (((tmp_i_reg_515 == 1'd1) & (header_ready_load_load_fu_262_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_p_Val2_1_reg_245 <= header_header_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_1_reg_245 <= ap_phi_reg_pp0_iter1_p_Val2_1_reg_245;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_p_Val2_1_reg_245 <= ap_phi_reg_pp0_iter0_p_Val2_1_reg_245;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_132_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        arpDataIn_internal_read_reg_519 <= arpDataIn_internal_dout;
        tmp_last_V_reg_525 <= arpDataIn_internal_dout[1024'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_515 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (header_ready_load_load_fu_262_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        header_header_V <= p_Result_s_fu_368_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_515 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_header_ready_flag_1_i_phi_fu_213_p4 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        header_idx <= ap_phi_mux_header_idx_new_1_i_phi_fu_237_p4;
        header_ready <= ap_phi_mux_header_ready_new_1_i_phi_fu_225_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_last_V_reg_525_pp0_iter1_reg == 1'd1) & (tmp_i_reg_515_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1065_reg_542 <= icmp_ln1065_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_i5_reg_546 == 16'd512) & (icmp_ln1065_reg_542 == 1'd1) & (tmp_last_V_reg_525_pp0_iter2_reg == 1'd1) & (tmp_i_reg_515_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pag_replyCounter_V <= add_ln886_1_fu_478_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_i5_reg_546 == 16'd256) & (icmp_ln1065_reg_542 == 1'd1) & (tmp_last_V_reg_525_pp0_iter2_reg == 1'd1) & (tmp_i_reg_515_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pag_requestCounter_V <= add_ln886_fu_502_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_i5_fu_415_p4 == 16'd256) & (icmp_ln1065_fu_409_p2 == 1'd1) & (tmp_last_V_reg_525_pp0_iter1_reg == 1'd1) & (tmp_i_reg_515_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2_i_reg_565 <= {{ap_phi_reg_pp0_iter2_p_Val2_1_reg_245[255:176]}};
        tmp_8_i6_reg_560 <= {{ap_phi_reg_pp0_iter2_p_Val2_1_reg_245[95:48]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_i5_fu_415_p4 == 16'd512) & (icmp_ln1065_fu_409_p2 == 1'd1) & (tmp_last_V_reg_525_pp0_iter1_reg == 1'd1) & (tmp_i_reg_515_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_3_i7_reg_550 <= {{ap_phi_reg_pp0_iter2_p_Val2_1_reg_245[255:224]}};
        tmp_4_i_reg_555 <= {{ap_phi_reg_pp0_iter2_p_Val2_1_reg_245[223:176]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1065_fu_409_p2 == 1'd1) & (tmp_last_V_reg_525_pp0_iter1_reg == 1'd1) & (tmp_i_reg_515_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_7_i5_reg_546 <= {{ap_phi_reg_pp0_iter2_p_Val2_1_reg_245[175:160]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_515 <= tmp_i_nbreadreq_fu_132_p3;
        tmp_i_reg_515_pp0_iter1_reg <= tmp_i_reg_515;
        tmp_last_V_reg_525_pp0_iter1_reg <= tmp_last_V_reg_525;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp_i_reg_515_pp0_iter2_reg <= tmp_i_reg_515_pp0_iter1_reg;
        tmp_last_V_reg_525_pp0_iter2_reg <= tmp_last_V_reg_525_pp0_iter1_reg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_515 == 1'd1) & (header_ready_load_load_fu_262_p1 == 1'd0))) begin
        ap_phi_mux_header_idx_new_0_i_phi_fu_202_p4 = add_ln67_fu_380_p2;
    end else begin
        ap_phi_mux_header_idx_new_0_i_phi_fu_202_p4 = ap_phi_reg_pp0_iter1_header_idx_new_0_i_reg_199;
    end
end

always @ (*) begin
    if (((tmp_last_V_reg_525 == 1'd0) & (tmp_i_reg_515 == 1'd1))) begin
        ap_phi_mux_header_idx_new_1_i_phi_fu_237_p4 = ap_phi_mux_header_idx_new_0_i_phi_fu_202_p4;
    end else begin
        ap_phi_mux_header_idx_new_1_i_phi_fu_237_p4 = ap_phi_reg_pp0_iter1_header_idx_new_1_i_reg_233;
    end
end

always @ (*) begin
    if ((tmp_i_reg_515 == 1'd1)) begin
        if ((header_ready_load_load_fu_262_p1 == 1'd0)) begin
            ap_phi_mux_header_ready_flag_0_i_phi_fu_191_p4 = 1'd1;
        end else if ((header_ready_load_load_fu_262_p1 == 1'd1)) begin
            ap_phi_mux_header_ready_flag_0_i_phi_fu_191_p4 = 1'd0;
        end else begin
            ap_phi_mux_header_ready_flag_0_i_phi_fu_191_p4 = ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_188;
        end
    end else begin
        ap_phi_mux_header_ready_flag_0_i_phi_fu_191_p4 = ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_188;
    end
end

always @ (*) begin
    if (((tmp_last_V_reg_525 == 1'd0) & (tmp_i_reg_515 == 1'd1))) begin
        ap_phi_mux_header_ready_flag_1_i_phi_fu_213_p4 = ap_phi_mux_header_ready_flag_0_i_phi_fu_191_p4;
    end else begin
        ap_phi_mux_header_ready_flag_1_i_phi_fu_213_p4 = ap_phi_reg_pp0_iter1_header_ready_flag_1_i_reg_209;
    end
end

always @ (*) begin
    if (((tmp_last_V_reg_525 == 1'd0) & (tmp_i_reg_515 == 1'd1))) begin
        ap_phi_mux_header_ready_new_1_i_phi_fu_225_p4 = 1'd1;
    end else begin
        ap_phi_mux_header_ready_new_1_i_phi_fu_225_p4 = ap_phi_reg_pp0_iter1_header_ready_new_1_i_reg_221;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_132_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        arpDataIn_internal_blk_n = arpDataIn_internal_empty_n;
    end else begin
        arpDataIn_internal_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_132_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        arpDataIn_internal_read = 1'b1;
    end else begin
        arpDataIn_internal_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op80_write_state4 == 1'b1))) begin
        arpReplyMetaFifo_blk_n = arpReplyMetaFifo_full_n;
    end else begin
        arpReplyMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op80_write_state4 == 1'b1))) begin
        arpReplyMetaFifo_write = 1'b1;
    end else begin
        arpReplyMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op73_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        arpTableInsertFifo_blk_n = arpTableInsertFifo_full_n;
    end else begin
        arpTableInsertFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op73_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        arpTableInsertFifo_write = 1'b1;
    end else begin
        arpTableInsertFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        myIpAddress_blk_n = myIpAddress_empty_n;
    end else begin
        myIpAddress_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        myIpAddress_c_blk_n = myIpAddress_c_full_n;
    end else begin
        myIpAddress_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        myIpAddress_c_write = 1'b1;
    end else begin
        myIpAddress_c_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        myIpAddress_read = 1'b1;
    end else begin
        myIpAddress_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_7_i5_reg_546 == 16'd512) & (icmp_ln1065_reg_542 == 1'd1) & (tmp_last_V_reg_525_pp0_iter2_reg == 1'd1) & (tmp_i_reg_515_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        regReplyCount = add_ln886_1_fu_478_p2;
    end else begin
        regReplyCount = regReplyCount_preg;
    end
end

always @ (*) begin
    if (((tmp_7_i5_reg_546 == 16'd512) & (icmp_ln1065_reg_542 == 1'd1) & (tmp_last_V_reg_525_pp0_iter2_reg == 1'd1) & (tmp_i_reg_515_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        regReplyCount_ap_vld = 1'b1;
    end else begin
        regReplyCount_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_7_i5_reg_546 == 16'd256) & (icmp_ln1065_reg_542 == 1'd1) & (tmp_last_V_reg_525_pp0_iter2_reg == 1'd1) & (tmp_i_reg_515_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        regRequestCount = add_ln886_fu_502_p2;
    end else begin
        regRequestCount = regRequestCount_preg;
    end
end

always @ (*) begin
    if (((tmp_7_i5_reg_546 == 16'd256) & (icmp_ln1065_reg_542 == 1'd1) & (tmp_last_V_reg_525_pp0_iter2_reg == 1'd1) & (tmp_i_reg_515_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        regRequestCount_ap_vld = 1'b1;
    end else begin
        regRequestCount_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln67_fu_380_p2 = (header_idx + 16'd1);

assign add_ln886_1_fu_478_p2 = (pag_replyCounter_V + 16'd1);

assign add_ln886_fu_502_p2 = (pag_requestCounter_V + 16'd1);

assign and_ln414_1_fu_362_p2 = (xor_ln414_fu_350_p2 & select_ln414_1_fu_320_p3);

assign and_ln414_fu_356_p2 = (or_ln414_fu_344_p2 & header_header_V);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((myIpAddress_c_full_n == 1'b0) | (myIpAddress_empty_n == 1'b0))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_132_p3 == 1'd1) & (arpDataIn_internal_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op73_write_state4 == 1'b1) & (arpTableInsertFifo_full_n == 1'b0)) | ((ap_predicate_op80_write_state4 == 1'b1) & (arpReplyMetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((myIpAddress_c_full_n == 1'b0) | (myIpAddress_empty_n == 1'b0))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_132_p3 == 1'd1) & (arpDataIn_internal_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op73_write_state4 == 1'b1) & (arpTableInsertFifo_full_n == 1'b0)) | ((ap_predicate_op80_write_state4 == 1'b1) & (arpReplyMetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((myIpAddress_c_full_n == 1'b0) | (myIpAddress_empty_n == 1'b0))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_132_p3 == 1'd1) & (arpDataIn_internal_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op73_write_state4 == 1'b1) & (arpTableInsertFifo_full_n == 1'b0)) | ((ap_predicate_op80_write_state4 == 1'b1) & (arpReplyMetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_132_p3 == 1'd1) & (arpDataIn_internal_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((myIpAddress_c_full_n == 1'b0) | (myIpAddress_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((ap_predicate_op73_write_state4 == 1'b1) & (arpTableInsertFifo_full_n == 1'b0)) | ((ap_predicate_op80_write_state4 == 1'b1) & (arpReplyMetaFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_212 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_223 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_header_idx_new_1_i_reg_233 = 'bx;

assign ap_phi_reg_pp0_iter0_header_ready_flag_1_i_reg_209 = 'bx;

assign ap_phi_reg_pp0_iter0_header_ready_new_1_i_reg_221 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_1_reg_245 = 'bx;

assign ap_phi_reg_pp0_iter1_header_idx_new_0_i_reg_199 = 'bx;

assign ap_phi_reg_pp0_iter1_header_ready_flag_0_i_reg_188 = 'bx;

always @ (*) begin
    ap_predicate_op73_write_state4 = ((tmp_7_i5_reg_546 == 16'd512) & (icmp_ln1065_reg_542 == 1'd1) & (tmp_last_V_reg_525_pp0_iter2_reg == 1'd1) & (tmp_i_reg_515_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op80_write_state4 = ((tmp_7_i5_reg_546 == 16'd256) & (icmp_ln1065_reg_542 == 1'd1) & (tmp_last_V_reg_525_pp0_iter2_reg == 1'd1) & (tmp_i_reg_515_pp0_iter2_reg == 1'd1));
end

assign arpReplyMetaFifo_din = {{tmp_2_i_reg_565}, {tmp_8_i6_reg_560}};

assign arpTableInsertFifo_din = {{{{1'd1}, {tmp_4_i_reg_555}}}, {tmp_3_i7_reg_550}};

assign header_ready_load_load_fu_262_p1 = header_ready;

assign icmp_ln1065_fu_409_p2 = ((tmp_6_i4_fu_399_p4 == myIpAddress_dout) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_285_p2 = ((shl_ln_fu_274_p3 > 25'd335) ? 1'b1 : 1'b0);

assign myIpAddress_c_din = myIpAddress_dout;

assign or_ln414_fu_344_p2 = (select_ln414_3_fu_336_p3 | select_ln414_2_fu_328_p3);

assign p_Result_s_fu_368_p2 = (and_ln414_fu_356_p2 | and_ln414_1_fu_362_p2);

assign select_ln414_1_fu_320_p3 = ((icmp_ln414_fu_285_p2[0:0] == 1'b1) ? tmp_fu_310_p4 : tmp_1_fu_282_p1);

assign select_ln414_2_fu_328_p3 = ((icmp_ln414_fu_285_p2[0:0] == 1'b1) ? 336'd69992023193056381579920071267763883691301421788582797965624659405118495974380029543152421664737722367 : 336'd0);

assign select_ln414_3_fu_336_p3 = ((icmp_ln414_fu_285_p2[0:0] == 1'b1) ? 336'd139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444734 : 336'd0);

assign select_ln414_fu_302_p3 = ((icmp_ln414_fu_285_p2[0:0] == 1'b1) ? st_fu_294_p3 : tmp_1_fu_282_p1);

assign shl_ln_fu_274_p3 = {{header_idx}, {9'd0}};

assign st_fu_294_p3 = {{trunc_ln414_fu_291_p1}, {335'd0}};

assign tmp_1_fu_282_p1 = arpDataIn_internal_read_reg_519[335:0];

assign tmp_6_i4_fu_399_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_1_reg_245[335:304]}};

assign tmp_7_i5_fu_415_p4 = {{ap_phi_reg_pp0_iter2_p_Val2_1_reg_245[175:160]}};

integer ap_tvar_int_0;

always @ (select_ln414_fu_302_p3) begin
    for (ap_tvar_int_0 = 336 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 335 - 0) begin
            tmp_fu_310_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_fu_310_p4[ap_tvar_int_0] = select_ln414_fu_302_p3[335 - ap_tvar_int_0];
        end
    end
end

assign tmp_i_nbreadreq_fu_132_p3 = arpDataIn_internal_empty_n;

assign tmp_last_V_fu_254_p3 = arpDataIn_internal_dout[1024'd576];

assign trunc_ln414_fu_291_p1 = arpDataIn_internal_read_reg_519[0:0];

assign xor_ln414_fu_350_p2 = (or_ln414_fu_344_p2 ^ 336'd139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735);

endmodule //arp_server_subnet_top_process_arp_pkg_512_s
