{:input (genetic.representation/genetic-representation "../tmp3/58115.31D8DA15.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_5, wire1_6);\n  wire \\:missing_edge ;\n  input wire0_5;\n  wire wire0_5;\n  output wire1_6;\n  wire wire1_6;\n  wire wire2;\n  wire wire3;\n  wire wire4;\n  wire wire5_6;\n  assign wire5_6 = 2'h1 >> wire0_5;\n  assign wire2 = 1'h0;\n  assign wire3 = 1'h1;\n  assign wire4 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_6 = wire5_6;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/7FB5FB95.v:3.1-19.10\" *)\nmodule postsynth(wire0_5, wire1_6);\n  (* src = \"/dev/shm/fuzzmount37B880B5/7FB5FB95.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7FB5FB95.v:5.9-5.16\" *)\n  input wire0_5;\n  wire wire0_5;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7FB5FB95.v:7.10-7.17\" *)\n  output wire1_6;\n  wire wire1_6;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7FB5FB95.v:9.8-9.13\" *)\n  wire wire2;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7FB5FB95.v:10.8-10.13\" *)\n  wire wire3;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7FB5FB95.v:11.8-11.13\" *)\n  wire wire4;\n  (* src = \"/dev/shm/fuzzmount37B880B5/7FB5FB95.v:12.8-12.15\" *)\n  wire wire5_6;\n  assign wire1_6 = ~wire0_5;\n  assign \\:missing_edge  = 1'h0;\n  assign wire2 = 1'h0;\n  assign wire3 = 1'h1;\n  assign wire4 = 1'h0;\n  assign wire5_6 = wire1_6;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}