<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <title>Computer System Organization – Mindmap (CST207)</title>
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <style>
    :root {
      --bg: #020715;
      --bg-alt: #050b1f;
      --card: #0f172a;
      --accent1: #38bdf8; /* Unit 1 */
      --accent2: #22c55e; /* Unit 2 */
      --accent3: #eab308; /* Unit 3 */
      --accent4: #f97316; /* Unit 4 */
      --accent5: #a855f7; /* Unit 5 */
      --text-main: #e5e7eb;
      --text-muted: #9ca3af;
      --border-soft: rgba(148, 163, 184, 0.35);
      --radius-lg: 18px;
      --shadow-soft: 0 18px 40px rgba(0, 0, 0, 0.6);
    }

    * {
      box-sizing: border-box;
      margin: 0;
      padding: 0;
    }

    body {
      font-family: system-ui, -apple-system, BlinkMacSystemFont, "Segoe UI", sans-serif;
      background:
        radial-gradient(circle at top left, #1d4ed8 0, transparent 45%),
        radial-gradient(circle at bottom right, #0f766e 0, transparent 55%),
        linear-gradient(135deg, #020617, #020715);
      color: var(--text-main);
      padding: 24px 16px 32px;
      min-height: 100vh;
    }

    .page {
      max-width: 1200px;
      margin: 0 auto;
    }

    header {
      text-align: center;
      margin-bottom: 20px;
    }

    header h1 {
      font-size: 2rem;
      text-transform: uppercase;
      letter-spacing: 0.08em;
      margin-bottom: 6px;
    }

    header p {
      font-size: 0.9rem;
      color: var(--text-muted);
    }

    .mindmap-shell {
      position: relative;
      background: radial-gradient(circle at 0 0, rgba(56, 189, 248, 0.12), transparent 55%),
                  radial-gradient(circle at 100% 100%, rgba(168, 85, 247, 0.12), transparent 55%),
                  linear-gradient(145deg, rgba(15, 23, 42, 0.98), rgba(15, 23, 55, 0.96));
      border-radius: 26px;
      padding: 22px 18px 26px;
      border: 1px solid rgba(148, 163, 184, 0.4);
      box-shadow: var(--shadow-soft);
      overflow: hidden;
    }

    .top-bar {
      display: flex;
      justify-content: space-between;
      align-items: center;
      gap: 12px;
      margin-bottom: 14px;
      flex-wrap: wrap;
    }

    .badge {
      font-size: 0.75rem;
      padding: 4px 10px;
      border-radius: 999px;
      background: rgba(15, 118, 110, 0.18);
      border: 1px solid rgba(45, 212, 191, 0.4);
      color: #a5f3fc;
    }

    .controls {
      display: flex;
      gap: 8px;
      flex-wrap: wrap;
    }

    .controls button {
      border-radius: 999px;
      border: 1px solid rgba(148, 163, 184, 0.5);
      background: rgba(15, 23, 42, 0.4);
      color: var(--text-main);
      font-size: 0.75rem;
      padding: 5px 11px;
      cursor: pointer;
      backdrop-filter: blur(6px);
      transition: background 0.18s, transform 0.1s, box-shadow 0.18s;
    }

    .controls button:hover {
      background: rgba(30, 64, 175, 0.7);
      transform: translateY(-1px);
      box-shadow: 0 8px 20px rgba(15, 23, 42, 0.7);
    }

    .central-node {
      margin: 6px auto 20px;
      width: 260px;
      max-width: 100%;
      text-align: center;
      position: relative;
    }

    .central-node-inner {
      border-radius: 999px;
      padding: 18px 16px 16px;
      border: 1px solid rgba(148, 163, 184, 0.7);
      background:
        radial-gradient(circle at 20% 0, rgba(248, 250, 252, 0.18), transparent 55%),
        linear-gradient(145deg, #020617, #020617);
      box-shadow: 0 10px 30px rgba(15, 23, 42, 0.85);
    }

    .central-node h2 {
      font-size: 1.05rem;
      letter-spacing: 0.06em;
      text-transform: uppercase;
      margin-bottom: 6px;
    }

    .central-node p {
      font-size: 0.8rem;
      color: var(--text-muted);
      line-height: 1.4;
    }

    .central-node-footer {
      margin-top: 8px;
      font-size: 0.72rem;
      color: rgba(148, 163, 184, 0.95);
      text-transform: uppercase;
      letter-spacing: 0.09em;
    }

    /* Radial map layout */
    .unit-ring {
      margin-top: 6px;
      display: grid;
      grid-template-columns: repeat(2, minmax(0, 1fr));
      gap: 14px;
    }

    @media (max-width: 900px) {
      .unit-ring {
        grid-template-columns: 1fr;
      }
    }

    .unit-card {
      position: relative;
      background: var(--card);
      border-radius: var(--radius-lg);
      padding: 14px 13px 11px;
      border: 1px solid rgba(148, 163, 184, 0.55);
      overflow: hidden;
      isolation: isolate;
    }

    .unit-card::before {
      content: "";
      position: absolute;
      inset: -40%;
      opacity: 0.22;
      mix-blend-mode: screen;
      pointer-events: none;
    }

    .unit-1 { border-top: 3px solid var(--accent1); }
    .unit-1::before {
      background: radial-gradient(circle, rgba(56, 189, 248, 0.4), transparent 60%);
    }

    .unit-2 { border-top: 3px solid var(--accent2); }
    .unit-2::before {
      background: radial-gradient(circle, rgba(34, 197, 94, 0.4), transparent 60%);
    }

    .unit-3 { border-top: 3px solid var(--accent3); }
    .unit-3::before {
      background: radial-gradient(circle, rgba(234, 179, 8, 0.4), transparent 60%);
    }

    .unit-4 { border-top: 3px solid var(--accent4); }
    .unit-4::before {
      background: radial-gradient(circle, rgba(249, 115, 22, 0.4), transparent 60%);
    }

    .unit-5 {
      border-top: 3px solid var(--accent5);
      grid-column: 1 / -1;
    }
    .unit-5::before {
      background: radial-gradient(circle, rgba(168, 85, 247, 0.4), transparent 60%);
    }

    .unit-header {
      display: flex;
      justify-content: space-between;
      align-items: center;
      gap: 6px;
      margin-bottom: 6px;
      position: relative;
      z-index: 1;
    }

    .unit-title {
      font-size: 0.88rem;
      text-transform: uppercase;
      letter-spacing: 0.06em;
      font-weight: 600;
    }

    .unit-chip {
      font-size: 0.7rem;
      padding: 3px 8px;
      border-radius: 999px;
      border: 1px solid rgba(148, 163, 184, 0.7);
      background: rgba(15, 23, 42, 0.8);
      color: var(--text-muted);
      white-space: nowrap;
    }

    .unit-summary {
      position: relative;
      z-index: 1;
      font-size: 0.8rem;
      color: var(--text-muted);
      margin-bottom: 5px;
    }

    details {
      position: relative;
      z-index: 1;
      margin-top: 3px;
    }

    details + details {
      margin-top: 1px;
    }

    details > summary {
      list-style: none;
      cursor: pointer;
      font-size: 0.8rem;
      padding: 2px 0;
      display: flex;
      align-items: center;
      gap: 6px;
      color: var(--text-main);
    }

    details > summary::-webkit-details-marker {
      display: none;
    }

    .twisty {
      width: 10px;
      height: 10px;
      border-radius: 3px;
      border: 1px solid rgba(148, 163, 184, 0.85);
      font-size: 0.55rem;
      display: inline-flex;
      align-items: center;
      justify-content: center;
      transform: rotate(0deg);
      transition: transform 0.16s ease-out;
    }

    details[open] .twisty {
      transform: rotate(90deg);
    }

    .topic-list {
      margin-left: 18px;
      margin-bottom: 5px;
    }

    .topic-list li {
      font-size: 0.78rem;
      color: var(--text-muted);
      line-height: 1.4;
      margin-bottom: 2px;
    }

    .pill-row {
      margin-top: 5px;
      display: flex;
      flex-wrap: wrap;
      gap: 4px;
      position: relative;
      z-index: 1;
    }

    .pill {
      font-size: 0.7rem;
      padding: 2px 8px;
      border-radius: 999px;
      border: 1px solid rgba(148, 163, 184, 0.5);
      background: rgba(15, 23, 42, 0.85);
      color: var(--text-muted);
    }

    /* Definitions section */

    .definitions-section {
      margin-top: 24px;
      background: rgba(15, 23, 42, 0.86);
      border-radius: 18px;
      border: 1px solid rgba(148, 163, 184, 0.6);
      padding: 14px 13px 14px;
    }

    .definitions-header {
      display: flex;
      justify-content: space-between;
      align-items: baseline;
      gap: 8px;
      margin-bottom: 10px;
      flex-wrap: wrap;
    }

    .definitions-header h3 {
      font-size: 0.92rem;
      text-transform: uppercase;
      letter-spacing: 0.08em;
    }

    .definitions-header span {
      font-size: 0.72rem;
      color: var(--text-muted);
    }

    .definitions-grid {
      display: grid;
      grid-template-columns: repeat(2, minmax(0, 1fr));
      gap: 8px 16px;
    }

    @media (max-width: 800px) {
      .definitions-grid {
        grid-template-columns: 1fr;
      }
    }

    .definition-item {
      font-size: 0.78rem;
      color: var(--text-muted);
      line-height: 1.4;
    }

    .definition-item strong {
      color: var(--text-main);
      font-weight: 600;
    }

    footer {
      margin-top: 14px;
      text-align: center;
      font-size: 0.75rem;
      color: var(--text-muted);
    }
  </style>
</head>
<body>
  <div class="page">
    <header>
      <h1>Computer System Organization – Mindmap</h1>
      <p>Created by SK SAHIL (Freelancer, Tutor) · 3rd Semester CST · Micro-ops · Microprocessors · Assembly · Memory</p>
    </header>

    <main class="mindmap-shell">
      <div class="top-bar">
        <div class="badge">Exam Revision · All 5 Units · Theory (60 hrs)</div>
        <div class="controls">
          <button id="expandAll">Expand All Units</button>
          <button id="collapseAll">Collapse All Units</button>
        </div>
      </div>

      <section class="central-node">
        <div class="central-node-inner">
          <h2>Computer System Organization</h2>
          <p>
            How a computer works internally: functional units, instruction execution,
            arithmetic, control, microprocessors, memory, and interfacing.
          </p>
        </div>
        <div class="central-node-footer">
          CST207 · WB SCTE&VE – Diploma CST
        </div>
      </section>

      <!-- Unit Ring -->
      <section class="unit-ring">
        <!-- Unit 1 -->
        <article class="unit-card unit-1">
          <div class="unit-header">
            <div class="unit-title">Unit 1 · Structure & Micro-operations</div>
            <div class="unit-chip">6 Hours · Basics</div>
          </div>
          <p class="unit-summary">
            Functional view of a computer, Von Neumann model, data representation,
            and internal register-level operations.
          </p>

          <details>
            <summary><span class="twisty">▶</span> Computer Functional Units & Architecture</summary>
            <ul class="topic-list">
              <li>Input, Output, Memory, Arithmetic-Logic Unit (ALU), Control Unit (CU).</li>
              <li>Von Neumann architecture: single memory for code & data, stored-program concept.</li>
              <li>Bus structures: data, address, control buses; single-bus vs multiple-bus organization.</li>
              <li>Basic operational concepts: instruction fetch, decode, execute cycle.</li>
            </ul>
          </details>

          <details>
            <summary><span class="twisty">▶</span> Data Representation & Error Codes</summary>
            <ul class="topic-list">
              <li>Fixed-point representation: sign-and-magnitude, 1's complement, 2's complement.</li>
              <li>Floating-point representation: sign, exponent, mantissa; range and precision idea.</li>
              <li>Error detecting codes: parity bits, simple check codes (conceptual overview).</li>
            </ul>
          </details>

          <details>
            <summary><span class="twisty">▶</span> Register Transfer & Micro-operations</summary>
            <ul class="topic-list">
              <li>Register transfer notation: R1 ← R2, conditional transfers, control signals.</li>
              <li>Memory transfers: Read (MAR, MDR), Write cycles, bus-oriented transfers.</li>
              <li>Arithmetic micro-operations: add, increment, decrement, clear, complement.</li>
              <li>Logic micro-operations: AND, OR, XOR, NOT on register contents.</li>
              <li>Shift micro-operations: logical, arithmetic, circular shifts.</li>
              <li>Arithmetic-logic-shift unit (ALSU): combining arithmetic, logic, and shifting.</li>
            </ul>
          </details>

          <div class="pill-row">
            <span class="pill">Von Neumann</span>
            <span class="pill">Buses</span>
            <span class="pill">Fixed vs Floating</span>
            <span class="pill">Parity</span>
            <span class="pill">Micro-ops</span>
          </div>
        </article>

        <!-- Unit 2 -->
        <article class="unit-card unit-2">
          <div class="unit-header">
            <div class="unit-title">Unit 2 · Control, Arithmetic & Pipelining</div>
            <div class="unit-chip">20 Hours · Core Logic</div>
          </div>
          <p class="unit-summary">
            How the control unit is built, how arithmetic is done in hardware, and how instructions are pipelined.
          </p>

          <details>
            <summary><span class="twisty">▶</span> Microprogrammed Control Unit</summary>
            <ul class="topic-list">
              <li>Control signals and the need for control unit.</li>
              <li>Control memory: microinstructions and microprograms.</li>
              <li>Address sequencing: next-address generation, branch in microprograms.</li>
              <li>Design ideas of a microprogrammed control unit vs hardwired control (concept only).</li>
            </ul>
          </details>

          <details>
            <summary><span class="twisty">▶</span> Computer Arithmetic</summary>
            <ul class="topic-list">
              <li>Addition & subtraction using 2’s complement adder/subtractor.</li>
              <li>Multiplication algorithms: shift-and-add, Booth’s idea (concept).</li>
              <li>Division algorithms: restoring / non-restoring division (concept).</li>
              <li>Floating-point arithmetic: add, subtract, multiply, normalize, and rounding issues.</li>
            </ul>
          </details>

          <details>
            <summary><span class="twisty">▶</span> Pipelining & Advanced Processing</summary>
            <ul class="topic-list">
              <li>Concept of pipeline: breaking computation into stages, throughput vs latency.</li>
              <li>Arithmetic pipeline: example of pipelined floating-point operations.</li>
              <li>Instruction pipeline: stages (Fetch, Decode, Execute, Memory, Write-back) and hazards.</li>
              <li>RISC pipeline: simple fixed-length instructions, load-store design.</li>
              <li>Vector processing: single instruction on multiple data elements.</li>
              <li>Array processors: many processing elements working in parallel.</li>
            </ul>
          </details>

          <div class="pill-row">
            <span class="pill">Control Memory</span>
            <span class="pill">Microinstructions</span>
            <span class="pill">FP Arithmetic</span>
            <span class="pill">Instruction Pipeline</span>
            <span class="pill">RISC</span>
            <span class="pill">Vector/Array</span>
          </div>
        </article>

        <!-- Unit 3 -->
        <article class="unit-card unit-3">
          <div class="unit-header">
            <div class="unit-title">Unit 3 · Microprocessor Architecture</div>
            <div class="unit-chip">10 Hours · 8086 Focus</div>
          </div>
          <p class="unit-summary">
            Generic instruction set ideas, then detailed view of the Intel 8086 microprocessor.
          </p>

          <details>
            <summary><span class="twisty">▶</span> Instruction Set & Design Principles</summary>
            <ul class="topic-list">
              <li>Instruction set: types of instructions (data transfer, arithmetic, logic, branch, I/O).</li>
              <li>Programmer’s view: registers, memory model, addressing modes.</li>
              <li>Design principles: simplicity, regularity, orthogonality, trade-off between hardware and software.</li>
            </ul>
          </details>

          <details>
            <summary><span class="twisty">▶</span> Intel 8086 Architecture Overview</summary>
            <ul class="topic-list">
              <li>Block diagram: Bus Interface Unit (BIU) and Execution Unit (EU).</li>
              <li>Pin functions: basic idea of control, address, and data pins.</li>
              <li>Register structure: general purpose, segment, index, pointer, flag registers.</li>
              <li>Segmentation: code, data, stack segments; logical vs physical address (segment:offset).</li>
              <li>Interrupt mechanism: hardware & software interrupts, interrupt vector table concept.</li>
              <li>Addressing modes: immediate, register, direct, indirect, indexed, based-indexed, with displacement.</li>
              <li>Instruction groups: data transfer, arithmetic, logic, control transfer, string instructions.</li>
            </ul>
          </details>

          <div class="pill-row">
            <span class="pill">Instruction Set</span>
            <span class="pill">8086 BIU/EU</span>
            <span class="pill">Segmentation</span>
            <span class="pill">Interrupts</span>
            <span class="pill">Addressing Modes</span>
          </div>
        </article>

        <!-- Unit 4 -->
        <article class="unit-card unit-4">
          <div class="unit-header">
            <div class="unit-title">Unit 4 · Assembly Language Programming</div>
            <div class="unit-chip">9 Hours · Coding</div>
          </div>
          <p class="unit-summary">
            Writing, understanding, and organizing assembly programs for 8086-style processors.
          </p>

          <details>
            <summary><span class="twisty">▶</span> Basic Assembly Programs</summary>
            <ul class="topic-list">
              <li>Structure of an assembly program: data, code segments, labels.</li>
              <li>Logical instructions: AND, OR, XOR, shift, rotate operations.</li>
              <li>Branch instructions: conditional and unconditional jumps.</li>
              <li>Call and return instructions: subroutine calls and stack usage.</li>
            </ul>
          </details>

          <details>
            <summary><span class="twisty">▶</span> Algorithmic Examples</summary>
            <ul class="topic-list">
              <li>Sorting small arrays (e.g., bubble sort) using assembly loops.</li>
              <li>Evaluating arithmetic expressions using registers and stack.</li>
              <li>String manipulation: move, compare, scan, repeat prefixes.</li>
            </ul>
          </details>

          <details>
            <summary><span class="twisty">▶</span> Directives, Procedures & Macros</summary>
            <ul class="topic-list">
              <li>Assembler directives: defining data, reserving storage, segment declarations.</li>
              <li>Procedures: modularizing programs, passing parameters via stack or registers.</li>
              <li>Macros: text substitution, writing and using simple macros.</li>
            </ul>
          </details>

          <div class="pill-row">
            <span class="pill">Logical / Branch</span>
            <span class="pill">Call & Return</span>
            <span class="pill">Sorting</span>
            <span class="pill">Strings</span>
            <span class="pill">Directives</span>
            <span class="pill">Procedures</span>
            <span class="pill">Macros</span>
          </div>
        </article>

        <!-- Unit 5 -->
        <article class="unit-card unit-5">
          <div class="unit-header">
            <div class="unit-title">Unit 5 · Memory & Digital Interfacing</div>
            <div class="unit-chip">15 Hours · System Level</div>
          </div>
          <p class="unit-summary">
            Memory hierarchy, cache and virtual memory, and how the processor talks to RAM, ROM, and peripherals.
          </p>

          <details>
            <summary><span class="twisty">▶</span> Addressing & Memory Interfacing</summary>
            <ul class="topic-list">
              <li>Address lines and decoding: selecting memory chips using decoders.</li>
              <li>Interfacing RAM: mapping blocks of addresses to RAM devices.</li>
              <li>Interfacing ROM / EPROM: read-only storage for firmware, chip selection.</li>
              <li>Timing and control signals for memory read/write cycles (concept level).</li>
            </ul>
          </details>

          <details>
            <summary><span class="twisty">▶</span> Programmable Peripheral Interface</summary>
            <ul class="topic-list">
              <li>Need for parallel/serial I/O ports between CPU and external devices.</li>
              <li>Programmable peripheral interface (PPI) concept: configurable I/O lines.</li>
              <li>Basic idea of control word and I/O modes (no deep register detail required).</li>
            </ul>
          </details>

          <details>
            <summary><span class="twisty">▶</span> Cache Memory</summary>
            <ul class="topic-list">
              <li>Motivation: bridging CPU–main memory speed gap.</li>
              <li>Cache mapping techniques: direct-mapped, associative, set-associative (overview).</li>
              <li>Hit and miss, hit ratio, miss penalty – effect on performance.</li>
            </ul>
          </details>

          <details>
            <summary><span class="twisty">▶</span> Virtual Memory & TLB</summary>
            <ul class="topic-list">
              <li>Concept of virtual address vs physical address.</li>
              <li>Page table: translating virtual pages to physical frames.</li>
              <li>TLB (Translation Lookaside Buffer): speeding up address translation.</li>
              <li>Demand paging idea and locality (concept only for exam).</li>
            </ul>
          </details>

          <div class="pill-row">
            <span class="pill">Address Decoding</span>
            <span class="pill">RAM/ROM/EPROM</span>
            <span class="pill">PPI</span>
            <span class="pill">Cache Mapping</span>
            <span class="pill">Hit Ratio</span>
            <span class="pill">Virtual Memory</span>
            <span class="pill">TLB</span>
          </div>
        </article>
      </section>

      <!-- Concise Definitions Section -->
      <section class="definitions-section">
        <div class="definitions-header">
          <h3>Concise Definitions – CSO Quick Revision</h3>
          <span>Use these lines directly in short answers or as opening lines in 6-mark questions.</span>
        </div>

        <div class="definitions-grid">
          <div class="definition-item">
            <strong>Functional Units:</strong> Logical blocks (Input, Output, Memory, ALU, Control) that cooperate to execute instructions in a computer.
          </div>
          <div class="definition-item">
            <strong>Von Neumann Architecture:</strong> Stored-program model where instructions and data share the same memory and buses.
          </div>
          <div class="definition-item">
            <strong>Bus:</strong> Common set of lines used to transfer data, addresses, or control signals between components.
          </div>
          <div class="definition-item">
            <strong>Register Transfer:</strong> Operation that copies or moves data from one register to another under control signals.
          </div>
          <div class="definition-item">
            <strong>Micro-operation:</strong> Simple operation performed on the data stored in registers (arithmetic, logic, or shift).
          </div>
          <div class="definition-item">
            <strong>Fixed-Point Representation:</strong> Integer format where binary point is assumed at a fixed position in the number.
          </div>
          <div class="definition-item">
            <strong>Floating-Point Representation:</strong> Real-number format using sign, exponent, and mantissa to represent a wide range of values.
          </div>
          <div class="definition-item">
            <strong>Error Detecting Code:</strong> Extra bits added to data (e.g. parity) so that transmission or storage errors can be detected.
          </div>
          <div class="definition-item">
            <strong>Control Unit:</strong> Part of CPU that generates control signals to sequence and synchronize all operations.
          </div>
          <div class="definition-item">
            <strong>Microprogrammed Control:</strong> Technique where control signals are generated by executing microinstructions stored in control memory.
          </div>
          <div class="definition-item">
            <strong>Pipeline:</strong> Arrangement of processing stages so that different parts of several instructions are executed in parallel.
          </div>
          <div class="definition-item">
            <strong>Instruction Pipeline:</strong> Sequence of stages (fetch, decode, execute, etc.) used to overlap execution of multiple instructions.
          </div>
          <div class="definition-item">
            <strong>RISC:</strong> Reduced Instruction Set Computer; uses a small, simple, and fast instruction set with load-store architecture.
          </div>
          <div class="definition-item">
            <strong>Instruction Set:</strong> Complete collection of operations that a processor can execute.
          </div>
          <div class="definition-item">
            <strong>Addressing Mode:</strong> Rule that specifies how to compute the effective address of an operand in an instruction.
          </div>
          <div class="definition-item">
            <strong>Segmentation (8086):</strong> Memory management scheme that divides memory into logical segments like code, data, and stack.
          </div>
          <div class="definition-item">
            <strong>Interrupt:</strong> Event that temporarily halts normal program flow so that the CPU can service an urgent request.
          </div>
          <div class="definition-item">
            <strong>Assembly Language:</strong> Low-level language where each statement corresponds closely to a machine instruction.
          </div>
          <div class="definition-item">
            <strong>Assembler Directive:</strong> Instruction to the assembler (not to the CPU) for defining data, segments, or other settings.
          </div>
          <div class="definition-item">
            <strong>Procedure (Subroutine):</strong> Named block of instructions that performs a specific task and can be called from multiple places.
          </div>
          <div class="definition-item">
            <strong>Macro:</strong> Named sequence of instructions expanded inline by the assembler during translation.
          </div>
          <div class="definition-item">
            <strong>Address Decoding:</strong> Hardware process of using address lines to select a particular memory or I/O device.
          </div>
          <div class="definition-item">
            <strong>Cache Memory:</strong> Small, fast memory placed between CPU and main memory to reduce average access time.
          </div>
          <div class="definition-item">
            <strong>Hit Ratio:</strong> Fraction of memory accesses that are served by the cache; higher hit ratio means better performance.
          </div>
          <div class="definition-item">
            <strong>Virtual Memory:</strong> Technique that gives an illusion of large main memory by using secondary storage as backing store.
          </div>
          <div class="definition-item">
            <strong>Page Table:</strong> Data structure that maps virtual page numbers to physical frame numbers.
          </div>
          <div class="definition-item">
            <strong>TLB (Translation Lookaside Buffer):</strong> Small associative memory that caches recent page-table entries to speed up address translation.
          </div>
        </div>
      </section>

      <footer>
        CSO Mindmap – Use this single page to revise all units of CST207 before the semester exam.
      </footer>
    </main>
  </div>

  <script>
    const expandAllBtn = document.getElementById("expandAll");
    const collapseAllBtn = document.getElementById("collapseAll");
    const allDetails = Array.from(document.querySelectorAll("details"));

    if (expandAllBtn && collapseAllBtn) {
      expandAllBtn.addEventListener("click", () => {
        allDetails.forEach(d => d.open = true);
      });

      collapseAllBtn.addEventListener("click", () => {
        allDetails.forEach(d => d.open = false);
      });
    }
  </script>
</body>
</html>
