Analysis & Synthesis report for DE10_Replica1
Tue Feb 10 13:39:35 2026
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Feb 10 13:39:35 2026               ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; DE10_Replica1                                   ;
; Top-level Entity Name              ; DE10_Replica1                                   ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
; UFM blocks                         ; N/A until Partition Merge                       ;
; ADC blocks                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; DE10_Replica1      ; DE10_Replica1      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 24                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Tue Feb 10 13:39:28 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Replica1 -c DE10_Replica1
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/mx65.vhd
    Info (12022): Found design unit 1: mx65-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd Line: 28
    Info (12023): Found entity 1: mx65 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd Line: 14
Info (12021): Found 2 design units, including 0 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_pack.vhd
    Info (12022): Found design unit 1: T65_Pack File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_Pack.vhd Line: 55
    Info (12022): Found design unit 2: T65_Pack-body File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_Pack.vhd Line: 154
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_mcode.vhd
    Info (12022): Found design unit 1: T65_MCode-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_MCode.vhd Line: 94
    Info (12023): Found entity 1: T65_MCode File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_MCode.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_alu.vhd
    Info (12022): Found design unit 1: T65_ALU-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_ALU.vhd Line: 70
    Info (12023): Found entity 1: T65_ALU File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_ALU.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65.vhd
    Info (12022): Found design unit 1: T65-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65.vhd Line: 166
    Info (12023): Found entity 1: T65 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65.vhd Line: 134
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_t65.vhd
    Info (12022): Found design unit 1: CPU_T65-T65_impl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_T65.vhd Line: 41
    Info (12023): Found entity 1: CPU_T65 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_T65.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu65xx.vhd
    Info (12022): Found design unit 1: cpu65xx-fast File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu65xx.vhd Line: 70
    Info (12023): Found entity 1: cpu65xx File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu65xx.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_65xx.vhd
    Info (12022): Found design unit 1: CPU_65XX-CPU65XX_impl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_65XX.vhd Line: 44
    Info (12023): Found entity 1: CPU_65XX File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_65XX.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_mx65.vhd
    Info (12022): Found design unit 1: CPU_MX65-MX65_impl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd Line: 43
    Info (12023): Found entity 1: CPU_MX65 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file hexto7seg.vhd
    Info (12022): Found design unit 1: hexto7seg-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/hexto7seg.vhd Line: 12
    Info (12023): Found entity 1: hexto7seg File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/hexto7seg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu68.vhd
    Info (12022): Found design unit 1: cpu68-CPU_ARCH File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu68.vhd Line: 86
    Info (12023): Found entity 1: cpu68 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu68.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd
    Info (12022): Found design unit 1: pia_uart-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd Line: 33
    Info (12023): Found entity 1: pia_uart File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/aci/aci.vhd
    Info (12022): Found design unit 1: aci-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/aci/aci.vhd Line: 17
    Info (12023): Found entity 1: aci File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/aci/aci.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_8k.vhd
    Info (12022): Found design unit 1: ram_8k-SYN File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd Line: 55
    Info (12023): Found entity 1: ram_8k File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_6800.vhd
    Info (12022): Found design unit 1: CPU_6800-MC6800_impl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6800.vhd Line: 44
    Info (12023): Found entity 1: CPU_6800 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6800.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file ram_de10.vhd
    Info (12022): Found design unit 1: RAM_DE10-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/RAM_DE10.vhd Line: 19
    Info (12023): Found entity 1: RAM_DE10 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/RAM_DE10.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon68.vhd
    Info (12022): Found design unit 1: WOZMON68-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON68.vhd Line: 14
    Info (12023): Found entity 1: WOZMON68 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON68.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon65.vhd
    Info (12022): Found design unit 1: WOZMON65-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd Line: 14
    Info (12023): Found entity 1: WOZMON65 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozaci.vhd
    Info (12022): Found design unit 1: WOZACI-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZACI.vhd Line: 14
    Info (12023): Found entity 1: WOZACI File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZACI.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/basic.vhd
    Info (12022): Found design unit 1: BASIC-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/BASIC.vhd Line: 14
    Info (12023): Found entity 1: BASIC File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/BASIC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/core/replica1_core.vhd
    Info (12022): Found design unit 1: Replica1_CORE-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 47
    Info (12023): Found entity 1: Replica1_CORE File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd
    Info (12022): Found design unit 1: fractional_clock_divider-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd Line: 18
    Info (12023): Found entity 1: fractional_clock_divider File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/clock_divider.vhd
    Info (12022): Found design unit 1: clock_divider-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock_divider.vhd Line: 14
    Info (12023): Found entity 1: clock_divider File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock_divider.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd
    Info (12022): Found design unit 1: prog_clock_divider-Behavioral File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd Line: 15
    Info (12023): Found entity 1: prog_clock_divider File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/nor_gate.vhd
    Info (12022): Found design unit 1: nor_gate-Behavioral File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/nor_gate.vhd Line: 12
    Info (12023): Found entity 1: nor_gate File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/nor_gate.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/spi-master.vhd
    Info (12022): Found design unit 1: spi_master-behavioral File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/spi-master.vhd Line: 25
    Info (12023): Found entity 1: spi_master File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/spi-master.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/debug_clock_button.vhd
    Info (12022): Found design unit 1: debug_clock_button-Behavioral File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/debug_clock_button.vhd Line: 13
    Info (12023): Found entity 1: debug_clock_button File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/debug_clock_button.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd
    Info (12022): Found design unit 1: simple_clock_switch-Behavioral File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd Line: 28
    Info (12023): Found entity 1: simple_clock_switch File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd
    Info (12022): Found design unit 1: mspi_iface-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd Line: 22
    Info (12023): Found entity 1: mspi_iface File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd
    Info (12022): Found design unit 1: simple_timer-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd Line: 18
    Info (12023): Found entity 1: simple_timer File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd
    Info (12022): Found design unit 1: uart_send-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd Line: 21
    Info (12023): Found entity 1: uart_send File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd
    Info (12022): Found design unit 1: uart_receive-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd Line: 20
    Info (12023): Found entity 1: uart_receive File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file de10_replica1.vhd
    Info (12022): Found design unit 1: DE10_Replica1-top File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 62
    Info (12023): Found entity 1: DE10_Replica1 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file main_clock.vhd
    Info (12022): Found design unit 1: main_clock-SYN File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd Line: 56
    Info (12023): Found entity 1: main_clock File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon69.vhd
    Info (12022): Found design unit 1: WOZMON69-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON69.vhd Line: 14
    Info (12023): Found entity 1: WOZMON69 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON69.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu09.vhd
    Info (12022): Found design unit 1: cpu09-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu09.vhd Line: 213
    Info (12023): Found entity 1: cpu09 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu09.vhd Line: 196
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_6809.vhd
    Info (12022): Found design unit 1: CPU_6809-MC6809_impl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6809.vhd Line: 44
    Info (12023): Found entity 1: CPU_6809 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6809.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/mon6809.vhd
    Info (12022): Found design unit 1: MON6809-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/MON6809.vhd Line: 14
    Info (12023): Found entity 1: MON6809 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/MON6809.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd
    Info (12022): Found design unit 1: sram_sdram_bridge-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd Line: 39
    Info (12023): Found entity 1: sram_sdram_bridge File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/clock6809e.vhd
    Info (12022): Found design unit 1: clock6809e-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock6809e.vhd Line: 14
    Info (12023): Found entity 1: clock6809e File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock6809e.vhd Line: 7
Info (15248): File "//wsl.localhost/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd" is a duplicate of already analyzed file "//wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file //wsl.localhost/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/m6809_clock_gen.vhd
    Info (12022): Found design unit 1: M6809_Clock_Gen-Behavioral File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/M6809_Clock_Gen.vhd Line: 15
    Info (12023): Found entity 1: M6809_Clock_Gen File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/M6809_Clock_Gen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/r65c02.vhd
    Info (12022): Found design unit 1: R65C02-Behavioral File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/R65C02.vhd Line: 51
    Info (12023): Found entity 1: R65C02 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/R65C02.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_r65c02.vhd
    Info (12022): Found design unit 1: CPU_R65C02-CPU_R65C02_impl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_R65C02.vhd Line: 38
    Info (12023): Found entity 1: CPU_R65C02 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_R65C02.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd
    Info (12022): Found design unit 1: cpu_clock_gen-Behavioral File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd Line: 16
    Info (12023): Found entity 1: cpu_clock_gen File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file zz.vhd
    Info (12022): Found design unit 1: zz-SYN File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/zz.vhd Line: 56
    Info (12023): Found entity 1: zz File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/zz.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sdram_controller-20260210-1300.vhd
    Info (12022): Found design unit 1: sdram_controller-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller-20260210-1300.vhd Line: 56
    Info (12023): Found entity 1: sdram_controller File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller-20260210-1300.vhd Line: 9
Error (10309): VHDL Interface Declaration error in sdram_controller-20260210-1300.vhd(263): interface object "ack" of mode out cannot be read. Change object mode to buffer. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller-20260210-1300.vhd Line: 263
Error (10309): VHDL Interface Declaration error in sdram_controller-20260210-1300.vhd(264): interface object "ready" of mode out cannot be read. Change object mode to buffer. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller-20260210-1300.vhd Line: 264
Error (10309): VHDL Interface Declaration error in sdram_controller-20260210-1300.vhd(265): interface object "dout" of mode out cannot be read. Change object mode to buffer. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller-20260210-1300.vhd Line: 265
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings
    Error: Peak virtual memory: 4833 megabytes
    Error: Processing ended: Tue Feb 10 13:39:35 2026
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:09


