

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_73_5'
================================================================
* Date:           Fri May 10 15:04:28 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_7 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.890 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_5  |        6|        6|         2|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1735|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    48|       0|     958|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      99|    -|
|Register         |        -|     -|     566|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    48|     566|    2792|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U158  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U159  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U160  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U161  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U162  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U163  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U164  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U165  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U166  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U167  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U168  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U169  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_15_4_32_1_1_U170       |mux_15_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_15_4_32_1_1_U171       |mux_15_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U174       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U175       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U176       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U177       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U178       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U179       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U180       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U181       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_6_3_32_1_1_U173        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_7_3_32_1_1_U172        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|  48|  0| 958|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln73_fu_672_p2         |         +|   0|  0|  12|           4|           2|
    |add_ln86_fu_741_p2         |         +|   0|  0|  71|          64|          64|
    |add_ln87_10_fu_1355_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln87_1_fu_1005_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln87_2_fu_1048_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln87_3_fu_1054_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln87_4_fu_1130_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln87_5_fu_1136_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln87_6_fu_1211_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln87_7_fu_1217_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln87_8_fu_1297_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln87_9_fu_1303_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln87_fu_999_p2         |         +|   0|  0|  64|          64|          64|
    |empty_fu_522_p2            |         +|   0|  0|  12|           4|           4|
    |sub_ln83_1_fu_1226_p2      |         -|   0|  0|  12|           4|           4|
    |sub_ln83_3_fu_628_p2       |         -|   0|  0|  10|           3|           3|
    |sub_ln83_fu_644_p2         |         -|   0|  0|  10|           3|           3|
    |tmp_11_fu_1318_p17         |         -|   0|  0|  12|           4|           4|
    |tmp_2_fu_753_p7            |         -|   0|  0|  10|           3|           3|
    |tmp_3_fu_780_p17           |         -|   0|  0|  12|           3|           4|
    |tmp_4_fu_827_p17           |         -|   0|  0|  12|           4|           4|
    |tmp_5_fu_874_p17           |         -|   0|  0|  12|           4|           4|
    |tmp_6_fu_921_p17           |         -|   0|  0|  12|           4|           4|
    |and_ln87_1_fu_993_p2       |       and|   0|  0|  64|          64|          64|
    |and_ln87_2_fu_1029_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln87_3_fu_1042_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln87_4_fu_1111_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln87_5_fu_1124_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln87_6_fu_1192_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln87_7_fu_1205_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln87_8_fu_1278_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln87_9_fu_1291_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln87_fu_980_p2         |       and|   0|  0|  64|          64|          64|
    |icmp_ln73_fu_516_p2        |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln86_1_fu_817_p2      |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln86_2_fu_864_p2      |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln86_3_fu_911_p2      |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln86_4_fu_958_p2      |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln86_fu_770_p2        |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln87_1_fu_618_p2      |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln87_2_fu_634_p2      |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln87_3_fu_660_p2      |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln87_4_fu_666_p2      |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln87_fu_604_p2        |      icmp|   0|  0|  10|           3|           2|
    |select_ln87_10_fu_1270_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln87_11_fu_1284_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln87_1_fu_972_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln87_2_fu_986_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln87_3_fu_610_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln87_4_fu_1021_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln87_5_fu_1035_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln87_6_fu_1103_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln87_7_fu_1117_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln87_8_fu_1184_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln87_9_fu_1198_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln87_fu_1011_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |tmp_1_fu_722_p8            |       xor|   0|  0|   3|           3|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1735|        1505|        1540|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add239232_fu_148         |   9|          2|   64|        128|
    |add239_1238_fu_160       |   9|          2|   64|        128|
    |add239_141234_fu_152     |   9|          2|   64|        128|
    |add239_1_1240_fu_164     |   9|          2|   64|        128|
    |add239_1_2242_fu_168     |   9|          2|   64|        128|
    |add239_2244_fu_172       |   9|          2|   64|        128|
    |add239_273236_fu_156     |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_176                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         22|  458|        916|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add239232_fu_148         |  64|   0|   64|          0|
    |add239_1238_fu_160       |  64|   0|   64|          0|
    |add239_141234_fu_152     |  64|   0|   64|          0|
    |add239_1_1240_fu_164     |  64|   0|   64|          0|
    |add239_1_2242_fu_168     |  64|   0|   64|          0|
    |add239_2244_fu_172       |  64|   0|   64|          0|
    |add239_273236_fu_156     |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |conv60_cast_reg_1591     |  32|   0|   64|         32|
    |i_1_reg_1596             |   4|   0|    4|          0|
    |i_fu_176                 |   4|   0|    4|          0|
    |icmp_ln87_1_reg_1629     |   1|   0|    1|          0|
    |icmp_ln87_2_reg_1639     |   1|   0|    1|          0|
    |icmp_ln87_3_reg_1649     |   1|   0|    1|          0|
    |icmp_ln87_4_reg_1655     |   1|   0|    1|          0|
    |icmp_ln87_reg_1623       |   1|   0|    1|          0|
    |sub_ln83_3_reg_1634      |   3|   0|    3|          0|
    |sub_ln83_reg_1644        |   3|   0|    3|          0|
    |tmp_7_reg_1618           |  32|   0|   32|          0|
    |tmp_s_reg_1613           |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 566|   0|  598|         32|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_73_5|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_73_5|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_73_5|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_73_5|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_73_5|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_73_5|  return value|
|add75_2261_reload         |   in|   64|     ap_none|              add75_2261_reload|        scalar|
|add75_1_2260_reload       |   in|   64|     ap_none|            add75_1_2260_reload|        scalar|
|add75_1_1259_reload       |   in|   64|     ap_none|            add75_1_1259_reload|        scalar|
|add75_1258_reload         |   in|   64|     ap_none|              add75_1258_reload|        scalar|
|add75_2171257_reload      |   in|   64|     ap_none|           add75_2171257_reload|        scalar|
|add75_1104256_reload      |   in|   64|     ap_none|           add75_1104256_reload|        scalar|
|add75255_reload           |   in|   64|     ap_none|                add75255_reload|        scalar|
|arg1_r_9_reload           |   in|   32|     ap_none|                arg1_r_9_reload|        scalar|
|arg1_r_10_reload          |   in|   32|     ap_none|               arg1_r_10_reload|        scalar|
|arg1_r_11_reload          |   in|   32|     ap_none|               arg1_r_11_reload|        scalar|
|arg1_r_12_reload          |   in|   32|     ap_none|               arg1_r_12_reload|        scalar|
|arg1_r_13_reload          |   in|   32|     ap_none|               arg1_r_13_reload|        scalar|
|arg1_r_14_reload          |   in|   32|     ap_none|               arg1_r_14_reload|        scalar|
|arg2_r_reload             |   in|   32|     ap_none|                  arg2_r_reload|        scalar|
|arg2_r_1_reload           |   in|   32|     ap_none|                arg2_r_1_reload|        scalar|
|arg2_r_2_reload           |   in|   32|     ap_none|                arg2_r_2_reload|        scalar|
|arg2_r_3_reload           |   in|   32|     ap_none|                arg2_r_3_reload|        scalar|
|arg2_r_4_reload           |   in|   32|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_5_reload           |   in|   32|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_15_reload          |   in|   32|     ap_none|               arg2_r_15_reload|        scalar|
|arg2_r_14_reload          |   in|   32|     ap_none|               arg2_r_14_reload|        scalar|
|arg2_r_13_reload          |   in|   32|     ap_none|               arg2_r_13_reload|        scalar|
|arg2_r_12_reload          |   in|   32|     ap_none|               arg2_r_12_reload|        scalar|
|arg2_r_11_reload          |   in|   32|     ap_none|               arg2_r_11_reload|        scalar|
|arg1_r_1_reload           |   in|   32|     ap_none|                arg1_r_1_reload|        scalar|
|arg1_r_2_reload           |   in|   32|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_3_reload           |   in|   32|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_4_reload           |   in|   32|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_5_reload           |   in|   32|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_6_reload           |   in|   32|     ap_none|                arg1_r_6_reload|        scalar|
|conv60                    |   in|   32|     ap_none|                         conv60|        scalar|
|arg2_r_10_reload          |   in|   32|     ap_none|               arg2_r_10_reload|        scalar|
|add239_2244_out           |  out|   64|      ap_vld|                add239_2244_out|       pointer|
|add239_2244_out_ap_vld    |  out|    1|      ap_vld|                add239_2244_out|       pointer|
|add239_1_2242_out         |  out|   64|      ap_vld|              add239_1_2242_out|       pointer|
|add239_1_2242_out_ap_vld  |  out|    1|      ap_vld|              add239_1_2242_out|       pointer|
|add239_1_1240_out         |  out|   64|      ap_vld|              add239_1_1240_out|       pointer|
|add239_1_1240_out_ap_vld  |  out|    1|      ap_vld|              add239_1_1240_out|       pointer|
|add239_1238_out           |  out|   64|      ap_vld|                add239_1238_out|       pointer|
|add239_1238_out_ap_vld    |  out|    1|      ap_vld|                add239_1238_out|       pointer|
|add239_273236_out         |  out|   64|      ap_vld|              add239_273236_out|       pointer|
|add239_273236_out_ap_vld  |  out|    1|      ap_vld|              add239_273236_out|       pointer|
|add239_141234_out         |  out|   64|      ap_vld|              add239_141234_out|       pointer|
|add239_141234_out_ap_vld  |  out|    1|      ap_vld|              add239_141234_out|       pointer|
|add239232_out             |  out|   64|      ap_vld|                  add239232_out|       pointer|
|add239232_out_ap_vld      |  out|    1|      ap_vld|                  add239232_out|       pointer|
+--------------------------+-----+-----+------------+-------------------------------+--------------+

