digraph "CFG for 'add_range_pair' function" {
	label="CFG for 'add_range_pair' function";

	Node0x10b6ae0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = alloca i64, align 8\l  %4 = alloca i64, align 8\l  store i64 %0, i64* %3, align 8, !tbaa !753\l  call void @llvm.dbg.declare(metadata i64* %3, metadata !751, metadata\l... !DIExpression()), !dbg !757\l  store i64 %1, i64* %4, align 8, !tbaa !753\l  call void @llvm.dbg.declare(metadata i64* %4, metadata !752, metadata\l... !DIExpression()), !dbg !758\l  %5 = load i64, i64* @n_frp, align 8, !dbg !759, !tbaa !753\l  %6 = load i64, i64* @n_frp_allocated, align 8, !dbg !761, !tbaa !753\l  %7 = icmp eq i64 %5, %6, !dbg !762\l  br i1 %7, label %8, label %13, !dbg !763\l|{<s0>T|<s1>F}}"];
	Node0x10b6ae0:s0 -> Node0x10a1fe0;
	Node0x10b6ae0:s1 -> Node0x10a2030;
	Node0x10a1fe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%8:\l8:                                                \l  %9 = load %struct.field_range_pair*, %struct.field_range_pair** @frp, align\l... 8, !dbg !764, !tbaa !765\l  %10 = bitcast %struct.field_range_pair* %9 to i8*, !dbg !764\l  %11 = call nonnull i8* @x2nrealloc(i8* noundef %10, i64* noundef\l... @n_frp_allocated, i64 noundef 16), !dbg !764\l  %12 = bitcast i8* %11 to %struct.field_range_pair*, !dbg !764\l  store %struct.field_range_pair* %12, %struct.field_range_pair** @frp, align\l... 8, !dbg !767, !tbaa !765\l  br label %13, !dbg !768\l}"];
	Node0x10a1fe0 -> Node0x10a2030;
	Node0x10a2030 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%13:\l13:                                               \l  %14 = load i64, i64* %3, align 8, !dbg !769, !tbaa !753\l  %15 = load %struct.field_range_pair*, %struct.field_range_pair** @frp, align\l... 8, !dbg !770, !tbaa !765\l  %16 = load i64, i64* @n_frp, align 8, !dbg !771, !tbaa !753\l  %17 = getelementptr inbounds %struct.field_range_pair,\l... %struct.field_range_pair* %15, i64 %16, !dbg !770\l  %18 = getelementptr inbounds %struct.field_range_pair,\l... %struct.field_range_pair* %17, i32 0, i32 0, !dbg !772\l  store i64 %14, i64* %18, align 8, !dbg !773, !tbaa !774\l  %19 = load i64, i64* %4, align 8, !dbg !776, !tbaa !753\l  %20 = load %struct.field_range_pair*, %struct.field_range_pair** @frp, align\l... 8, !dbg !777, !tbaa !765\l  %21 = load i64, i64* @n_frp, align 8, !dbg !778, !tbaa !753\l  %22 = getelementptr inbounds %struct.field_range_pair,\l... %struct.field_range_pair* %20, i64 %21, !dbg !777\l  %23 = getelementptr inbounds %struct.field_range_pair,\l... %struct.field_range_pair* %22, i32 0, i32 1, !dbg !779\l  store i64 %19, i64* %23, align 8, !dbg !780, !tbaa !781\l  %24 = load i64, i64* @n_frp, align 8, !dbg !782, !tbaa !753\l  %25 = add i64 %24, 1, !dbg !782\l  store i64 %25, i64* @n_frp, align 8, !dbg !782, !tbaa !753\l  ret void, !dbg !783\l}"];
}
