
tp_actionneur_auto_appliquee.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd8c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f4  0800cf70  0800cf70  0001cf70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d564  0800d564  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800d564  0800d564  0001d564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d56c  0800d56c  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d56c  0800d56c  0001d56c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d570  0800d570  0001d570  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800d574  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005bc  200001ec  0800d760  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007a8  0800d760  000207a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c7b9  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003685  00000000  00000000  0003c9d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001660  00000000  00000000  00040060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014f8  00000000  00000000  000416c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002282c  00000000  00000000  00042bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018407  00000000  00000000  000653e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dcff8  00000000  00000000  0007d7eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015a7e3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007340  00000000  00000000  0015a838  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001ec 	.word	0x200001ec
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800cf54 	.word	0x0800cf54

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f0 	.word	0x200001f0
 800021c:	0800cf54 	.word	0x0800cf54

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a4 	b.w	8001038 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468c      	mov	ip, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	f040 8083 	bne.w	8000e8a <__udivmoddi4+0x116>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d947      	bls.n	8000e1a <__udivmoddi4+0xa6>
 8000d8a:	fab2 f282 	clz	r2, r2
 8000d8e:	b142      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d90:	f1c2 0020 	rsb	r0, r2, #32
 8000d94:	fa24 f000 	lsr.w	r0, r4, r0
 8000d98:	4091      	lsls	r1, r2
 8000d9a:	4097      	lsls	r7, r2
 8000d9c:	ea40 0c01 	orr.w	ip, r0, r1
 8000da0:	4094      	lsls	r4, r2
 8000da2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000da6:	0c23      	lsrs	r3, r4, #16
 8000da8:	fbbc f6f8 	udiv	r6, ip, r8
 8000dac:	fa1f fe87 	uxth.w	lr, r7
 8000db0:	fb08 c116 	mls	r1, r8, r6, ip
 8000db4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000db8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dbc:	4299      	cmp	r1, r3
 8000dbe:	d909      	bls.n	8000dd4 <__udivmoddi4+0x60>
 8000dc0:	18fb      	adds	r3, r7, r3
 8000dc2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dc6:	f080 8119 	bcs.w	8000ffc <__udivmoddi4+0x288>
 8000dca:	4299      	cmp	r1, r3
 8000dcc:	f240 8116 	bls.w	8000ffc <__udivmoddi4+0x288>
 8000dd0:	3e02      	subs	r6, #2
 8000dd2:	443b      	add	r3, r7
 8000dd4:	1a5b      	subs	r3, r3, r1
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ddc:	fb08 3310 	mls	r3, r8, r0, r3
 8000de0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de8:	45a6      	cmp	lr, r4
 8000dea:	d909      	bls.n	8000e00 <__udivmoddi4+0x8c>
 8000dec:	193c      	adds	r4, r7, r4
 8000dee:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df2:	f080 8105 	bcs.w	8001000 <__udivmoddi4+0x28c>
 8000df6:	45a6      	cmp	lr, r4
 8000df8:	f240 8102 	bls.w	8001000 <__udivmoddi4+0x28c>
 8000dfc:	3802      	subs	r0, #2
 8000dfe:	443c      	add	r4, r7
 8000e00:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e04:	eba4 040e 	sub.w	r4, r4, lr
 8000e08:	2600      	movs	r6, #0
 8000e0a:	b11d      	cbz	r5, 8000e14 <__udivmoddi4+0xa0>
 8000e0c:	40d4      	lsrs	r4, r2
 8000e0e:	2300      	movs	r3, #0
 8000e10:	e9c5 4300 	strd	r4, r3, [r5]
 8000e14:	4631      	mov	r1, r6
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	b902      	cbnz	r2, 8000e1e <__udivmoddi4+0xaa>
 8000e1c:	deff      	udf	#255	; 0xff
 8000e1e:	fab2 f282 	clz	r2, r2
 8000e22:	2a00      	cmp	r2, #0
 8000e24:	d150      	bne.n	8000ec8 <__udivmoddi4+0x154>
 8000e26:	1bcb      	subs	r3, r1, r7
 8000e28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e2c:	fa1f f887 	uxth.w	r8, r7
 8000e30:	2601      	movs	r6, #1
 8000e32:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e36:	0c21      	lsrs	r1, r4, #16
 8000e38:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e40:	fb08 f30c 	mul.w	r3, r8, ip
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d907      	bls.n	8000e58 <__udivmoddi4+0xe4>
 8000e48:	1879      	adds	r1, r7, r1
 8000e4a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0xe2>
 8000e50:	428b      	cmp	r3, r1
 8000e52:	f200 80e9 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e56:	4684      	mov	ip, r0
 8000e58:	1ac9      	subs	r1, r1, r3
 8000e5a:	b2a3      	uxth	r3, r4
 8000e5c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e60:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e64:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e68:	fb08 f800 	mul.w	r8, r8, r0
 8000e6c:	45a0      	cmp	r8, r4
 8000e6e:	d907      	bls.n	8000e80 <__udivmoddi4+0x10c>
 8000e70:	193c      	adds	r4, r7, r4
 8000e72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x10a>
 8000e78:	45a0      	cmp	r8, r4
 8000e7a:	f200 80d9 	bhi.w	8001030 <__udivmoddi4+0x2bc>
 8000e7e:	4618      	mov	r0, r3
 8000e80:	eba4 0408 	sub.w	r4, r4, r8
 8000e84:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e88:	e7bf      	b.n	8000e0a <__udivmoddi4+0x96>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d909      	bls.n	8000ea2 <__udivmoddi4+0x12e>
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	f000 80b1 	beq.w	8000ff6 <__udivmoddi4+0x282>
 8000e94:	2600      	movs	r6, #0
 8000e96:	e9c5 0100 	strd	r0, r1, [r5]
 8000e9a:	4630      	mov	r0, r6
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	fab3 f683 	clz	r6, r3
 8000ea6:	2e00      	cmp	r6, #0
 8000ea8:	d14a      	bne.n	8000f40 <__udivmoddi4+0x1cc>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d302      	bcc.n	8000eb4 <__udivmoddi4+0x140>
 8000eae:	4282      	cmp	r2, r0
 8000eb0:	f200 80b8 	bhi.w	8001024 <__udivmoddi4+0x2b0>
 8000eb4:	1a84      	subs	r4, r0, r2
 8000eb6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eba:	2001      	movs	r0, #1
 8000ebc:	468c      	mov	ip, r1
 8000ebe:	2d00      	cmp	r5, #0
 8000ec0:	d0a8      	beq.n	8000e14 <__udivmoddi4+0xa0>
 8000ec2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ec6:	e7a5      	b.n	8000e14 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ed0:	4097      	lsls	r7, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eda:	40d9      	lsrs	r1, r3
 8000edc:	4330      	orrs	r0, r6
 8000ede:	0c03      	lsrs	r3, r0, #16
 8000ee0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ee4:	fa1f f887 	uxth.w	r8, r7
 8000ee8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ef0:	fb06 f108 	mul.w	r1, r6, r8
 8000ef4:	4299      	cmp	r1, r3
 8000ef6:	fa04 f402 	lsl.w	r4, r4, r2
 8000efa:	d909      	bls.n	8000f10 <__udivmoddi4+0x19c>
 8000efc:	18fb      	adds	r3, r7, r3
 8000efe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f02:	f080 808d 	bcs.w	8001020 <__udivmoddi4+0x2ac>
 8000f06:	4299      	cmp	r1, r3
 8000f08:	f240 808a 	bls.w	8001020 <__udivmoddi4+0x2ac>
 8000f0c:	3e02      	subs	r6, #2
 8000f0e:	443b      	add	r3, r7
 8000f10:	1a5b      	subs	r3, r3, r1
 8000f12:	b281      	uxth	r1, r0
 8000f14:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f18:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f20:	fb00 f308 	mul.w	r3, r0, r8
 8000f24:	428b      	cmp	r3, r1
 8000f26:	d907      	bls.n	8000f38 <__udivmoddi4+0x1c4>
 8000f28:	1879      	adds	r1, r7, r1
 8000f2a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2e:	d273      	bcs.n	8001018 <__udivmoddi4+0x2a4>
 8000f30:	428b      	cmp	r3, r1
 8000f32:	d971      	bls.n	8001018 <__udivmoddi4+0x2a4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	4439      	add	r1, r7
 8000f38:	1acb      	subs	r3, r1, r3
 8000f3a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f3e:	e778      	b.n	8000e32 <__udivmoddi4+0xbe>
 8000f40:	f1c6 0c20 	rsb	ip, r6, #32
 8000f44:	fa03 f406 	lsl.w	r4, r3, r6
 8000f48:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f4c:	431c      	orrs	r4, r3
 8000f4e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f52:	fa01 f306 	lsl.w	r3, r1, r6
 8000f56:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f5a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f5e:	431f      	orrs	r7, r3
 8000f60:	0c3b      	lsrs	r3, r7, #16
 8000f62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f66:	fa1f f884 	uxth.w	r8, r4
 8000f6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f6e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f72:	fb09 fa08 	mul.w	sl, r9, r8
 8000f76:	458a      	cmp	sl, r1
 8000f78:	fa02 f206 	lsl.w	r2, r2, r6
 8000f7c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x220>
 8000f82:	1861      	adds	r1, r4, r1
 8000f84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f88:	d248      	bcs.n	800101c <__udivmoddi4+0x2a8>
 8000f8a:	458a      	cmp	sl, r1
 8000f8c:	d946      	bls.n	800101c <__udivmoddi4+0x2a8>
 8000f8e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f92:	4421      	add	r1, r4
 8000f94:	eba1 010a 	sub.w	r1, r1, sl
 8000f98:	b2bf      	uxth	r7, r7
 8000f9a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f9e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000fa2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000fa6:	fb00 f808 	mul.w	r8, r0, r8
 8000faa:	45b8      	cmp	r8, r7
 8000fac:	d907      	bls.n	8000fbe <__udivmoddi4+0x24a>
 8000fae:	19e7      	adds	r7, r4, r7
 8000fb0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fb4:	d22e      	bcs.n	8001014 <__udivmoddi4+0x2a0>
 8000fb6:	45b8      	cmp	r8, r7
 8000fb8:	d92c      	bls.n	8001014 <__udivmoddi4+0x2a0>
 8000fba:	3802      	subs	r0, #2
 8000fbc:	4427      	add	r7, r4
 8000fbe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fc2:	eba7 0708 	sub.w	r7, r7, r8
 8000fc6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fca:	454f      	cmp	r7, r9
 8000fcc:	46c6      	mov	lr, r8
 8000fce:	4649      	mov	r1, r9
 8000fd0:	d31a      	bcc.n	8001008 <__udivmoddi4+0x294>
 8000fd2:	d017      	beq.n	8001004 <__udivmoddi4+0x290>
 8000fd4:	b15d      	cbz	r5, 8000fee <__udivmoddi4+0x27a>
 8000fd6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fda:	eb67 0701 	sbc.w	r7, r7, r1
 8000fde:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fe2:	40f2      	lsrs	r2, r6
 8000fe4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fe8:	40f7      	lsrs	r7, r6
 8000fea:	e9c5 2700 	strd	r2, r7, [r5]
 8000fee:	2600      	movs	r6, #0
 8000ff0:	4631      	mov	r1, r6
 8000ff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e70b      	b.n	8000e14 <__udivmoddi4+0xa0>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e9      	b.n	8000dd4 <__udivmoddi4+0x60>
 8001000:	4618      	mov	r0, r3
 8001002:	e6fd      	b.n	8000e00 <__udivmoddi4+0x8c>
 8001004:	4543      	cmp	r3, r8
 8001006:	d2e5      	bcs.n	8000fd4 <__udivmoddi4+0x260>
 8001008:	ebb8 0e02 	subs.w	lr, r8, r2
 800100c:	eb69 0104 	sbc.w	r1, r9, r4
 8001010:	3801      	subs	r0, #1
 8001012:	e7df      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001014:	4608      	mov	r0, r1
 8001016:	e7d2      	b.n	8000fbe <__udivmoddi4+0x24a>
 8001018:	4660      	mov	r0, ip
 800101a:	e78d      	b.n	8000f38 <__udivmoddi4+0x1c4>
 800101c:	4681      	mov	r9, r0
 800101e:	e7b9      	b.n	8000f94 <__udivmoddi4+0x220>
 8001020:	4666      	mov	r6, ip
 8001022:	e775      	b.n	8000f10 <__udivmoddi4+0x19c>
 8001024:	4630      	mov	r0, r6
 8001026:	e74a      	b.n	8000ebe <__udivmoddi4+0x14a>
 8001028:	f1ac 0c02 	sub.w	ip, ip, #2
 800102c:	4439      	add	r1, r7
 800102e:	e713      	b.n	8000e58 <__udivmoddi4+0xe4>
 8001030:	3802      	subs	r0, #2
 8001032:	443c      	add	r4, r7
 8001034:	e724      	b.n	8000e80 <__udivmoddi4+0x10c>
 8001036:	bf00      	nop

08001038 <__aeabi_idiv0>:
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop

0800103c <__io_putchar>:
static int shell_func_list_size = 0;
static shell_func_t shell_func_list[_SHELL_FUNC_LIST_MAX_SIZE];

static int dataReady = 0;

int __io_putchar(int ch) {
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001044:	1d39      	adds	r1, r7, #4
 8001046:	f04f 33ff 	mov.w	r3, #4294967295
 800104a:	2201      	movs	r2, #1
 800104c:	4803      	ldr	r0, [pc, #12]	; (800105c <__io_putchar+0x20>)
 800104e:	f006 fa0a 	bl	8007466 <HAL_UART_Transmit>
	return ch;
 8001052:	687b      	ldr	r3, [r7, #4]
}
 8001054:	4618      	mov	r0, r3
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20000704 	.word	0x20000704

08001060 <uart_write>:
	HAL_UART_Receive(&UART_DEVICE, (uint8_t*)(&c), 1, 0xFFFFFFFF);

	return c;
}

int uart_write(char * s, uint16_t size) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	460b      	mov	r3, r1
 800106a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, 0xFFFF);
 800106c:	887a      	ldrh	r2, [r7, #2]
 800106e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001072:	6879      	ldr	r1, [r7, #4]
 8001074:	4803      	ldr	r0, [pc, #12]	; (8001084 <uart_write+0x24>)
 8001076:	f006 f9f6 	bl	8007466 <HAL_UART_Transmit>
	return size;
 800107a:	887b      	ldrh	r3, [r7, #2]
}
 800107c:	4618      	mov	r0, r3
 800107e:	3708      	adds	r7, #8
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000704 	.word	0x20000704

08001088 <sh_help>:

void uart_data_ready() {
	dataReady = 1;
}

int sh_help(int argc, char ** argv) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8001092:	2300      	movs	r3, #0
 8001094:	60fb      	str	r3, [r7, #12]
 8001096:	e019      	b.n	80010cc <sh_help+0x44>
		printf("%c %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 8001098:	4911      	ldr	r1, [pc, #68]	; (80010e0 <sh_help+0x58>)
 800109a:	68fa      	ldr	r2, [r7, #12]
 800109c:	4613      	mov	r3, r2
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	4413      	add	r3, r2
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	440b      	add	r3, r1
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	4618      	mov	r0, r3
 80010aa:	490d      	ldr	r1, [pc, #52]	; (80010e0 <sh_help+0x58>)
 80010ac:	68fa      	ldr	r2, [r7, #12]
 80010ae:	4613      	mov	r3, r2
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	4413      	add	r3, r2
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	440b      	add	r3, r1
 80010b8:	3308      	adds	r3, #8
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	461a      	mov	r2, r3
 80010be:	4601      	mov	r1, r0
 80010c0:	4808      	ldr	r0, [pc, #32]	; (80010e4 <sh_help+0x5c>)
 80010c2:	f008 facf 	bl	8009664 <iprintf>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	3301      	adds	r3, #1
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	4b06      	ldr	r3, [pc, #24]	; (80010e8 <sh_help+0x60>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	68fa      	ldr	r2, [r7, #12]
 80010d2:	429a      	cmp	r2, r3
 80010d4:	dbe0      	blt.n	8001098 <sh_help+0x10>
	}

	return 0;
 80010d6:	2300      	movs	r3, #0
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3710      	adds	r7, #16
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	20000238 	.word	0x20000238
 80010e4:	0800cf70 	.word	0x0800cf70
 80010e8:	20000234 	.word	0x20000234

080010ec <shell_init>:

void shell_init() {
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
	printf("\r\n\r\n===== Shell =====\r\n");
 80010f2:	480f      	ldr	r0, [pc, #60]	; (8001130 <shell_init+0x44>)
 80010f4:	f008 fb3c 	bl	8009770 <puts>
	HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)&c, 1);
 80010f8:	2201      	movs	r2, #1
 80010fa:	490e      	ldr	r1, [pc, #56]	; (8001134 <shell_init+0x48>)
 80010fc:	480e      	ldr	r0, [pc, #56]	; (8001138 <shell_init+0x4c>)
 80010fe:	f006 fa49 	bl	8007594 <HAL_UART_Receive_IT>
	//uart_write(prompt,sizeof(prompt));

	shell_add('h', sh_help, help);
 8001102:	4a0e      	ldr	r2, [pc, #56]	; (800113c <shell_init+0x50>)
 8001104:	490e      	ldr	r1, [pc, #56]	; (8001140 <shell_init+0x54>)
 8001106:	2068      	movs	r0, #104	; 0x68
 8001108:	f000 f81c 	bl	8001144 <shell_add>

	for (int i = 0 ; i < 3 ; i++) {
 800110c:	2300      	movs	r3, #0
 800110e:	607b      	str	r3, [r7, #4]
 8001110:	e005      	b.n	800111e <shell_init+0x32>

		HAL_Delay(200);
 8001112:	20c8      	movs	r0, #200	; 0xc8
 8001114:	f001 f9ea 	bl	80024ec <HAL_Delay>
	for (int i = 0 ; i < 3 ; i++) {
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	3301      	adds	r3, #1
 800111c:	607b      	str	r3, [r7, #4]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2b02      	cmp	r3, #2
 8001122:	ddf6      	ble.n	8001112 <shell_init+0x26>
	}
}
 8001124:	bf00      	nop
 8001126:	bf00      	nop
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	0800cf78 	.word	0x0800cf78
 8001134:	20000208 	.word	0x20000208
 8001138:	20000704 	.word	0x20000704
 800113c:	20000000 	.word	0x20000000
 8001140:	08001089 	.word	0x08001089

08001144 <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 8001144:	b480      	push	{r7}
 8001146:	b085      	sub	sp, #20
 8001148:	af00      	add	r7, sp, #0
 800114a:	4603      	mov	r3, r0
 800114c:	60b9      	str	r1, [r7, #8]
 800114e:	607a      	str	r2, [r7, #4]
 8001150:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < _SHELL_FUNC_LIST_MAX_SIZE) {
 8001152:	4b19      	ldr	r3, [pc, #100]	; (80011b8 <shell_add+0x74>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	2b3f      	cmp	r3, #63	; 0x3f
 8001158:	dc26      	bgt.n	80011a8 <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 800115a:	4b17      	ldr	r3, [pc, #92]	; (80011b8 <shell_add+0x74>)
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	4917      	ldr	r1, [pc, #92]	; (80011bc <shell_add+0x78>)
 8001160:	4613      	mov	r3, r2
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	4413      	add	r3, r2
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	440b      	add	r3, r1
 800116a:	7bfa      	ldrb	r2, [r7, #15]
 800116c:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 800116e:	4b12      	ldr	r3, [pc, #72]	; (80011b8 <shell_add+0x74>)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	4912      	ldr	r1, [pc, #72]	; (80011bc <shell_add+0x78>)
 8001174:	4613      	mov	r3, r2
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	4413      	add	r3, r2
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	440b      	add	r3, r1
 800117e:	3304      	adds	r3, #4
 8001180:	68ba      	ldr	r2, [r7, #8]
 8001182:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 8001184:	4b0c      	ldr	r3, [pc, #48]	; (80011b8 <shell_add+0x74>)
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	490c      	ldr	r1, [pc, #48]	; (80011bc <shell_add+0x78>)
 800118a:	4613      	mov	r3, r2
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	4413      	add	r3, r2
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	440b      	add	r3, r1
 8001194:	3308      	adds	r3, #8
 8001196:	687a      	ldr	r2, [r7, #4]
 8001198:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 800119a:	4b07      	ldr	r3, [pc, #28]	; (80011b8 <shell_add+0x74>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	3301      	adds	r3, #1
 80011a0:	4a05      	ldr	r2, [pc, #20]	; (80011b8 <shell_add+0x74>)
 80011a2:	6013      	str	r3, [r2, #0]
		return 0;
 80011a4:	2300      	movs	r3, #0
 80011a6:	e001      	b.n	80011ac <shell_add+0x68>
	}

	return -1;
 80011a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3714      	adds	r7, #20
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr
 80011b8:	20000234 	.word	0x20000234
 80011bc:	20000238 	.word	0x20000238

080011c0 <shell_char_received>:

void shell_char_received() {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0

	switch (c) {
 80011c4:	4b23      	ldr	r3, [pc, #140]	; (8001254 <shell_char_received+0x94>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	2b08      	cmp	r3, #8
 80011ca:	d01c      	beq.n	8001206 <shell_char_received+0x46>
 80011cc:	2b0d      	cmp	r3, #13
 80011ce:	d129      	bne.n	8001224 <shell_char_received+0x64>

	case '\r':
		// Enter
		printf("\r\n");
 80011d0:	4821      	ldr	r0, [pc, #132]	; (8001258 <shell_char_received+0x98>)
 80011d2:	f008 facd 	bl	8009770 <puts>
		buf[pos++] = 0;
 80011d6:	4b21      	ldr	r3, [pc, #132]	; (800125c <shell_char_received+0x9c>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	1c5a      	adds	r2, r3, #1
 80011dc:	b2d1      	uxtb	r1, r2
 80011de:	4a1f      	ldr	r2, [pc, #124]	; (800125c <shell_char_received+0x9c>)
 80011e0:	7011      	strb	r1, [r2, #0]
 80011e2:	461a      	mov	r2, r3
 80011e4:	4b1e      	ldr	r3, [pc, #120]	; (8001260 <shell_char_received+0xa0>)
 80011e6:	2100      	movs	r1, #0
 80011e8:	5499      	strb	r1, [r3, r2]
		printf(":%s\r\n", buf);
 80011ea:	491d      	ldr	r1, [pc, #116]	; (8001260 <shell_char_received+0xa0>)
 80011ec:	481d      	ldr	r0, [pc, #116]	; (8001264 <shell_char_received+0xa4>)
 80011ee:	f008 fa39 	bl	8009664 <iprintf>
		pos = 0;
 80011f2:	4b1a      	ldr	r3, [pc, #104]	; (800125c <shell_char_received+0x9c>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	701a      	strb	r2, [r3, #0]
		shell_exec(buf[0], buf);
 80011f8:	4b19      	ldr	r3, [pc, #100]	; (8001260 <shell_char_received+0xa0>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	4918      	ldr	r1, [pc, #96]	; (8001260 <shell_char_received+0xa0>)
 80011fe:	4618      	mov	r0, r3
 8001200:	f000 f834 	bl	800126c <shell_exec>
		break;
 8001204:	e023      	b.n	800124e <shell_char_received+0x8e>

		// Delete
	case '\b':
		if (pos > 0) {
 8001206:	4b15      	ldr	r3, [pc, #84]	; (800125c <shell_char_received+0x9c>)
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d01e      	beq.n	800124c <shell_char_received+0x8c>
			pos--;
 800120e:	4b13      	ldr	r3, [pc, #76]	; (800125c <shell_char_received+0x9c>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	3b01      	subs	r3, #1
 8001214:	b2da      	uxtb	r2, r3
 8001216:	4b11      	ldr	r3, [pc, #68]	; (800125c <shell_char_received+0x9c>)
 8001218:	701a      	strb	r2, [r3, #0]
			uart_write(backspace, 3);
 800121a:	2103      	movs	r1, #3
 800121c:	4812      	ldr	r0, [pc, #72]	; (8001268 <shell_char_received+0xa8>)
 800121e:	f7ff ff1f 	bl	8001060 <uart_write>
		}
		break;
 8001222:	e013      	b.n	800124c <shell_char_received+0x8c>

	default:
		if (pos < BUFFER_SIZE) {
 8001224:	4b0d      	ldr	r3, [pc, #52]	; (800125c <shell_char_received+0x9c>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	2b27      	cmp	r3, #39	; 0x27
 800122a:	d810      	bhi.n	800124e <shell_char_received+0x8e>
			uart_write(&c, 1);
 800122c:	2101      	movs	r1, #1
 800122e:	4809      	ldr	r0, [pc, #36]	; (8001254 <shell_char_received+0x94>)
 8001230:	f7ff ff16 	bl	8001060 <uart_write>
			buf[pos++] = c;
 8001234:	4b09      	ldr	r3, [pc, #36]	; (800125c <shell_char_received+0x9c>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	1c5a      	adds	r2, r3, #1
 800123a:	b2d1      	uxtb	r1, r2
 800123c:	4a07      	ldr	r2, [pc, #28]	; (800125c <shell_char_received+0x9c>)
 800123e:	7011      	strb	r1, [r2, #0]
 8001240:	461a      	mov	r2, r3
 8001242:	4b04      	ldr	r3, [pc, #16]	; (8001254 <shell_char_received+0x94>)
 8001244:	7819      	ldrb	r1, [r3, #0]
 8001246:	4b06      	ldr	r3, [pc, #24]	; (8001260 <shell_char_received+0xa0>)
 8001248:	5499      	strb	r1, [r3, r2]
		}
	}
}
 800124a:	e000      	b.n	800124e <shell_char_received+0x8e>
		break;
 800124c:	bf00      	nop
}
 800124e:	bf00      	nop
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	20000208 	.word	0x20000208
 8001258:	0800cf90 	.word	0x0800cf90
 800125c:	20000209 	.word	0x20000209
 8001260:	2000020c 	.word	0x2000020c
 8001264:	0800cf94 	.word	0x0800cf94
 8001268:	20000008 	.word	0x20000008

0800126c <shell_exec>:

int shell_exec(char c, char * buf) {
 800126c:	b580      	push	{r7, lr}
 800126e:	b08e      	sub	sp, #56	; 0x38
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	6039      	str	r1, [r7, #0]
 8001276:	71fb      	strb	r3, [r7, #7]

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 8001278:	2300      	movs	r3, #0
 800127a:	637b      	str	r3, [r7, #52]	; 0x34
 800127c:	e040      	b.n	8001300 <shell_exec+0x94>
		if (shell_func_list[i].c == c) {
 800127e:	4928      	ldr	r1, [pc, #160]	; (8001320 <shell_exec+0xb4>)
 8001280:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001282:	4613      	mov	r3, r2
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	4413      	add	r3, r2
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	440b      	add	r3, r1
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	79fa      	ldrb	r2, [r7, #7]
 8001290:	429a      	cmp	r2, r3
 8001292:	d132      	bne.n	80012fa <shell_exec+0x8e>
			argc = 1;
 8001294:	2301      	movs	r3, #1
 8001296:	633b      	str	r3, [r7, #48]	; 0x30
			argv[0] = buf;
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012a0:	e014      	b.n	80012cc <shell_exec+0x60>
				if(*p == ' ') {
 80012a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b20      	cmp	r3, #32
 80012a8:	d10d      	bne.n	80012c6 <shell_exec+0x5a>
					*p = '\0';
 80012aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012ac:	2200      	movs	r2, #0
 80012ae:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 80012b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012b2:	1c5a      	adds	r2, r3, #1
 80012b4:	633a      	str	r2, [r7, #48]	; 0x30
 80012b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80012b8:	3201      	adds	r2, #1
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80012c0:	440b      	add	r3, r1
 80012c2:	f843 2c2c 	str.w	r2, [r3, #-44]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80012c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012c8:	3301      	adds	r3, #1
 80012ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d002      	beq.n	80012da <shell_exec+0x6e>
 80012d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012d6:	2b07      	cmp	r3, #7
 80012d8:	dde3      	ble.n	80012a2 <shell_exec+0x36>
				}
			}

			return shell_func_list[i].func(argc, argv);
 80012da:	4911      	ldr	r1, [pc, #68]	; (8001320 <shell_exec+0xb4>)
 80012dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80012de:	4613      	mov	r3, r2
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	4413      	add	r3, r2
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	440b      	add	r3, r1
 80012e8:	3304      	adds	r3, #4
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f107 020c 	add.w	r2, r7, #12
 80012f0:	4611      	mov	r1, r2
 80012f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80012f4:	4798      	blx	r3
 80012f6:	4603      	mov	r3, r0
 80012f8:	e00e      	b.n	8001318 <shell_exec+0xac>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 80012fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012fc:	3301      	adds	r3, #1
 80012fe:	637b      	str	r3, [r7, #52]	; 0x34
 8001300:	4b08      	ldr	r3, [pc, #32]	; (8001324 <shell_exec+0xb8>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001306:	429a      	cmp	r2, r3
 8001308:	dbb9      	blt.n	800127e <shell_exec+0x12>
		}
	}
	printf("%c: no such command\r\n", c);
 800130a:	79fb      	ldrb	r3, [r7, #7]
 800130c:	4619      	mov	r1, r3
 800130e:	4806      	ldr	r0, [pc, #24]	; (8001328 <shell_exec+0xbc>)
 8001310:	f008 f9a8 	bl	8009664 <iprintf>
	return -1;
 8001314:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001318:	4618      	mov	r0, r3
 800131a:	3738      	adds	r7, #56	; 0x38
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000238 	.word	0x20000238
 8001324:	20000234 	.word	0x20000234
 8001328:	0800cf9c 	.word	0x0800cf9c

0800132c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b08c      	sub	sp, #48	; 0x30
 8001330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001332:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800133e:	1d3b      	adds	r3, r7, #4
 8001340:	2220      	movs	r2, #32
 8001342:	2100      	movs	r1, #0
 8001344:	4618      	mov	r0, r3
 8001346:	f007 fd1b 	bl	8008d80 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800134a:	4b39      	ldr	r3, [pc, #228]	; (8001430 <MX_ADC1_Init+0x104>)
 800134c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001350:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001352:	4b37      	ldr	r3, [pc, #220]	; (8001430 <MX_ADC1_Init+0x104>)
 8001354:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001358:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800135a:	4b35      	ldr	r3, [pc, #212]	; (8001430 <MX_ADC1_Init+0x104>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001360:	4b33      	ldr	r3, [pc, #204]	; (8001430 <MX_ADC1_Init+0x104>)
 8001362:	2200      	movs	r2, #0
 8001364:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001366:	4b32      	ldr	r3, [pc, #200]	; (8001430 <MX_ADC1_Init+0x104>)
 8001368:	2200      	movs	r2, #0
 800136a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800136c:	4b30      	ldr	r3, [pc, #192]	; (8001430 <MX_ADC1_Init+0x104>)
 800136e:	2201      	movs	r2, #1
 8001370:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001372:	4b2f      	ldr	r3, [pc, #188]	; (8001430 <MX_ADC1_Init+0x104>)
 8001374:	2204      	movs	r2, #4
 8001376:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001378:	4b2d      	ldr	r3, [pc, #180]	; (8001430 <MX_ADC1_Init+0x104>)
 800137a:	2200      	movs	r2, #0
 800137c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800137e:	4b2c      	ldr	r3, [pc, #176]	; (8001430 <MX_ADC1_Init+0x104>)
 8001380:	2201      	movs	r2, #1
 8001382:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8001384:	4b2a      	ldr	r3, [pc, #168]	; (8001430 <MX_ADC1_Init+0x104>)
 8001386:	2202      	movs	r2, #2
 8001388:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800138a:	4b29      	ldr	r3, [pc, #164]	; (8001430 <MX_ADC1_Init+0x104>)
 800138c:	2200      	movs	r2, #0
 800138e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001392:	4b27      	ldr	r3, [pc, #156]	; (8001430 <MX_ADC1_Init+0x104>)
 8001394:	2200      	movs	r2, #0
 8001396:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001398:	4b25      	ldr	r3, [pc, #148]	; (8001430 <MX_ADC1_Init+0x104>)
 800139a:	2200      	movs	r2, #0
 800139c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800139e:	4b24      	ldr	r3, [pc, #144]	; (8001430 <MX_ADC1_Init+0x104>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80013a6:	4b22      	ldr	r3, [pc, #136]	; (8001430 <MX_ADC1_Init+0x104>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80013ac:	4b20      	ldr	r3, [pc, #128]	; (8001430 <MX_ADC1_Init+0x104>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013b4:	481e      	ldr	r0, [pc, #120]	; (8001430 <MX_ADC1_Init+0x104>)
 80013b6:	f001 fafb 	bl	80029b0 <HAL_ADC_Init>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80013c0:	f000 fbfc 	bl	8001bbc <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80013c4:	2300      	movs	r3, #0
 80013c6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80013c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013cc:	4619      	mov	r1, r3
 80013ce:	4818      	ldr	r0, [pc, #96]	; (8001430 <MX_ADC1_Init+0x104>)
 80013d0:	f002 fca2 	bl	8003d18 <HAL_ADCEx_MultiModeConfigChannel>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80013da:	f000 fbef 	bl	8001bbc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80013de:	4b15      	ldr	r3, [pc, #84]	; (8001434 <MX_ADC1_Init+0x108>)
 80013e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013e2:	2306      	movs	r3, #6
 80013e4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 80013e6:	2303      	movs	r3, #3
 80013e8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80013ea:	237f      	movs	r3, #127	; 0x7f
 80013ec:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80013ee:	2304      	movs	r3, #4
 80013f0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80013f2:	2300      	movs	r3, #0
 80013f4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013f6:	1d3b      	adds	r3, r7, #4
 80013f8:	4619      	mov	r1, r3
 80013fa:	480d      	ldr	r0, [pc, #52]	; (8001430 <MX_ADC1_Init+0x104>)
 80013fc:	f001 ff4e 	bl	800329c <HAL_ADC_ConfigChannel>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001406:	f000 fbd9 	bl	8001bbc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800140a:	4b0b      	ldr	r3, [pc, #44]	; (8001438 <MX_ADC1_Init+0x10c>)
 800140c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800140e:	230c      	movs	r3, #12
 8001410:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001412:	1d3b      	adds	r3, r7, #4
 8001414:	4619      	mov	r1, r3
 8001416:	4806      	ldr	r0, [pc, #24]	; (8001430 <MX_ADC1_Init+0x104>)
 8001418:	f001 ff40 	bl	800329c <HAL_ADC_ConfigChannel>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8001422:	f000 fbcb 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001426:	bf00      	nop
 8001428:	3730      	adds	r7, #48	; 0x30
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	2000054c 	.word	0x2000054c
 8001434:	21800100 	.word	0x21800100
 8001438:	25b00200 	.word	0x25b00200

0800143c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b08a      	sub	sp, #40	; 0x28
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001444:	f107 0314 	add.w	r3, r7, #20
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	605a      	str	r2, [r3, #4]
 800144e:	609a      	str	r2, [r3, #8]
 8001450:	60da      	str	r2, [r3, #12]
 8001452:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800145c:	d156      	bne.n	800150c <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800145e:	4b2d      	ldr	r3, [pc, #180]	; (8001514 <HAL_ADC_MspInit+0xd8>)
 8001460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001462:	4a2c      	ldr	r2, [pc, #176]	; (8001514 <HAL_ADC_MspInit+0xd8>)
 8001464:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001468:	64d3      	str	r3, [r2, #76]	; 0x4c
 800146a:	4b2a      	ldr	r3, [pc, #168]	; (8001514 <HAL_ADC_MspInit+0xd8>)
 800146c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001476:	4b27      	ldr	r3, [pc, #156]	; (8001514 <HAL_ADC_MspInit+0xd8>)
 8001478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800147a:	4a26      	ldr	r2, [pc, #152]	; (8001514 <HAL_ADC_MspInit+0xd8>)
 800147c:	f043 0304 	orr.w	r3, r3, #4
 8001480:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001482:	4b24      	ldr	r3, [pc, #144]	; (8001514 <HAL_ADC_MspInit+0xd8>)
 8001484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001486:	f003 0304 	and.w	r3, r3, #4
 800148a:	60fb      	str	r3, [r7, #12]
 800148c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = ADC_RED_Pin|ADC_YEL_Pin;
 800148e:	230c      	movs	r3, #12
 8001490:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001492:	2303      	movs	r3, #3
 8001494:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001496:	2300      	movs	r3, #0
 8001498:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800149a:	f107 0314 	add.w	r3, r7, #20
 800149e:	4619      	mov	r1, r3
 80014a0:	481d      	ldr	r0, [pc, #116]	; (8001518 <HAL_ADC_MspInit+0xdc>)
 80014a2:	f003 f91f 	bl	80046e4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80014a6:	4b1d      	ldr	r3, [pc, #116]	; (800151c <HAL_ADC_MspInit+0xe0>)
 80014a8:	4a1d      	ldr	r2, [pc, #116]	; (8001520 <HAL_ADC_MspInit+0xe4>)
 80014aa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80014ac:	4b1b      	ldr	r3, [pc, #108]	; (800151c <HAL_ADC_MspInit+0xe0>)
 80014ae:	2205      	movs	r2, #5
 80014b0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014b2:	4b1a      	ldr	r3, [pc, #104]	; (800151c <HAL_ADC_MspInit+0xe0>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80014b8:	4b18      	ldr	r3, [pc, #96]	; (800151c <HAL_ADC_MspInit+0xe0>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80014be:	4b17      	ldr	r3, [pc, #92]	; (800151c <HAL_ADC_MspInit+0xe0>)
 80014c0:	2280      	movs	r2, #128	; 0x80
 80014c2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80014c4:	4b15      	ldr	r3, [pc, #84]	; (800151c <HAL_ADC_MspInit+0xe0>)
 80014c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014ca:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80014cc:	4b13      	ldr	r3, [pc, #76]	; (800151c <HAL_ADC_MspInit+0xe0>)
 80014ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014d2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80014d4:	4b11      	ldr	r3, [pc, #68]	; (800151c <HAL_ADC_MspInit+0xe0>)
 80014d6:	2220      	movs	r2, #32
 80014d8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80014da:	4b10      	ldr	r3, [pc, #64]	; (800151c <HAL_ADC_MspInit+0xe0>)
 80014dc:	2200      	movs	r2, #0
 80014de:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80014e0:	480e      	ldr	r0, [pc, #56]	; (800151c <HAL_ADC_MspInit+0xe0>)
 80014e2:	f002 fdcd 	bl	8004080 <HAL_DMA_Init>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <HAL_ADC_MspInit+0xb4>
    {
      Error_Handler();
 80014ec:	f000 fb66 	bl	8001bbc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	4a0a      	ldr	r2, [pc, #40]	; (800151c <HAL_ADC_MspInit+0xe0>)
 80014f4:	655a      	str	r2, [r3, #84]	; 0x54
 80014f6:	4a09      	ldr	r2, [pc, #36]	; (800151c <HAL_ADC_MspInit+0xe0>)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80014fc:	2200      	movs	r2, #0
 80014fe:	2100      	movs	r1, #0
 8001500:	2012      	movs	r0, #18
 8001502:	f002 fd88 	bl	8004016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001506:	2012      	movs	r0, #18
 8001508:	f002 fd9f 	bl	800404a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800150c:	bf00      	nop
 800150e:	3728      	adds	r7, #40	; 0x28
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40021000 	.word	0x40021000
 8001518:	48000800 	.word	0x48000800
 800151c:	200005b8 	.word	0x200005b8
 8001520:	40020008 	.word	0x40020008

08001524 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800152a:	4b12      	ldr	r3, [pc, #72]	; (8001574 <MX_DMA_Init+0x50>)
 800152c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800152e:	4a11      	ldr	r2, [pc, #68]	; (8001574 <MX_DMA_Init+0x50>)
 8001530:	f043 0304 	orr.w	r3, r3, #4
 8001534:	6493      	str	r3, [r2, #72]	; 0x48
 8001536:	4b0f      	ldr	r3, [pc, #60]	; (8001574 <MX_DMA_Init+0x50>)
 8001538:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800153a:	f003 0304 	and.w	r3, r3, #4
 800153e:	607b      	str	r3, [r7, #4]
 8001540:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001542:	4b0c      	ldr	r3, [pc, #48]	; (8001574 <MX_DMA_Init+0x50>)
 8001544:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001546:	4a0b      	ldr	r2, [pc, #44]	; (8001574 <MX_DMA_Init+0x50>)
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	6493      	str	r3, [r2, #72]	; 0x48
 800154e:	4b09      	ldr	r3, [pc, #36]	; (8001574 <MX_DMA_Init+0x50>)
 8001550:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	603b      	str	r3, [r7, #0]
 8001558:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800155a:	2200      	movs	r2, #0
 800155c:	2100      	movs	r1, #0
 800155e:	200b      	movs	r0, #11
 8001560:	f002 fd59 	bl	8004016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001564:	200b      	movs	r0, #11
 8001566:	f002 fd70 	bl	800404a <HAL_NVIC_EnableIRQ>

}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40021000 	.word	0x40021000

08001578 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b08a      	sub	sp, #40	; 0x28
 800157c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800157e:	f107 0314 	add.w	r3, r7, #20
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	605a      	str	r2, [r3, #4]
 8001588:	609a      	str	r2, [r3, #8]
 800158a:	60da      	str	r2, [r3, #12]
 800158c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800158e:	4b43      	ldr	r3, [pc, #268]	; (800169c <MX_GPIO_Init+0x124>)
 8001590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001592:	4a42      	ldr	r2, [pc, #264]	; (800169c <MX_GPIO_Init+0x124>)
 8001594:	f043 0304 	orr.w	r3, r3, #4
 8001598:	64d3      	str	r3, [r2, #76]	; 0x4c
 800159a:	4b40      	ldr	r3, [pc, #256]	; (800169c <MX_GPIO_Init+0x124>)
 800159c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800159e:	f003 0304 	and.w	r3, r3, #4
 80015a2:	613b      	str	r3, [r7, #16]
 80015a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80015a6:	4b3d      	ldr	r3, [pc, #244]	; (800169c <MX_GPIO_Init+0x124>)
 80015a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015aa:	4a3c      	ldr	r2, [pc, #240]	; (800169c <MX_GPIO_Init+0x124>)
 80015ac:	f043 0320 	orr.w	r3, r3, #32
 80015b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015b2:	4b3a      	ldr	r3, [pc, #232]	; (800169c <MX_GPIO_Init+0x124>)
 80015b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015b6:	f003 0320 	and.w	r3, r3, #32
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015be:	4b37      	ldr	r3, [pc, #220]	; (800169c <MX_GPIO_Init+0x124>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c2:	4a36      	ldr	r2, [pc, #216]	; (800169c <MX_GPIO_Init+0x124>)
 80015c4:	f043 0301 	orr.w	r3, r3, #1
 80015c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015ca:	4b34      	ldr	r3, [pc, #208]	; (800169c <MX_GPIO_Init+0x124>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ce:	f003 0301 	and.w	r3, r3, #1
 80015d2:	60bb      	str	r3, [r7, #8]
 80015d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d6:	4b31      	ldr	r3, [pc, #196]	; (800169c <MX_GPIO_Init+0x124>)
 80015d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015da:	4a30      	ldr	r2, [pc, #192]	; (800169c <MX_GPIO_Init+0x124>)
 80015dc:	f043 0302 	orr.w	r3, r3, #2
 80015e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015e2:	4b2e      	ldr	r3, [pc, #184]	; (800169c <MX_GPIO_Init+0x124>)
 80015e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015e6:	f003 0302 	and.w	r3, r3, #2
 80015ea:	607b      	str	r3, [r7, #4]
 80015ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_RESET);
 80015ee:	2200      	movs	r2, #0
 80015f0:	2101      	movs	r1, #1
 80015f2:	482b      	ldr	r0, [pc, #172]	; (80016a0 <MX_GPIO_Init+0x128>)
 80015f4:	f003 f9f8 	bl	80049e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80015f8:	2200      	movs	r2, #0
 80015fa:	2120      	movs	r1, #32
 80015fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001600:	f003 f9f2 	bl	80049e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001604:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001608:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800160a:	4b26      	ldr	r3, [pc, #152]	; (80016a4 <MX_GPIO_Init+0x12c>)
 800160c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160e:	2300      	movs	r3, #0
 8001610:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001612:	f107 0314 	add.w	r3, r7, #20
 8001616:	4619      	mov	r1, r3
 8001618:	4821      	ldr	r0, [pc, #132]	; (80016a0 <MX_GPIO_Init+0x128>)
 800161a:	f003 f863 	bl	80046e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ISO_RESET_Pin;
 800161e:	2301      	movs	r3, #1
 8001620:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001622:	2301      	movs	r3, #1
 8001624:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001626:	2300      	movs	r3, #0
 8001628:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162a:	2300      	movs	r3, #0
 800162c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ISO_RESET_GPIO_Port, &GPIO_InitStruct);
 800162e:	f107 0314 	add.w	r3, r7, #20
 8001632:	4619      	mov	r1, r3
 8001634:	481a      	ldr	r0, [pc, #104]	; (80016a0 <MX_GPIO_Init+0x128>)
 8001636:	f003 f855 	bl	80046e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800163a:	2320      	movs	r3, #32
 800163c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800163e:	2301      	movs	r3, #1
 8001640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	2300      	movs	r3, #0
 8001644:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001646:	2300      	movs	r3, #0
 8001648:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800164a:	f107 0314 	add.w	r3, r7, #20
 800164e:	4619      	mov	r1, r3
 8001650:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001654:	f003 f846 	bl	80046e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_Z_Pin;
 8001658:	f44f 7380 	mov.w	r3, #256	; 0x100
 800165c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800165e:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <MX_GPIO_Init+0x12c>)
 8001660:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENC_Z_GPIO_Port, &GPIO_InitStruct);
 8001666:	f107 0314 	add.w	r3, r7, #20
 800166a:	4619      	mov	r1, r3
 800166c:	480e      	ldr	r0, [pc, #56]	; (80016a8 <MX_GPIO_Init+0x130>)
 800166e:	f003 f839 	bl	80046e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001672:	2200      	movs	r2, #0
 8001674:	2100      	movs	r1, #0
 8001676:	2017      	movs	r0, #23
 8001678:	f002 fccd 	bl	8004016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800167c:	2017      	movs	r0, #23
 800167e:	f002 fce4 	bl	800404a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001682:	2200      	movs	r2, #0
 8001684:	2100      	movs	r1, #0
 8001686:	2028      	movs	r0, #40	; 0x28
 8001688:	f002 fcc5 	bl	8004016 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800168c:	2028      	movs	r0, #40	; 0x28
 800168e:	f002 fcdc 	bl	800404a <HAL_NVIC_EnableIRQ>

}
 8001692:	bf00      	nop
 8001694:	3728      	adds	r7, #40	; 0x28
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40021000 	.word	0x40021000
 80016a0:	48000800 	.word	0x48000800
 80016a4:	10110000 	.word	0x10110000
 80016a8:	48000400 	.word	0x48000400

080016ac <fonction>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int fonction(int argc, char ** argv) {
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	6039      	str	r1, [r7, #0]
	printf("Fonction exemple\r\n");
 80016b6:	4810      	ldr	r0, [pc, #64]	; (80016f8 <fonction+0x4c>)
 80016b8:	f008 f85a 	bl	8009770 <puts>

	printf("argc = %d\r\n", argc);
 80016bc:	6879      	ldr	r1, [r7, #4]
 80016be:	480f      	ldr	r0, [pc, #60]	; (80016fc <fonction+0x50>)
 80016c0:	f007 ffd0 	bl	8009664 <iprintf>

	for (int i = 0 ; i < argc ; i++) {
 80016c4:	2300      	movs	r3, #0
 80016c6:	60fb      	str	r3, [r7, #12]
 80016c8:	e00c      	b.n	80016e4 <fonction+0x38>
		printf("arg numero %d = %s\r\n", i, argv[i]);
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	683a      	ldr	r2, [r7, #0]
 80016d0:	4413      	add	r3, r2
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	461a      	mov	r2, r3
 80016d6:	68f9      	ldr	r1, [r7, #12]
 80016d8:	4809      	ldr	r0, [pc, #36]	; (8001700 <fonction+0x54>)
 80016da:	f007 ffc3 	bl	8009664 <iprintf>
	for (int i = 0 ; i < argc ; i++) {
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	3301      	adds	r3, #1
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	68fa      	ldr	r2, [r7, #12]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	dbee      	blt.n	80016ca <fonction+0x1e>
	}

	return 0;
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3710      	adds	r7, #16
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	0800cfb4 	.word	0x0800cfb4
 80016fc:	0800cfc8 	.word	0x0800cfc8
 8001700:	0800cfd4 	.word	0x0800cfd4

08001704 <hacheur>:

int hacheur(int argc, char ** argv){
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
	if(argc == 2){
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2b02      	cmp	r3, #2
 8001712:	d117      	bne.n	8001744 <hacheur+0x40>
		uint8_t cmd = atoi(argv[1]);
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	3304      	adds	r3, #4
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4618      	mov	r0, r3
 800171c:	f007 fb01 	bl	8008d22 <atoi>
 8001720:	4603      	mov	r3, r0
 8001722:	73fb      	strb	r3, [r7, #15]

		if(cmd == 1){
 8001724:	7bfb      	ldrb	r3, [r7, #15]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d106      	bne.n	8001738 <hacheur+0x34>
			printf("Hacheur active !\r\n");
 800172a:	4809      	ldr	r0, [pc, #36]	; (8001750 <hacheur+0x4c>)
 800172c:	f008 f820 	bl	8009770 <puts>
			hacheurStart = 1;
 8001730:	4b08      	ldr	r3, [pc, #32]	; (8001754 <hacheur+0x50>)
 8001732:	2201      	movs	r2, #1
 8001734:	701a      	strb	r2, [r3, #0]
 8001736:	e005      	b.n	8001744 <hacheur+0x40>
		}
		else{
			hacheurStart = 0;
 8001738:	4b06      	ldr	r3, [pc, #24]	; (8001754 <hacheur+0x50>)
 800173a:	2200      	movs	r2, #0
 800173c:	701a      	strb	r2, [r3, #0]
			printf("Hacheur desactive !\r\n");
 800173e:	4806      	ldr	r0, [pc, #24]	; (8001758 <hacheur+0x54>)
 8001740:	f008 f816 	bl	8009770 <puts>
		}
	}

	return 0;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	0800cfec 	.word	0x0800cfec
 8001754:	20000538 	.word	0x20000538
 8001758:	0800d000 	.word	0x0800d000

0800175c <speed>:

int speed(int argc, char ** argv){
 800175c:	b580      	push	{r7, lr}
 800175e:	b086      	sub	sp, #24
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	6039      	str	r1, [r7, #0]
	if(argc == 2){
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2b02      	cmp	r3, #2
 800176a:	d161      	bne.n	8001830 <speed+0xd4>
		float vitesse = atof(argv[1]);
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	3304      	adds	r3, #4
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4618      	mov	r0, r3
 8001774:	f007 fad2 	bl	8008d1c <atof>
 8001778:	ec53 2b10 	vmov	r2, r3, d0
 800177c:	4610      	mov	r0, r2
 800177e:	4619      	mov	r1, r3
 8001780:	f7ff fa5a 	bl	8000c38 <__aeabi_d2f>
 8001784:	4603      	mov	r3, r0
 8001786:	617b      	str	r3, [r7, #20]
		printf("vitesse = %f\r\n",vitesse);
 8001788:	6978      	ldr	r0, [r7, #20]
 800178a:	f7fe ff05 	bl	8000598 <__aeabi_f2d>
 800178e:	4602      	mov	r2, r0
 8001790:	460b      	mov	r3, r1
 8001792:	482a      	ldr	r0, [pc, #168]	; (800183c <speed+0xe0>)
 8001794:	f007 ff66 	bl	8009664 <iprintf>

		if(vitesse < 0) vitesse = 0;
 8001798:	edd7 7a05 	vldr	s15, [r7, #20]
 800179c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a4:	d503      	bpl.n	80017ae <speed+0x52>
 80017a6:	f04f 0300 	mov.w	r3, #0
 80017aa:	617b      	str	r3, [r7, #20]
 80017ac:	e00a      	b.n	80017c4 <speed+0x68>
		else if(vitesse > 100) vitesse = 100;
 80017ae:	edd7 7a05 	vldr	s15, [r7, #20]
 80017b2:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8001840 <speed+0xe4>
 80017b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017be:	dd01      	ble.n	80017c4 <speed+0x68>
 80017c0:	4b20      	ldr	r3, [pc, #128]	; (8001844 <speed+0xe8>)
 80017c2:	617b      	str	r3, [r7, #20]

		float cmd = 1023 * (vitesse/100);
 80017c4:	ed97 7a05 	vldr	s14, [r7, #20]
 80017c8:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8001840 <speed+0xe4>
 80017cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017d0:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001848 <speed+0xec>
 80017d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017d8:	edc7 7a04 	vstr	s15, [r7, #16]
		TIM1->CCR1 = (int)cmd;
 80017dc:	edd7 7a04 	vldr	s15, [r7, #16]
 80017e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017e4:	4b19      	ldr	r3, [pc, #100]	; (800184c <speed+0xf0>)
 80017e6:	ee17 2a90 	vmov	r2, s15
 80017ea:	635a      	str	r2, [r3, #52]	; 0x34
		printf("cmd = %d\r\n",(int)cmd);
 80017ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80017f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017f4:	ee17 1a90 	vmov	r1, s15
 80017f8:	4815      	ldr	r0, [pc, #84]	; (8001850 <speed+0xf4>)
 80017fa:	f007 ff33 	bl	8009664 <iprintf>

		float cmdn = 1023 - cmd;
 80017fe:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001848 <speed+0xec>
 8001802:	edd7 7a04 	vldr	s15, [r7, #16]
 8001806:	ee77 7a67 	vsub.f32	s15, s14, s15
 800180a:	edc7 7a03 	vstr	s15, [r7, #12]
		TIM1->CCR2 = (int)cmdn;
 800180e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001812:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001816:	4b0d      	ldr	r3, [pc, #52]	; (800184c <speed+0xf0>)
 8001818:	ee17 2a90 	vmov	r2, s15
 800181c:	639a      	str	r2, [r3, #56]	; 0x38
		printf("cmdn = %d\r\n",(int)cmdn);
 800181e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001822:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001826:	ee17 1a90 	vmov	r1, s15
 800182a:	480a      	ldr	r0, [pc, #40]	; (8001854 <speed+0xf8>)
 800182c:	f007 ff1a 	bl	8009664 <iprintf>
	}

	return 0;
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	3718      	adds	r7, #24
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	0800d018 	.word	0x0800d018
 8001840:	42c80000 	.word	0x42c80000
 8001844:	42c80000 	.word	0x42c80000
 8001848:	447fc000 	.word	0x447fc000
 800184c:	40012c00 	.word	0x40012c00
 8001850:	0800d028 	.word	0x0800d028
 8001854:	0800d034 	.word	0x0800d034

08001858 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800185c:	f000 fdd5 	bl	800240a <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001860:	f000 f898 	bl	8001994 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001864:	f7ff fe88 	bl	8001578 <MX_GPIO_Init>
	MX_LPUART1_UART_Init();
 8001868:	f000 fd12 	bl	8002290 <MX_LPUART1_UART_Init>
	MX_TIM1_Init();
 800186c:	f000 fb0a 	bl	8001e84 <MX_TIM1_Init>
	MX_TIM2_Init();
 8001870:	f000 fba8 	bl	8001fc4 <MX_TIM2_Init>
	MX_TIM6_Init();
 8001874:	f000 fbfa 	bl	800206c <MX_TIM6_Init>
	MX_DMA_Init();
 8001878:	f7ff fe54 	bl	8001524 <MX_DMA_Init>
	MX_ADC1_Init();
 800187c:	f7ff fd56 	bl	800132c <MX_ADC1_Init>
	/* USER CODE BEGIN 2 */
	shell_init();
 8001880:	f7ff fc34 	bl	80010ec <shell_init>
	shell_add('f', fonction, "Fonction exemple");
 8001884:	4a35      	ldr	r2, [pc, #212]	; (800195c <main+0x104>)
 8001886:	4936      	ldr	r1, [pc, #216]	; (8001960 <main+0x108>)
 8001888:	2066      	movs	r0, #102	; 0x66
 800188a:	f7ff fc5b 	bl	8001144 <shell_add>
	shell_add('a', hacheur, "Activation hacheur");
 800188e:	4a35      	ldr	r2, [pc, #212]	; (8001964 <main+0x10c>)
 8001890:	4935      	ldr	r1, [pc, #212]	; (8001968 <main+0x110>)
 8001892:	2061      	movs	r0, #97	; 0x61
 8001894:	f7ff fc56 	bl	8001144 <shell_add>
	shell_add('s', speed, "Vitesse");
 8001898:	4a34      	ldr	r2, [pc, #208]	; (800196c <main+0x114>)
 800189a:	4935      	ldr	r1, [pc, #212]	; (8001970 <main+0x118>)
 800189c:	2073      	movs	r0, #115	; 0x73
 800189e:	f7ff fc51 	bl	8001144 <shell_add>

	TIM1->PSC = 5-1;	// car il compte et decompte
 80018a2:	4b34      	ldr	r3, [pc, #208]	; (8001974 <main+0x11c>)
 80018a4:	2204      	movs	r2, #4
 80018a6:	629a      	str	r2, [r3, #40]	; 0x28
	TIM1->ARR = 1024-1;
 80018a8:	4b32      	ldr	r3, [pc, #200]	; (8001974 <main+0x11c>)
 80018aa:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80018ae:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM1->CCR1 = 614;
 80018b0:	4b30      	ldr	r3, [pc, #192]	; (8001974 <main+0x11c>)
 80018b2:	f240 2266 	movw	r2, #614	; 0x266
 80018b6:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2 = 1023-614;
 80018b8:	4b2e      	ldr	r3, [pc, #184]	; (8001974 <main+0x11c>)
 80018ba:	f240 1299 	movw	r2, #409	; 0x199
 80018be:	639a      	str	r2, [r3, #56]	; 0x38

	HAL_TIM_Base_Start_IT(&htim6);
 80018c0:	482d      	ldr	r0, [pc, #180]	; (8001978 <main+0x120>)
 80018c2:	f004 f8f1 	bl	8005aa8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 || TIM_CHANNEL_2);
 80018c6:	2101      	movs	r1, #1
 80018c8:	482c      	ldr	r0, [pc, #176]	; (800197c <main+0x124>)
 80018ca:	f004 fbeb 	bl	80060a4 <HAL_TIM_Encoder_Start>

	//HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
	HAL_ADC_Start_DMA(&hadc1, value, 2);
 80018ce:	2202      	movs	r2, #2
 80018d0:	492b      	ldr	r1, [pc, #172]	; (8001980 <main+0x128>)
 80018d2:	482c      	ldr	r0, [pc, #176]	; (8001984 <main+0x12c>)
 80018d4:	f001 f9f6 	bl	8002cc4 <HAL_ADC_Start_DMA>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		if (hacheurStart == 1){
 80018d8:	4b2b      	ldr	r3, [pc, #172]	; (8001988 <main+0x130>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d11d      	bne.n	800191c <main+0xc4>
			HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, 1);
 80018e0:	2201      	movs	r2, #1
 80018e2:	2101      	movs	r1, #1
 80018e4:	4829      	ldr	r0, [pc, #164]	; (800198c <main+0x134>)
 80018e6:	f003 f87f 	bl	80049e8 <HAL_GPIO_WritePin>
			HAL_Delay(1);
 80018ea:	2001      	movs	r0, #1
 80018ec:	f000 fdfe 	bl	80024ec <HAL_Delay>
			HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, 0);
 80018f0:	2200      	movs	r2, #0
 80018f2:	2101      	movs	r1, #1
 80018f4:	4825      	ldr	r0, [pc, #148]	; (800198c <main+0x134>)
 80018f6:	f003 f877 	bl	80049e8 <HAL_GPIO_WritePin>

			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80018fa:	2100      	movs	r1, #0
 80018fc:	4824      	ldr	r0, [pc, #144]	; (8001990 <main+0x138>)
 80018fe:	f004 f995 	bl	8005c2c <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001902:	2100      	movs	r1, #0
 8001904:	4822      	ldr	r0, [pc, #136]	; (8001990 <main+0x138>)
 8001906:	f005 fabf 	bl	8006e88 <HAL_TIMEx_PWMN_Start>

			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800190a:	2104      	movs	r1, #4
 800190c:	4820      	ldr	r0, [pc, #128]	; (8001990 <main+0x138>)
 800190e:	f004 f98d 	bl	8005c2c <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001912:	2104      	movs	r1, #4
 8001914:	481e      	ldr	r0, [pc, #120]	; (8001990 <main+0x138>)
 8001916:	f005 fab7 	bl	8006e88 <HAL_TIMEx_PWMN_Start>
 800191a:	e014      	b.n	8001946 <main+0xee>
		}
		else{
			HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, 0);
 800191c:	2200      	movs	r2, #0
 800191e:	2101      	movs	r1, #1
 8001920:	481a      	ldr	r0, [pc, #104]	; (800198c <main+0x134>)
 8001922:	f003 f861 	bl	80049e8 <HAL_GPIO_WritePin>

			HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001926:	2100      	movs	r1, #0
 8001928:	4819      	ldr	r0, [pc, #100]	; (8001990 <main+0x138>)
 800192a:	f004 fa7f 	bl	8005e2c <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 800192e:	2100      	movs	r1, #0
 8001930:	4817      	ldr	r0, [pc, #92]	; (8001990 <main+0x138>)
 8001932:	f005 fb5d 	bl	8006ff0 <HAL_TIMEx_PWMN_Stop>
			HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8001936:	2104      	movs	r1, #4
 8001938:	4815      	ldr	r0, [pc, #84]	; (8001990 <main+0x138>)
 800193a:	f004 fa77 	bl	8005e2c <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 800193e:	2104      	movs	r1, #4
 8001940:	4813      	ldr	r0, [pc, #76]	; (8001990 <main+0x138>)
 8001942:	f005 fb55 	bl	8006ff0 <HAL_TIMEx_PWMN_Stop>
		}

		HAL_ADC_Start_DMA(&hadc1, value, 2);
 8001946:	2202      	movs	r2, #2
 8001948:	490d      	ldr	r1, [pc, #52]	; (8001980 <main+0x128>)
 800194a:	480e      	ldr	r0, [pc, #56]	; (8001984 <main+0x12c>)
 800194c:	f001 f9ba 	bl	8002cc4 <HAL_ADC_Start_DMA>
		HAL_Delay(1000);
 8001950:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001954:	f000 fdca 	bl	80024ec <HAL_Delay>
		if (hacheurStart == 1){
 8001958:	e7be      	b.n	80018d8 <main+0x80>
 800195a:	bf00      	nop
 800195c:	0800d040 	.word	0x0800d040
 8001960:	080016ad 	.word	0x080016ad
 8001964:	0800d054 	.word	0x0800d054
 8001968:	08001705 	.word	0x08001705
 800196c:	0800d068 	.word	0x0800d068
 8001970:	0800175d 	.word	0x0800175d
 8001974:	40012c00 	.word	0x40012c00
 8001978:	20000620 	.word	0x20000620
 800197c:	200006b8 	.word	0x200006b8
 8001980:	20000618 	.word	0x20000618
 8001984:	2000054c 	.word	0x2000054c
 8001988:	20000538 	.word	0x20000538
 800198c:	48000800 	.word	0x48000800
 8001990:	2000066c 	.word	0x2000066c

08001994 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b0a4      	sub	sp, #144	; 0x90
 8001998:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800199a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800199e:	2238      	movs	r2, #56	; 0x38
 80019a0:	2100      	movs	r1, #0
 80019a2:	4618      	mov	r0, r3
 80019a4:	f007 f9ec 	bl	8008d80 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019a8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	60da      	str	r2, [r3, #12]
 80019b6:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019b8:	463b      	mov	r3, r7
 80019ba:	2244      	movs	r2, #68	; 0x44
 80019bc:	2100      	movs	r1, #0
 80019be:	4618      	mov	r0, r3
 80019c0:	f007 f9de 	bl	8008d80 <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80019c4:	2000      	movs	r0, #0
 80019c6:	f003 f83f 	bl	8004a48 <HAL_PWREx_ControlVoltageScaling>
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019ca:	2302      	movs	r3, #2
 80019cc:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019d2:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019d4:	2340      	movs	r3, #64	; 0x40
 80019d6:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019d8:	2302      	movs	r3, #2
 80019da:	677b      	str	r3, [r7, #116]	; 0x74
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019dc:	2302      	movs	r3, #2
 80019de:	67bb      	str	r3, [r7, #120]	; 0x78
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80019e0:	2304      	movs	r3, #4
 80019e2:	67fb      	str	r3, [r7, #124]	; 0x7c
	RCC_OscInitStruct.PLL.PLLN = 85;
 80019e4:	2355      	movs	r3, #85	; 0x55
 80019e6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019ea:	2302      	movs	r3, #2
 80019ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80019f0:	2302      	movs	r3, #2
 80019f2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80019f6:	2302      	movs	r3, #2
 80019f8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019fc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001a00:	4618      	mov	r0, r3
 8001a02:	f003 f8d5 	bl	8004bb0 <HAL_RCC_OscConfig>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <SystemClock_Config+0x7c>
	{
		Error_Handler();
 8001a0c:	f000 f8d6 	bl	8001bbc <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a10:	230f      	movs	r3, #15
 8001a12:	647b      	str	r3, [r7, #68]	; 0x44
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a14:	2303      	movs	r3, #3
 8001a16:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a20:	2300      	movs	r3, #0
 8001a22:	657b      	str	r3, [r7, #84]	; 0x54

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001a24:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001a28:	2104      	movs	r1, #4
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f003 fbd8 	bl	80051e0 <HAL_RCC_ClockConfig>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <SystemClock_Config+0xa6>
	{
		Error_Handler();
 8001a36:	f000 f8c1 	bl	8001bbc <Error_Handler>
	}
	/** Initializes the peripherals clocks
	 */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_ADC12;
 8001a3a:	f248 0320 	movw	r3, #32800	; 0x8020
 8001a3e:	603b      	str	r3, [r7, #0]
	PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001a40:	2300      	movs	r3, #0
 8001a42:	617b      	str	r3, [r7, #20]
	PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001a44:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001a48:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a4a:	463b      	mov	r3, r7
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f003 fde3 	bl	8005618 <HAL_RCCEx_PeriphCLKConfig>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <SystemClock_Config+0xc8>
	{
		Error_Handler();
 8001a58:	f000 f8b0 	bl	8001bbc <Error_Handler>
	}
}
 8001a5c:	bf00      	nop
 8001a5e:	3790      	adds	r7, #144	; 0x90
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13){
 8001a6e:	88fb      	ldrh	r3, [r7, #6]
 8001a70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a74:	d114      	bne.n	8001aa0 <HAL_GPIO_EXTI_Callback+0x3c>
		hacheurStart = !hacheurStart;
 8001a76:	4b0c      	ldr	r3, [pc, #48]	; (8001aa8 <HAL_GPIO_EXTI_Callback+0x44>)
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	bf0c      	ite	eq
 8001a7e:	2301      	moveq	r3, #1
 8001a80:	2300      	movne	r3, #0
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	461a      	mov	r2, r3
 8001a86:	4b08      	ldr	r3, [pc, #32]	; (8001aa8 <HAL_GPIO_EXTI_Callback+0x44>)
 8001a88:	701a      	strb	r2, [r3, #0]

		if(hacheurStart == 1){
 8001a8a:	4b07      	ldr	r3, [pc, #28]	; (8001aa8 <HAL_GPIO_EXTI_Callback+0x44>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d103      	bne.n	8001a9a <HAL_GPIO_EXTI_Callback+0x36>
			printf("Hacheur active !\r\n");
 8001a92:	4806      	ldr	r0, [pc, #24]	; (8001aac <HAL_GPIO_EXTI_Callback+0x48>)
 8001a94:	f007 fe6c 	bl	8009770 <puts>
		ticks = TIM2->CNT;
		TIM2->CNT = 0;
		if(hacheurStart) printf("ticks/tour = %d\r\n",(int)ticks);
		 */
	}
}
 8001a98:	e002      	b.n	8001aa0 <HAL_GPIO_EXTI_Callback+0x3c>
			printf("Hacheur desactive !\r\n");
 8001a9a:	4805      	ldr	r0, [pc, #20]	; (8001ab0 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001a9c:	f007 fe68 	bl	8009770 <puts>
}
 8001aa0:	bf00      	nop
 8001aa2:	3708      	adds	r7, #8
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	20000538 	.word	0x20000538
 8001aac:	0800cfec 	.word	0x0800cfec
 8001ab0:	0800d000 	.word	0x0800d000

08001ab4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1){
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ac4:	d108      	bne.n	8001ad8 <HAL_ADC_ConvCpltCallback+0x24>
		printf("%d\t%d\r\n",(int)value[0],(int)value[1]);
 8001ac6:	4b06      	ldr	r3, [pc, #24]	; (8001ae0 <HAL_ADC_ConvCpltCallback+0x2c>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4619      	mov	r1, r3
 8001acc:	4b04      	ldr	r3, [pc, #16]	; (8001ae0 <HAL_ADC_ConvCpltCallback+0x2c>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4804      	ldr	r0, [pc, #16]	; (8001ae4 <HAL_ADC_ConvCpltCallback+0x30>)
 8001ad4:	f007 fdc6 	bl	8009664 <iprintf>
	}
}
 8001ad8:	bf00      	nop
 8001ada:	3708      	adds	r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	20000618 	.word	0x20000618
 8001ae4:	0800d070 	.word	0x0800d070

08001ae8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a20      	ldr	r2, [pc, #128]	; (8001b78 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d134      	bne.n	8001b64 <HAL_TIM_PeriodElapsedCallback+0x7c>
		ticks = TIM2->CNT;
 8001afa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b00:	461a      	mov	r2, r3
 8001b02:	4b1e      	ldr	r3, [pc, #120]	; (8001b7c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001b04:	601a      	str	r2, [r3, #0]
		TIM2->CNT = 0;
 8001b06:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	625a      	str	r2, [r3, #36]	; 0x24

		float vit = ((float)ticks * 2 * M_PI * ENC_FREQ_ECH) / (float)ENC_TICKS_PER_REV;
 8001b0e:	4b1b      	ldr	r3, [pc, #108]	; (8001b7c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	ee07 3a90 	vmov	s15, r3
 8001b16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b1a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001b1e:	ee17 0a90 	vmov	r0, s15
 8001b22:	f7fe fd39 	bl	8000598 <__aeabi_f2d>
 8001b26:	a312      	add	r3, pc, #72	; (adr r3, 8001b70 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b2c:	f7fe fd8c 	bl	8000648 <__aeabi_dmul>
 8001b30:	4602      	mov	r2, r0
 8001b32:	460b      	mov	r3, r1
 8001b34:	4610      	mov	r0, r2
 8001b36:	4619      	mov	r1, r3
 8001b38:	f04f 0200 	mov.w	r2, #0
 8001b3c:	4b10      	ldr	r3, [pc, #64]	; (8001b80 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001b3e:	f7fe fd83 	bl	8000648 <__aeabi_dmul>
 8001b42:	4602      	mov	r2, r0
 8001b44:	460b      	mov	r3, r1
 8001b46:	4610      	mov	r0, r2
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f04f 0200 	mov.w	r2, #0
 8001b4e:	4b0d      	ldr	r3, [pc, #52]	; (8001b84 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001b50:	f7fe fea4 	bl	800089c <__aeabi_ddiv>
 8001b54:	4602      	mov	r2, r0
 8001b56:	460b      	mov	r3, r1
 8001b58:	4610      	mov	r0, r2
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	f7ff f86c 	bl	8000c38 <__aeabi_d2f>
 8001b60:	4603      	mov	r3, r0
 8001b62:	60fb      	str	r3, [r7, #12]
		if(hacheurStart){
			//printf("ticks = %d\r\n",ticks);
			//printf("vit = %f rad/s\r\n",vit);
		}
	}
}
 8001b64:	bf00      	nop
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	f3af 8000 	nop.w
 8001b70:	54442d18 	.word	0x54442d18
 8001b74:	400921fb 	.word	0x400921fb
 8001b78:	40001000 	.word	0x40001000
 8001b7c:	2000053c 	.word	0x2000053c
 8001b80:	40490000 	.word	0x40490000
 8001b84:	40af4000 	.word	0x40af4000

08001b88 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == LPUART1){
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a06      	ldr	r2, [pc, #24]	; (8001bb0 <HAL_UART_RxCpltCallback+0x28>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d106      	bne.n	8001ba8 <HAL_UART_RxCpltCallback+0x20>
		shell_char_received();
 8001b9a:	f7ff fb11 	bl	80011c0 <shell_char_received>
		HAL_UART_Receive_IT(&hlpuart1, (uint8_t*)&c, 1);
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	4904      	ldr	r1, [pc, #16]	; (8001bb4 <HAL_UART_RxCpltCallback+0x2c>)
 8001ba2:	4805      	ldr	r0, [pc, #20]	; (8001bb8 <HAL_UART_RxCpltCallback+0x30>)
 8001ba4:	f005 fcf6 	bl	8007594 <HAL_UART_Receive_IT>
	}
}
 8001ba8:	bf00      	nop
 8001baa:	3708      	adds	r7, #8
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	40008000 	.word	0x40008000
 8001bb4:	20000208 	.word	0x20000208
 8001bb8:	20000704 	.word	0x20000704

08001bbc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bc0:	b672      	cpsid	i
}
 8001bc2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001bc4:	e7fe      	b.n	8001bc4 <Error_Handler+0x8>
	...

08001bc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bce:	4b0f      	ldr	r3, [pc, #60]	; (8001c0c <HAL_MspInit+0x44>)
 8001bd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bd2:	4a0e      	ldr	r2, [pc, #56]	; (8001c0c <HAL_MspInit+0x44>)
 8001bd4:	f043 0301 	orr.w	r3, r3, #1
 8001bd8:	6613      	str	r3, [r2, #96]	; 0x60
 8001bda:	4b0c      	ldr	r3, [pc, #48]	; (8001c0c <HAL_MspInit+0x44>)
 8001bdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	607b      	str	r3, [r7, #4]
 8001be4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001be6:	4b09      	ldr	r3, [pc, #36]	; (8001c0c <HAL_MspInit+0x44>)
 8001be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bea:	4a08      	ldr	r2, [pc, #32]	; (8001c0c <HAL_MspInit+0x44>)
 8001bec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bf0:	6593      	str	r3, [r2, #88]	; 0x58
 8001bf2:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <HAL_MspInit+0x44>)
 8001bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bfa:	603b      	str	r3, [r7, #0]
 8001bfc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001bfe:	f002 ffc7 	bl	8004b90 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c02:	bf00      	nop
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40021000 	.word	0x40021000

08001c10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c14:	e7fe      	b.n	8001c14 <NMI_Handler+0x4>

08001c16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c16:	b480      	push	{r7}
 8001c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c1a:	e7fe      	b.n	8001c1a <HardFault_Handler+0x4>

08001c1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c20:	e7fe      	b.n	8001c20 <MemManage_Handler+0x4>

08001c22 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c22:	b480      	push	{r7}
 8001c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c26:	e7fe      	b.n	8001c26 <BusFault_Handler+0x4>

08001c28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c2c:	e7fe      	b.n	8001c2c <UsageFault_Handler+0x4>

08001c2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c2e:	b480      	push	{r7}
 8001c30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c32:	bf00      	nop
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c40:	bf00      	nop
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c4e:	bf00      	nop
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr

08001c58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c5c:	f000 fc28 	bl	80024b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c60:	bf00      	nop
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c68:	4802      	ldr	r0, [pc, #8]	; (8001c74 <DMA1_Channel1_IRQHandler+0x10>)
 8001c6a:	f002 fbec 	bl	8004446 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	200005b8 	.word	0x200005b8

08001c78 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c7c:	4802      	ldr	r0, [pc, #8]	; (8001c88 <ADC1_2_IRQHandler+0x10>)
 8001c7e:	f001 f8d5 	bl	8002e2c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	2000054c 	.word	0x2000054c

08001c8c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001c90:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001c94:	f002 fec0 	bl	8004a18 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001c98:	bf00      	nop
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001ca0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001ca4:	f002 feb8 	bl	8004a18 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ca8:	bf00      	nop
 8001caa:	bd80      	pop	{r7, pc}

08001cac <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001cb0:	4802      	ldr	r0, [pc, #8]	; (8001cbc <TIM6_DAC_IRQHandler+0x10>)
 8001cb2:	f004 fa85 	bl	80061c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001cb6:	bf00      	nop
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	20000620 	.word	0x20000620

08001cc0 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001cc4:	4802      	ldr	r0, [pc, #8]	; (8001cd0 <LPUART1_IRQHandler+0x10>)
 8001cc6:	f005 fcab 	bl	8007620 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001cca:	bf00      	nop
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20000704 	.word	0x20000704

08001cd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
	return 1;
 8001cd8:	2301      	movs	r3, #1
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <_kill>:

int _kill(int pid, int sig)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001cee:	f007 f81d 	bl	8008d2c <__errno>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2216      	movs	r2, #22
 8001cf6:	601a      	str	r2, [r3, #0]
	return -1;
 8001cf8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3708      	adds	r7, #8
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <_exit>:

void _exit (int status)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f7ff ffe7 	bl	8001ce4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d16:	e7fe      	b.n	8001d16 <_exit+0x12>

08001d18 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d24:	2300      	movs	r3, #0
 8001d26:	617b      	str	r3, [r7, #20]
 8001d28:	e00a      	b.n	8001d40 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d2a:	f3af 8000 	nop.w
 8001d2e:	4601      	mov	r1, r0
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	1c5a      	adds	r2, r3, #1
 8001d34:	60ba      	str	r2, [r7, #8]
 8001d36:	b2ca      	uxtb	r2, r1
 8001d38:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	617b      	str	r3, [r7, #20]
 8001d40:	697a      	ldr	r2, [r7, #20]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	dbf0      	blt.n	8001d2a <_read+0x12>
	}

return len;
 8001d48:	687b      	ldr	r3, [r7, #4]
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3718      	adds	r7, #24
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b086      	sub	sp, #24
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	60f8      	str	r0, [r7, #12]
 8001d5a:	60b9      	str	r1, [r7, #8]
 8001d5c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d5e:	2300      	movs	r3, #0
 8001d60:	617b      	str	r3, [r7, #20]
 8001d62:	e009      	b.n	8001d78 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	1c5a      	adds	r2, r3, #1
 8001d68:	60ba      	str	r2, [r7, #8]
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7ff f965 	bl	800103c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	3301      	adds	r3, #1
 8001d76:	617b      	str	r3, [r7, #20]
 8001d78:	697a      	ldr	r2, [r7, #20]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	dbf1      	blt.n	8001d64 <_write+0x12>
	}
	return len;
 8001d80:	687b      	ldr	r3, [r7, #4]
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3718      	adds	r7, #24
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <_close>:

int _close(int file)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	b083      	sub	sp, #12
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
	return -1;
 8001d92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001da2:	b480      	push	{r7}
 8001da4:	b083      	sub	sp, #12
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
 8001daa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001db2:	605a      	str	r2, [r3, #4]
	return 0;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	370c      	adds	r7, #12
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr

08001dc2 <_isatty>:

int _isatty(int file)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	b083      	sub	sp, #12
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
	return 1;
 8001dca:	2301      	movs	r3, #1
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
	return 0;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3714      	adds	r7, #20
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
	...

08001df4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dfc:	4a14      	ldr	r2, [pc, #80]	; (8001e50 <_sbrk+0x5c>)
 8001dfe:	4b15      	ldr	r3, [pc, #84]	; (8001e54 <_sbrk+0x60>)
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e08:	4b13      	ldr	r3, [pc, #76]	; (8001e58 <_sbrk+0x64>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d102      	bne.n	8001e16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e10:	4b11      	ldr	r3, [pc, #68]	; (8001e58 <_sbrk+0x64>)
 8001e12:	4a12      	ldr	r2, [pc, #72]	; (8001e5c <_sbrk+0x68>)
 8001e14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e16:	4b10      	ldr	r3, [pc, #64]	; (8001e58 <_sbrk+0x64>)
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d207      	bcs.n	8001e34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e24:	f006 ff82 	bl	8008d2c <__errno>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	220c      	movs	r2, #12
 8001e2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e32:	e009      	b.n	8001e48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e34:	4b08      	ldr	r3, [pc, #32]	; (8001e58 <_sbrk+0x64>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e3a:	4b07      	ldr	r3, [pc, #28]	; (8001e58 <_sbrk+0x64>)
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4413      	add	r3, r2
 8001e42:	4a05      	ldr	r2, [pc, #20]	; (8001e58 <_sbrk+0x64>)
 8001e44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e46:	68fb      	ldr	r3, [r7, #12]
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3718      	adds	r7, #24
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	20008000 	.word	0x20008000
 8001e54:	00000400 	.word	0x00000400
 8001e58:	20000540 	.word	0x20000540
 8001e5c:	200007a8 	.word	0x200007a8

08001e60 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001e64:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <SystemInit+0x20>)
 8001e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e6a:	4a05      	ldr	r2, [pc, #20]	; (8001e80 <SystemInit+0x20>)
 8001e6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e74:	bf00      	nop
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	e000ed00 	.word	0xe000ed00

08001e84 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b098      	sub	sp, #96	; 0x60
 8001e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e8a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e8e:	2200      	movs	r2, #0
 8001e90:	601a      	str	r2, [r3, #0]
 8001e92:	605a      	str	r2, [r3, #4]
 8001e94:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e96:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	605a      	str	r2, [r3, #4]
 8001ea0:	609a      	str	r2, [r3, #8]
 8001ea2:	60da      	str	r2, [r3, #12]
 8001ea4:	611a      	str	r2, [r3, #16]
 8001ea6:	615a      	str	r2, [r3, #20]
 8001ea8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001eaa:	1d3b      	adds	r3, r7, #4
 8001eac:	2234      	movs	r2, #52	; 0x34
 8001eae:	2100      	movs	r1, #0
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f006 ff65 	bl	8008d80 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001eb6:	4b41      	ldr	r3, [pc, #260]	; (8001fbc <MX_TIM1_Init+0x138>)
 8001eb8:	4a41      	ldr	r2, [pc, #260]	; (8001fc0 <MX_TIM1_Init+0x13c>)
 8001eba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 10-1;
 8001ebc:	4b3f      	ldr	r3, [pc, #252]	; (8001fbc <MX_TIM1_Init+0x138>)
 8001ebe:	2209      	movs	r2, #9
 8001ec0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001ec2:	4b3e      	ldr	r3, [pc, #248]	; (8001fbc <MX_TIM1_Init+0x138>)
 8001ec4:	2220      	movs	r2, #32
 8001ec6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1023;
 8001ec8:	4b3c      	ldr	r3, [pc, #240]	; (8001fbc <MX_TIM1_Init+0x138>)
 8001eca:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8001ece:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ed0:	4b3a      	ldr	r3, [pc, #232]	; (8001fbc <MX_TIM1_Init+0x138>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ed6:	4b39      	ldr	r3, [pc, #228]	; (8001fbc <MX_TIM1_Init+0x138>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001edc:	4b37      	ldr	r3, [pc, #220]	; (8001fbc <MX_TIM1_Init+0x138>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ee2:	4836      	ldr	r0, [pc, #216]	; (8001fbc <MX_TIM1_Init+0x138>)
 8001ee4:	f003 fe4a 	bl	8005b7c <HAL_TIM_PWM_Init>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001eee:	f7ff fe65 	bl	8001bbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001efa:	2300      	movs	r3, #0
 8001efc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001efe:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001f02:	4619      	mov	r1, r3
 8001f04:	482d      	ldr	r0, [pc, #180]	; (8001fbc <MX_TIM1_Init+0x138>)
 8001f06:	f005 f8d1 	bl	80070ac <HAL_TIMEx_MasterConfigSynchronization>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001f10:	f7ff fe54 	bl	8001bbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f14:	2360      	movs	r3, #96	; 0x60
 8001f16:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f20:	2300      	movs	r3, #0
 8001f22:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f24:	2300      	movs	r3, #0
 8001f26:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f30:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f34:	2200      	movs	r2, #0
 8001f36:	4619      	mov	r1, r3
 8001f38:	4820      	ldr	r0, [pc, #128]	; (8001fbc <MX_TIM1_Init+0x138>)
 8001f3a:	f004 fac1 	bl	80064c0 <HAL_TIM_PWM_ConfigChannel>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001f44:	f7ff fe3a 	bl	8001bbc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f48:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f4c:	2204      	movs	r2, #4
 8001f4e:	4619      	mov	r1, r3
 8001f50:	481a      	ldr	r0, [pc, #104]	; (8001fbc <MX_TIM1_Init+0x138>)
 8001f52:	f004 fab5 	bl	80064c0 <HAL_TIM_PWM_ConfigChannel>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001f5c:	f7ff fe2e 	bl	8001bbc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f60:	2300      	movs	r3, #0
 8001f62:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f64:	2300      	movs	r3, #0
 8001f66:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 203;
 8001f6c:	23cb      	movs	r3, #203	; 0xcb
 8001f6e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f70:	2300      	movs	r3, #0
 8001f72:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f78:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001f82:	2300      	movs	r3, #0
 8001f84:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001f86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f8a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001f90:	2300      	movs	r3, #0
 8001f92:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f94:	2300      	movs	r3, #0
 8001f96:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f98:	1d3b      	adds	r3, r7, #4
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	4807      	ldr	r0, [pc, #28]	; (8001fbc <MX_TIM1_Init+0x138>)
 8001f9e:	f005 f907 	bl	80071b0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001fa8:	f7ff fe08 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001fac:	4803      	ldr	r0, [pc, #12]	; (8001fbc <MX_TIM1_Init+0x138>)
 8001fae:	f000 f919 	bl	80021e4 <HAL_TIM_MspPostInit>

}
 8001fb2:	bf00      	nop
 8001fb4:	3760      	adds	r7, #96	; 0x60
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	2000066c 	.word	0x2000066c
 8001fc0:	40012c00 	.word	0x40012c00

08001fc4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b08c      	sub	sp, #48	; 0x30
 8001fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001fca:	f107 030c 	add.w	r3, r7, #12
 8001fce:	2224      	movs	r2, #36	; 0x24
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f006 fed4 	bl	8008d80 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fd8:	463b      	mov	r3, r7
 8001fda:	2200      	movs	r2, #0
 8001fdc:	601a      	str	r2, [r3, #0]
 8001fde:	605a      	str	r2, [r3, #4]
 8001fe0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fe2:	4b21      	ldr	r3, [pc, #132]	; (8002068 <MX_TIM2_Init+0xa4>)
 8001fe4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fe8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001fea:	4b1f      	ldr	r3, [pc, #124]	; (8002068 <MX_TIM2_Init+0xa4>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ff0:	4b1d      	ldr	r3, [pc, #116]	; (8002068 <MX_TIM2_Init+0xa4>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 8001ff6:	4b1c      	ldr	r3, [pc, #112]	; (8002068 <MX_TIM2_Init+0xa4>)
 8001ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8001ffc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ffe:	4b1a      	ldr	r3, [pc, #104]	; (8002068 <MX_TIM2_Init+0xa4>)
 8002000:	2200      	movs	r2, #0
 8002002:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002004:	4b18      	ldr	r3, [pc, #96]	; (8002068 <MX_TIM2_Init+0xa4>)
 8002006:	2200      	movs	r2, #0
 8002008:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800200a:	2303      	movs	r3, #3
 800200c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800200e:	2300      	movs	r3, #0
 8002010:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002012:	2301      	movs	r3, #1
 8002014:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002016:	2300      	movs	r3, #0
 8002018:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800201a:	2300      	movs	r3, #0
 800201c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800201e:	2300      	movs	r3, #0
 8002020:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002022:	2301      	movs	r3, #1
 8002024:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002026:	2300      	movs	r3, #0
 8002028:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800202a:	2300      	movs	r3, #0
 800202c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800202e:	f107 030c 	add.w	r3, r7, #12
 8002032:	4619      	mov	r1, r3
 8002034:	480c      	ldr	r0, [pc, #48]	; (8002068 <MX_TIM2_Init+0xa4>)
 8002036:	f003 ff8f 	bl	8005f58 <HAL_TIM_Encoder_Init>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8002040:	f7ff fdbc 	bl	8001bbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002044:	2300      	movs	r3, #0
 8002046:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002048:	2300      	movs	r3, #0
 800204a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800204c:	463b      	mov	r3, r7
 800204e:	4619      	mov	r1, r3
 8002050:	4805      	ldr	r0, [pc, #20]	; (8002068 <MX_TIM2_Init+0xa4>)
 8002052:	f005 f82b 	bl	80070ac <HAL_TIMEx_MasterConfigSynchronization>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 800205c:	f7ff fdae 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002060:	bf00      	nop
 8002062:	3730      	adds	r7, #48	; 0x30
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	200006b8 	.word	0x200006b8

0800206c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002072:	1d3b      	adds	r3, r7, #4
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	605a      	str	r2, [r3, #4]
 800207a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800207c:	4b14      	ldr	r3, [pc, #80]	; (80020d0 <MX_TIM6_Init+0x64>)
 800207e:	4a15      	ldr	r2, [pc, #84]	; (80020d4 <MX_TIM6_Init+0x68>)
 8002080:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 17000-1;
 8002082:	4b13      	ldr	r3, [pc, #76]	; (80020d0 <MX_TIM6_Init+0x64>)
 8002084:	f244 2267 	movw	r2, #16999	; 0x4267
 8002088:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800208a:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <MX_TIM6_Init+0x64>)
 800208c:	2200      	movs	r2, #0
 800208e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 199;
 8002090:	4b0f      	ldr	r3, [pc, #60]	; (80020d0 <MX_TIM6_Init+0x64>)
 8002092:	22c7      	movs	r2, #199	; 0xc7
 8002094:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002096:	4b0e      	ldr	r3, [pc, #56]	; (80020d0 <MX_TIM6_Init+0x64>)
 8002098:	2200      	movs	r2, #0
 800209a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800209c:	480c      	ldr	r0, [pc, #48]	; (80020d0 <MX_TIM6_Init+0x64>)
 800209e:	f003 fcab 	bl	80059f8 <HAL_TIM_Base_Init>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80020a8:	f7ff fd88 	bl	8001bbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020ac:	2300      	movs	r3, #0
 80020ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80020b4:	1d3b      	adds	r3, r7, #4
 80020b6:	4619      	mov	r1, r3
 80020b8:	4805      	ldr	r0, [pc, #20]	; (80020d0 <MX_TIM6_Init+0x64>)
 80020ba:	f004 fff7 	bl	80070ac <HAL_TIMEx_MasterConfigSynchronization>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d001      	beq.n	80020c8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80020c4:	f7ff fd7a 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80020c8:	bf00      	nop
 80020ca:	3710      	adds	r7, #16
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	20000620 	.word	0x20000620
 80020d4:	40001000 	.word	0x40001000

080020d8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80020d8:	b480      	push	{r7}
 80020da:	b085      	sub	sp, #20
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a0a      	ldr	r2, [pc, #40]	; (8002110 <HAL_TIM_PWM_MspInit+0x38>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d10b      	bne.n	8002102 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020ea:	4b0a      	ldr	r3, [pc, #40]	; (8002114 <HAL_TIM_PWM_MspInit+0x3c>)
 80020ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020ee:	4a09      	ldr	r2, [pc, #36]	; (8002114 <HAL_TIM_PWM_MspInit+0x3c>)
 80020f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80020f4:	6613      	str	r3, [r2, #96]	; 0x60
 80020f6:	4b07      	ldr	r3, [pc, #28]	; (8002114 <HAL_TIM_PWM_MspInit+0x3c>)
 80020f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80020fe:	60fb      	str	r3, [r7, #12]
 8002100:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002102:	bf00      	nop
 8002104:	3714      	adds	r7, #20
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	40012c00 	.word	0x40012c00
 8002114:	40021000 	.word	0x40021000

08002118 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b08a      	sub	sp, #40	; 0x28
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002120:	f107 0314 	add.w	r3, r7, #20
 8002124:	2200      	movs	r2, #0
 8002126:	601a      	str	r2, [r3, #0]
 8002128:	605a      	str	r2, [r3, #4]
 800212a:	609a      	str	r2, [r3, #8]
 800212c:	60da      	str	r2, [r3, #12]
 800212e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002138:	d128      	bne.n	800218c <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800213a:	4b16      	ldr	r3, [pc, #88]	; (8002194 <HAL_TIM_Encoder_MspInit+0x7c>)
 800213c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800213e:	4a15      	ldr	r2, [pc, #84]	; (8002194 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002140:	f043 0301 	orr.w	r3, r3, #1
 8002144:	6593      	str	r3, [r2, #88]	; 0x58
 8002146:	4b13      	ldr	r3, [pc, #76]	; (8002194 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002148:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800214a:	f003 0301 	and.w	r3, r3, #1
 800214e:	613b      	str	r3, [r7, #16]
 8002150:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002152:	4b10      	ldr	r3, [pc, #64]	; (8002194 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002156:	4a0f      	ldr	r2, [pc, #60]	; (8002194 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002158:	f043 0301 	orr.w	r3, r3, #1
 800215c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800215e:	4b0d      	ldr	r3, [pc, #52]	; (8002194 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 800216a:	2303      	movs	r3, #3
 800216c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216e:	2302      	movs	r3, #2
 8002170:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002172:	2300      	movs	r3, #0
 8002174:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002176:	2300      	movs	r3, #0
 8002178:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800217a:	2301      	movs	r3, #1
 800217c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800217e:	f107 0314 	add.w	r3, r7, #20
 8002182:	4619      	mov	r1, r3
 8002184:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002188:	f002 faac 	bl	80046e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800218c:	bf00      	nop
 800218e:	3728      	adds	r7, #40	; 0x28
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	40021000 	.word	0x40021000

08002198 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a0d      	ldr	r2, [pc, #52]	; (80021dc <HAL_TIM_Base_MspInit+0x44>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d113      	bne.n	80021d2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80021aa:	4b0d      	ldr	r3, [pc, #52]	; (80021e0 <HAL_TIM_Base_MspInit+0x48>)
 80021ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ae:	4a0c      	ldr	r2, [pc, #48]	; (80021e0 <HAL_TIM_Base_MspInit+0x48>)
 80021b0:	f043 0310 	orr.w	r3, r3, #16
 80021b4:	6593      	str	r3, [r2, #88]	; 0x58
 80021b6:	4b0a      	ldr	r3, [pc, #40]	; (80021e0 <HAL_TIM_Base_MspInit+0x48>)
 80021b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ba:	f003 0310 	and.w	r3, r3, #16
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80021c2:	2200      	movs	r2, #0
 80021c4:	2100      	movs	r1, #0
 80021c6:	2036      	movs	r0, #54	; 0x36
 80021c8:	f001 ff25 	bl	8004016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80021cc:	2036      	movs	r0, #54	; 0x36
 80021ce:	f001 ff3c 	bl	800404a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80021d2:	bf00      	nop
 80021d4:	3710      	adds	r7, #16
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	40001000 	.word	0x40001000
 80021e0:	40021000 	.word	0x40021000

080021e4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b08a      	sub	sp, #40	; 0x28
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021ec:	f107 0314 	add.w	r3, r7, #20
 80021f0:	2200      	movs	r2, #0
 80021f2:	601a      	str	r2, [r3, #0]
 80021f4:	605a      	str	r2, [r3, #4]
 80021f6:	609a      	str	r2, [r3, #8]
 80021f8:	60da      	str	r2, [r3, #12]
 80021fa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a20      	ldr	r2, [pc, #128]	; (8002284 <HAL_TIM_MspPostInit+0xa0>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d139      	bne.n	800227a <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002206:	4b20      	ldr	r3, [pc, #128]	; (8002288 <HAL_TIM_MspPostInit+0xa4>)
 8002208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800220a:	4a1f      	ldr	r2, [pc, #124]	; (8002288 <HAL_TIM_MspPostInit+0xa4>)
 800220c:	f043 0301 	orr.w	r3, r3, #1
 8002210:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002212:	4b1d      	ldr	r3, [pc, #116]	; (8002288 <HAL_TIM_MspPostInit+0xa4>)
 8002214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002216:	f003 0301 	and.w	r3, r3, #1
 800221a:	613b      	str	r3, [r7, #16]
 800221c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800221e:	4b1a      	ldr	r3, [pc, #104]	; (8002288 <HAL_TIM_MspPostInit+0xa4>)
 8002220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002222:	4a19      	ldr	r2, [pc, #100]	; (8002288 <HAL_TIM_MspPostInit+0xa4>)
 8002224:	f043 0302 	orr.w	r3, r3, #2
 8002228:	64d3      	str	r3, [r2, #76]	; 0x4c
 800222a:	4b17      	ldr	r3, [pc, #92]	; (8002288 <HAL_TIM_MspPostInit+0xa4>)
 800222c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800222e:	f003 0302 	and.w	r3, r3, #2
 8002232:	60fb      	str	r3, [r7, #12]
 8002234:	68fb      	ldr	r3, [r7, #12]
    PA7     ------> TIM1_CH1N
    PB0     ------> TIM1_CH2N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = RED_BOT_Pin|RED_TOP_Pin|YEL_TOP_Pin;
 8002236:	f44f 7360 	mov.w	r3, #896	; 0x380
 800223a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223c:	2302      	movs	r3, #2
 800223e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002240:	2300      	movs	r3, #0
 8002242:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002244:	2300      	movs	r3, #0
 8002246:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002248:	2306      	movs	r3, #6
 800224a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224c:	f107 0314 	add.w	r3, r7, #20
 8002250:	4619      	mov	r1, r3
 8002252:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002256:	f002 fa45 	bl	80046e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = YEL_BOT_Pin;
 800225a:	2301      	movs	r3, #1
 800225c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225e:	2302      	movs	r3, #2
 8002260:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002262:	2300      	movs	r3, #0
 8002264:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002266:	2300      	movs	r3, #0
 8002268:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800226a:	2306      	movs	r3, #6
 800226c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(YEL_BOT_GPIO_Port, &GPIO_InitStruct);
 800226e:	f107 0314 	add.w	r3, r7, #20
 8002272:	4619      	mov	r1, r3
 8002274:	4805      	ldr	r0, [pc, #20]	; (800228c <HAL_TIM_MspPostInit+0xa8>)
 8002276:	f002 fa35 	bl	80046e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800227a:	bf00      	nop
 800227c:	3728      	adds	r7, #40	; 0x28
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	40012c00 	.word	0x40012c00
 8002288:	40021000 	.word	0x40021000
 800228c:	48000400 	.word	0x48000400

08002290 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002294:	4b21      	ldr	r3, [pc, #132]	; (800231c <MX_LPUART1_UART_Init+0x8c>)
 8002296:	4a22      	ldr	r2, [pc, #136]	; (8002320 <MX_LPUART1_UART_Init+0x90>)
 8002298:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800229a:	4b20      	ldr	r3, [pc, #128]	; (800231c <MX_LPUART1_UART_Init+0x8c>)
 800229c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022a0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80022a2:	4b1e      	ldr	r3, [pc, #120]	; (800231c <MX_LPUART1_UART_Init+0x8c>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80022a8:	4b1c      	ldr	r3, [pc, #112]	; (800231c <MX_LPUART1_UART_Init+0x8c>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80022ae:	4b1b      	ldr	r3, [pc, #108]	; (800231c <MX_LPUART1_UART_Init+0x8c>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80022b4:	4b19      	ldr	r3, [pc, #100]	; (800231c <MX_LPUART1_UART_Init+0x8c>)
 80022b6:	220c      	movs	r2, #12
 80022b8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ba:	4b18      	ldr	r3, [pc, #96]	; (800231c <MX_LPUART1_UART_Init+0x8c>)
 80022bc:	2200      	movs	r2, #0
 80022be:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022c0:	4b16      	ldr	r3, [pc, #88]	; (800231c <MX_LPUART1_UART_Init+0x8c>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80022c6:	4b15      	ldr	r3, [pc, #84]	; (800231c <MX_LPUART1_UART_Init+0x8c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022cc:	4b13      	ldr	r3, [pc, #76]	; (800231c <MX_LPUART1_UART_Init+0x8c>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80022d2:	4812      	ldr	r0, [pc, #72]	; (800231c <MX_LPUART1_UART_Init+0x8c>)
 80022d4:	f005 f877 	bl	80073c6 <HAL_UART_Init>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80022de:	f7ff fc6d 	bl	8001bbc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022e2:	2100      	movs	r1, #0
 80022e4:	480d      	ldr	r0, [pc, #52]	; (800231c <MX_LPUART1_UART_Init+0x8c>)
 80022e6:	f006 fc4e 	bl	8008b86 <HAL_UARTEx_SetTxFifoThreshold>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80022f0:	f7ff fc64 	bl	8001bbc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022f4:	2100      	movs	r1, #0
 80022f6:	4809      	ldr	r0, [pc, #36]	; (800231c <MX_LPUART1_UART_Init+0x8c>)
 80022f8:	f006 fc83 	bl	8008c02 <HAL_UARTEx_SetRxFifoThreshold>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8002302:	f7ff fc5b 	bl	8001bbc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002306:	4805      	ldr	r0, [pc, #20]	; (800231c <MX_LPUART1_UART_Init+0x8c>)
 8002308:	f006 fc04 	bl	8008b14 <HAL_UARTEx_DisableFifoMode>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8002312:	f7ff fc53 	bl	8001bbc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002316:	bf00      	nop
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	20000704 	.word	0x20000704
 8002320:	40008000 	.word	0x40008000

08002324 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b08a      	sub	sp, #40	; 0x28
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800232c:	f107 0314 	add.w	r3, r7, #20
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]
 8002338:	60da      	str	r2, [r3, #12]
 800233a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==LPUART1)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a1b      	ldr	r2, [pc, #108]	; (80023b0 <HAL_UART_MspInit+0x8c>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d130      	bne.n	80023a8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002346:	4b1b      	ldr	r3, [pc, #108]	; (80023b4 <HAL_UART_MspInit+0x90>)
 8002348:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800234a:	4a1a      	ldr	r2, [pc, #104]	; (80023b4 <HAL_UART_MspInit+0x90>)
 800234c:	f043 0301 	orr.w	r3, r3, #1
 8002350:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002352:	4b18      	ldr	r3, [pc, #96]	; (80023b4 <HAL_UART_MspInit+0x90>)
 8002354:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	613b      	str	r3, [r7, #16]
 800235c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800235e:	4b15      	ldr	r3, [pc, #84]	; (80023b4 <HAL_UART_MspInit+0x90>)
 8002360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002362:	4a14      	ldr	r2, [pc, #80]	; (80023b4 <HAL_UART_MspInit+0x90>)
 8002364:	f043 0301 	orr.w	r3, r3, #1
 8002368:	64d3      	str	r3, [r2, #76]	; 0x4c
 800236a:	4b12      	ldr	r3, [pc, #72]	; (80023b4 <HAL_UART_MspInit+0x90>)
 800236c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800236e:	f003 0301 	and.w	r3, r3, #1
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8002376:	230c      	movs	r3, #12
 8002378:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237a:	2302      	movs	r3, #2
 800237c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237e:	2300      	movs	r3, #0
 8002380:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002382:	2300      	movs	r3, #0
 8002384:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002386:	230c      	movs	r3, #12
 8002388:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800238a:	f107 0314 	add.w	r3, r7, #20
 800238e:	4619      	mov	r1, r3
 8002390:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002394:	f002 f9a6 	bl	80046e4 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8002398:	2200      	movs	r2, #0
 800239a:	2100      	movs	r1, #0
 800239c:	205b      	movs	r0, #91	; 0x5b
 800239e:	f001 fe3a 	bl	8004016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80023a2:	205b      	movs	r0, #91	; 0x5b
 80023a4:	f001 fe51 	bl	800404a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 80023a8:	bf00      	nop
 80023aa:	3728      	adds	r7, #40	; 0x28
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	40008000 	.word	0x40008000
 80023b4:	40021000 	.word	0x40021000

080023b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80023b8:	480d      	ldr	r0, [pc, #52]	; (80023f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80023ba:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023bc:	480d      	ldr	r0, [pc, #52]	; (80023f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80023be:	490e      	ldr	r1, [pc, #56]	; (80023f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023c0:	4a0e      	ldr	r2, [pc, #56]	; (80023fc <LoopForever+0xe>)
  movs r3, #0
 80023c2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80023c4:	e002      	b.n	80023cc <LoopCopyDataInit>

080023c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023ca:	3304      	adds	r3, #4

080023cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023d0:	d3f9      	bcc.n	80023c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023d2:	4a0b      	ldr	r2, [pc, #44]	; (8002400 <LoopForever+0x12>)
  ldr r4, =_ebss
 80023d4:	4c0b      	ldr	r4, [pc, #44]	; (8002404 <LoopForever+0x16>)
  movs r3, #0
 80023d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023d8:	e001      	b.n	80023de <LoopFillZerobss>

080023da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023dc:	3204      	adds	r2, #4

080023de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023e0:	d3fb      	bcc.n	80023da <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80023e2:	f7ff fd3d 	bl	8001e60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023e6:	f006 fca7 	bl	8008d38 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023ea:	f7ff fa35 	bl	8001858 <main>

080023ee <LoopForever>:

LoopForever:
    b LoopForever
 80023ee:	e7fe      	b.n	80023ee <LoopForever>
  ldr   r0, =_estack
 80023f0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80023f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023f8:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80023fc:	0800d574 	.word	0x0800d574
  ldr r2, =_sbss
 8002400:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002404:	200007a8 	.word	0x200007a8

08002408 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002408:	e7fe      	b.n	8002408 <COMP1_2_3_IRQHandler>

0800240a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800240a:	b580      	push	{r7, lr}
 800240c:	b082      	sub	sp, #8
 800240e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002410:	2300      	movs	r3, #0
 8002412:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002414:	2003      	movs	r0, #3
 8002416:	f001 fdf3 	bl	8004000 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800241a:	2000      	movs	r0, #0
 800241c:	f000 f80e 	bl	800243c <HAL_InitTick>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d002      	beq.n	800242c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	71fb      	strb	r3, [r7, #7]
 800242a:	e001      	b.n	8002430 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800242c:	f7ff fbcc 	bl	8001bc8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002430:	79fb      	ldrb	r3, [r7, #7]

}
 8002432:	4618      	mov	r0, r3
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
	...

0800243c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002444:	2300      	movs	r3, #0
 8002446:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002448:	4b16      	ldr	r3, [pc, #88]	; (80024a4 <HAL_InitTick+0x68>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d022      	beq.n	8002496 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002450:	4b15      	ldr	r3, [pc, #84]	; (80024a8 <HAL_InitTick+0x6c>)
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	4b13      	ldr	r3, [pc, #76]	; (80024a4 <HAL_InitTick+0x68>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800245c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002460:	fbb2 f3f3 	udiv	r3, r2, r3
 8002464:	4618      	mov	r0, r3
 8002466:	f001 fdfe 	bl	8004066 <HAL_SYSTICK_Config>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d10f      	bne.n	8002490 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2b0f      	cmp	r3, #15
 8002474:	d809      	bhi.n	800248a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002476:	2200      	movs	r2, #0
 8002478:	6879      	ldr	r1, [r7, #4]
 800247a:	f04f 30ff 	mov.w	r0, #4294967295
 800247e:	f001 fdca 	bl	8004016 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002482:	4a0a      	ldr	r2, [pc, #40]	; (80024ac <HAL_InitTick+0x70>)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6013      	str	r3, [r2, #0]
 8002488:	e007      	b.n	800249a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	73fb      	strb	r3, [r7, #15]
 800248e:	e004      	b.n	800249a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	73fb      	strb	r3, [r7, #15]
 8002494:	e001      	b.n	800249a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800249a:	7bfb      	ldrb	r3, [r7, #15]
}
 800249c:	4618      	mov	r0, r3
 800249e:	3710      	adds	r7, #16
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	20000014 	.word	0x20000014
 80024a8:	2000000c 	.word	0x2000000c
 80024ac:	20000010 	.word	0x20000010

080024b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024b4:	4b05      	ldr	r3, [pc, #20]	; (80024cc <HAL_IncTick+0x1c>)
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	4b05      	ldr	r3, [pc, #20]	; (80024d0 <HAL_IncTick+0x20>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4413      	add	r3, r2
 80024be:	4a03      	ldr	r2, [pc, #12]	; (80024cc <HAL_IncTick+0x1c>)
 80024c0:	6013      	str	r3, [r2, #0]
}
 80024c2:	bf00      	nop
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr
 80024cc:	20000794 	.word	0x20000794
 80024d0:	20000014 	.word	0x20000014

080024d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  return uwTick;
 80024d8:	4b03      	ldr	r3, [pc, #12]	; (80024e8 <HAL_GetTick+0x14>)
 80024da:	681b      	ldr	r3, [r3, #0]
}
 80024dc:	4618      	mov	r0, r3
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	20000794 	.word	0x20000794

080024ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b084      	sub	sp, #16
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024f4:	f7ff ffee 	bl	80024d4 <HAL_GetTick>
 80024f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002504:	d004      	beq.n	8002510 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002506:	4b09      	ldr	r3, [pc, #36]	; (800252c <HAL_Delay+0x40>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	68fa      	ldr	r2, [r7, #12]
 800250c:	4413      	add	r3, r2
 800250e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002510:	bf00      	nop
 8002512:	f7ff ffdf 	bl	80024d4 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	68fa      	ldr	r2, [r7, #12]
 800251e:	429a      	cmp	r2, r3
 8002520:	d8f7      	bhi.n	8002512 <HAL_Delay+0x26>
  {
  }
}
 8002522:	bf00      	nop
 8002524:	bf00      	nop
 8002526:	3710      	adds	r7, #16
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	20000014 	.word	0x20000014

08002530 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	431a      	orrs	r2, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	609a      	str	r2, [r3, #8]
}
 800254a:	bf00      	nop
 800254c:	370c      	adds	r7, #12
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr

08002556 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002556:	b480      	push	{r7}
 8002558:	b083      	sub	sp, #12
 800255a:	af00      	add	r7, sp, #0
 800255c:	6078      	str	r0, [r7, #4]
 800255e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	431a      	orrs	r2, r3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	609a      	str	r2, [r3, #8]
}
 8002570:	bf00      	nop
 8002572:	370c      	adds	r7, #12
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800258c:	4618      	mov	r0, r3
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002598:	b480      	push	{r7}
 800259a:	b087      	sub	sp, #28
 800259c:	af00      	add	r7, sp, #0
 800259e:	60f8      	str	r0, [r7, #12]
 80025a0:	60b9      	str	r1, [r7, #8]
 80025a2:	607a      	str	r2, [r7, #4]
 80025a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	3360      	adds	r3, #96	; 0x60
 80025aa:	461a      	mov	r2, r3
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	4413      	add	r3, r2
 80025b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	4b08      	ldr	r3, [pc, #32]	; (80025dc <LL_ADC_SetOffset+0x44>)
 80025ba:	4013      	ands	r3, r2
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80025c2:	683a      	ldr	r2, [r7, #0]
 80025c4:	430a      	orrs	r2, r1
 80025c6:	4313      	orrs	r3, r2
 80025c8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80025d0:	bf00      	nop
 80025d2:	371c      	adds	r7, #28
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr
 80025dc:	03fff000 	.word	0x03fff000

080025e0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	3360      	adds	r3, #96	; 0x60
 80025ee:	461a      	mov	r2, r3
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	4413      	add	r3, r2
 80025f6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002600:	4618      	mov	r0, r3
 8002602:	3714      	adds	r7, #20
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800260c:	b480      	push	{r7}
 800260e:	b087      	sub	sp, #28
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	3360      	adds	r3, #96	; 0x60
 800261c:	461a      	mov	r2, r3
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	4413      	add	r3, r2
 8002624:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	431a      	orrs	r2, r3
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002636:	bf00      	nop
 8002638:	371c      	adds	r7, #28
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr

08002642 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002642:	b480      	push	{r7}
 8002644:	b087      	sub	sp, #28
 8002646:	af00      	add	r7, sp, #0
 8002648:	60f8      	str	r0, [r7, #12]
 800264a:	60b9      	str	r1, [r7, #8]
 800264c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	3360      	adds	r3, #96	; 0x60
 8002652:	461a      	mov	r2, r3
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	4413      	add	r3, r2
 800265a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	431a      	orrs	r2, r3
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800266c:	bf00      	nop
 800266e:	371c      	adds	r7, #28
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002678:	b480      	push	{r7}
 800267a:	b087      	sub	sp, #28
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	3360      	adds	r3, #96	; 0x60
 8002688:	461a      	mov	r2, r3
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	4413      	add	r3, r2
 8002690:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	431a      	orrs	r2, r3
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80026a2:	bf00      	nop
 80026a4:	371c      	adds	r7, #28
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr

080026ae <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80026ae:	b480      	push	{r7}
 80026b0:	b083      	sub	sp, #12
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
 80026b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	695b      	ldr	r3, [r3, #20]
 80026bc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	431a      	orrs	r2, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	615a      	str	r2, [r3, #20]
}
 80026c8:	bf00      	nop
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d101      	bne.n	80026ec <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80026e8:	2301      	movs	r3, #1
 80026ea:	e000      	b.n	80026ee <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr

080026fa <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80026fa:	b480      	push	{r7}
 80026fc:	b087      	sub	sp, #28
 80026fe:	af00      	add	r7, sp, #0
 8002700:	60f8      	str	r0, [r7, #12]
 8002702:	60b9      	str	r1, [r7, #8]
 8002704:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	3330      	adds	r3, #48	; 0x30
 800270a:	461a      	mov	r2, r3
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	0a1b      	lsrs	r3, r3, #8
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	f003 030c 	and.w	r3, r3, #12
 8002716:	4413      	add	r3, r2
 8002718:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	f003 031f 	and.w	r3, r3, #31
 8002724:	211f      	movs	r1, #31
 8002726:	fa01 f303 	lsl.w	r3, r1, r3
 800272a:	43db      	mvns	r3, r3
 800272c:	401a      	ands	r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	0e9b      	lsrs	r3, r3, #26
 8002732:	f003 011f 	and.w	r1, r3, #31
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	f003 031f 	and.w	r3, r3, #31
 800273c:	fa01 f303 	lsl.w	r3, r1, r3
 8002740:	431a      	orrs	r2, r3
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002746:	bf00      	nop
 8002748:	371c      	adds	r7, #28
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr

08002752 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002752:	b480      	push	{r7}
 8002754:	b083      	sub	sp, #12
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800275e:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002766:	2301      	movs	r3, #1
 8002768:	e000      	b.n	800276c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800276a:	2300      	movs	r3, #0
}
 800276c:	4618      	mov	r0, r3
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr

08002778 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002778:	b480      	push	{r7}
 800277a:	b087      	sub	sp, #28
 800277c:	af00      	add	r7, sp, #0
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	60b9      	str	r1, [r7, #8]
 8002782:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	3314      	adds	r3, #20
 8002788:	461a      	mov	r2, r3
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	0e5b      	lsrs	r3, r3, #25
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	f003 0304 	and.w	r3, r3, #4
 8002794:	4413      	add	r3, r2
 8002796:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	0d1b      	lsrs	r3, r3, #20
 80027a0:	f003 031f 	and.w	r3, r3, #31
 80027a4:	2107      	movs	r1, #7
 80027a6:	fa01 f303 	lsl.w	r3, r1, r3
 80027aa:	43db      	mvns	r3, r3
 80027ac:	401a      	ands	r2, r3
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	0d1b      	lsrs	r3, r3, #20
 80027b2:	f003 031f 	and.w	r3, r3, #31
 80027b6:	6879      	ldr	r1, [r7, #4]
 80027b8:	fa01 f303 	lsl.w	r3, r1, r3
 80027bc:	431a      	orrs	r2, r3
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80027c2:	bf00      	nop
 80027c4:	371c      	adds	r7, #28
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
	...

080027d0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027e8:	43db      	mvns	r3, r3
 80027ea:	401a      	ands	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f003 0318 	and.w	r3, r3, #24
 80027f2:	4908      	ldr	r1, [pc, #32]	; (8002814 <LL_ADC_SetChannelSingleDiff+0x44>)
 80027f4:	40d9      	lsrs	r1, r3
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	400b      	ands	r3, r1
 80027fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027fe:	431a      	orrs	r2, r3
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002806:	bf00      	nop
 8002808:	3714      	adds	r7, #20
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	0007ffff 	.word	0x0007ffff

08002818 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f003 031f 	and.w	r3, r3, #31
}
 8002828:	4618      	mov	r0, r3
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002844:	4618      	mov	r0, r3
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002860:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	6093      	str	r3, [r2, #8]
}
 8002868:	bf00      	nop
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002884:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002888:	d101      	bne.n	800288e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800288a:	2301      	movs	r3, #1
 800288c:	e000      	b.n	8002890 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800288e:	2300      	movs	r3, #0
}
 8002890:	4618      	mov	r0, r3
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80028ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80028b0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80028b8:	bf00      	nop
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028d4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80028d8:	d101      	bne.n	80028de <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80028da:	2301      	movs	r3, #1
 80028dc:	e000      	b.n	80028e0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80028de:	2300      	movs	r3, #0
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	370c      	adds	r7, #12
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr

080028ec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80028fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002900:	f043 0201 	orr.w	r2, r3, #1
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002908:	bf00      	nop
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr

08002914 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	f003 0301 	and.w	r3, r3, #1
 8002924:	2b01      	cmp	r3, #1
 8002926:	d101      	bne.n	800292c <LL_ADC_IsEnabled+0x18>
 8002928:	2301      	movs	r3, #1
 800292a:	e000      	b.n	800292e <LL_ADC_IsEnabled+0x1a>
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	370c      	adds	r7, #12
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr

0800293a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800293a:	b480      	push	{r7}
 800293c:	b083      	sub	sp, #12
 800293e:	af00      	add	r7, sp, #0
 8002940:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800294a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800294e:	f043 0204 	orr.w	r2, r3, #4
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002956:	bf00      	nop
 8002958:	370c      	adds	r7, #12
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr

08002962 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002962:	b480      	push	{r7}
 8002964:	b083      	sub	sp, #12
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f003 0304 	and.w	r3, r3, #4
 8002972:	2b04      	cmp	r3, #4
 8002974:	d101      	bne.n	800297a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002976:	2301      	movs	r3, #1
 8002978:	e000      	b.n	800297c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f003 0308 	and.w	r3, r3, #8
 8002998:	2b08      	cmp	r3, #8
 800299a:	d101      	bne.n	80029a0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800299c:	2301      	movs	r3, #1
 800299e:	e000      	b.n	80029a2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	370c      	adds	r7, #12
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
	...

080029b0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80029b0:	b590      	push	{r4, r7, lr}
 80029b2:	b089      	sub	sp, #36	; 0x24
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029b8:	2300      	movs	r3, #0
 80029ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80029bc:	2300      	movs	r3, #0
 80029be:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e16d      	b.n	8002ca6 <HAL_ADC_Init+0x2f6>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d109      	bne.n	80029ec <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	f7fe fd2f 	bl	800143c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2200      	movs	r2, #0
 80029e2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff ff3f 	bl	8002874 <LL_ADC_IsDeepPowerDownEnabled>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d004      	beq.n	8002a06 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7ff ff25 	bl	8002850 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7ff ff5a 	bl	80028c4 <LL_ADC_IsInternalRegulatorEnabled>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d115      	bne.n	8002a42 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f7ff ff3e 	bl	800289c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a20:	4ba3      	ldr	r3, [pc, #652]	; (8002cb0 <HAL_ADC_Init+0x300>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	099b      	lsrs	r3, r3, #6
 8002a26:	4aa3      	ldr	r2, [pc, #652]	; (8002cb4 <HAL_ADC_Init+0x304>)
 8002a28:	fba2 2303 	umull	r2, r3, r2, r3
 8002a2c:	099b      	lsrs	r3, r3, #6
 8002a2e:	3301      	adds	r3, #1
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002a34:	e002      	b.n	8002a3c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	3b01      	subs	r3, #1
 8002a3a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d1f9      	bne.n	8002a36 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7ff ff3c 	bl	80028c4 <LL_ADC_IsInternalRegulatorEnabled>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d10d      	bne.n	8002a6e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a56:	f043 0210 	orr.w	r2, r3, #16
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a62:	f043 0201 	orr.w	r2, r3, #1
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff ff75 	bl	8002962 <LL_ADC_REG_IsConversionOngoing>
 8002a78:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a7e:	f003 0310 	and.w	r3, r3, #16
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f040 8106 	bne.w	8002c94 <HAL_ADC_Init+0x2e4>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	f040 8102 	bne.w	8002c94 <HAL_ADC_Init+0x2e4>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a94:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002a98:	f043 0202 	orr.w	r2, r3, #2
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7ff ff35 	bl	8002914 <LL_ADC_IsEnabled>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d111      	bne.n	8002ad4 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ab0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002ab4:	f7ff ff2e 	bl	8002914 <LL_ADC_IsEnabled>
 8002ab8:	4604      	mov	r4, r0
 8002aba:	487f      	ldr	r0, [pc, #508]	; (8002cb8 <HAL_ADC_Init+0x308>)
 8002abc:	f7ff ff2a 	bl	8002914 <LL_ADC_IsEnabled>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	4323      	orrs	r3, r4
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d105      	bne.n	8002ad4 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	4619      	mov	r1, r3
 8002ace:	487b      	ldr	r0, [pc, #492]	; (8002cbc <HAL_ADC_Init+0x30c>)
 8002ad0:	f7ff fd2e 	bl	8002530 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	7f5b      	ldrb	r3, [r3, #29]
 8002ad8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ade:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002ae4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002aea:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002af2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002af4:	4313      	orrs	r3, r2
 8002af6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d106      	bne.n	8002b10 <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b06:	3b01      	subs	r3, #1
 8002b08:	045b      	lsls	r3, r3, #17
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d009      	beq.n	8002b2c <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b1c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b24:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	68da      	ldr	r2, [r3, #12]
 8002b32:	4b63      	ldr	r3, [pc, #396]	; (8002cc0 <HAL_ADC_Init+0x310>)
 8002b34:	4013      	ands	r3, r2
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	6812      	ldr	r2, [r2, #0]
 8002b3a:	69b9      	ldr	r1, [r7, #24]
 8002b3c:	430b      	orrs	r3, r1
 8002b3e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	691b      	ldr	r3, [r3, #16]
 8002b46:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	430a      	orrs	r2, r1
 8002b54:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff ff01 	bl	8002962 <LL_ADC_REG_IsConversionOngoing>
 8002b60:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7ff ff0e 	bl	8002988 <LL_ADC_INJ_IsConversionOngoing>
 8002b6c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d16d      	bne.n	8002c50 <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d16a      	bne.n	8002c50 <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002b7e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002b86:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002b96:	f023 0302 	bic.w	r3, r3, #2
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	6812      	ldr	r2, [r2, #0]
 8002b9e:	69b9      	ldr	r1, [r7, #24]
 8002ba0:	430b      	orrs	r3, r1
 8002ba2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d017      	beq.n	8002bdc <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	691a      	ldr	r2, [r3, #16]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002bba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002bc4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002bc8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002bcc:	687a      	ldr	r2, [r7, #4]
 8002bce:	6911      	ldr	r1, [r2, #16]
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	6812      	ldr	r2, [r2, #0]
 8002bd4:	430b      	orrs	r3, r1
 8002bd6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002bda:	e013      	b.n	8002c04 <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	691a      	ldr	r2, [r3, #16]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002bea:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	6812      	ldr	r2, [r2, #0]
 8002bf8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002bfc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c00:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d118      	bne.n	8002c40 <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	691b      	ldr	r3, [r3, #16]
 8002c14:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002c18:	f023 0304 	bic.w	r3, r3, #4
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002c24:	4311      	orrs	r1, r2
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002c2a:	4311      	orrs	r1, r2
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002c30:	430a      	orrs	r2, r1
 8002c32:	431a      	orrs	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f042 0201 	orr.w	r2, r2, #1
 8002c3c:	611a      	str	r2, [r3, #16]
 8002c3e:	e007      	b.n	8002c50 <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	691a      	ldr	r2, [r3, #16]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f022 0201 	bic.w	r2, r2, #1
 8002c4e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	695b      	ldr	r3, [r3, #20]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d10c      	bne.n	8002c72 <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5e:	f023 010f 	bic.w	r1, r3, #15
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a1b      	ldr	r3, [r3, #32]
 8002c66:	1e5a      	subs	r2, r3, #1
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	631a      	str	r2, [r3, #48]	; 0x30
 8002c70:	e007      	b.n	8002c82 <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f022 020f 	bic.w	r2, r2, #15
 8002c80:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c86:	f023 0303 	bic.w	r3, r3, #3
 8002c8a:	f043 0201 	orr.w	r2, r3, #1
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	65da      	str	r2, [r3, #92]	; 0x5c
 8002c92:	e007      	b.n	8002ca4 <HAL_ADC_Init+0x2f4>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c98:	f043 0210 	orr.w	r2, r3, #16
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ca4:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3724      	adds	r7, #36	; 0x24
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd90      	pop	{r4, r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	2000000c 	.word	0x2000000c
 8002cb4:	053e2d63 	.word	0x053e2d63
 8002cb8:	50000100 	.word	0x50000100
 8002cbc:	50000300 	.word	0x50000300
 8002cc0:	fff04007 	.word	0xfff04007

08002cc4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b086      	sub	sp, #24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002cd0:	4851      	ldr	r0, [pc, #324]	; (8002e18 <HAL_ADC_Start_DMA+0x154>)
 8002cd2:	f7ff fda1 	bl	8002818 <LL_ADC_GetMultimode>
 8002cd6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7ff fe40 	bl	8002962 <LL_ADC_REG_IsConversionOngoing>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	f040 808f 	bne.w	8002e08 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d101      	bne.n	8002cf8 <HAL_ADC_Start_DMA+0x34>
 8002cf4:	2302      	movs	r3, #2
 8002cf6:	e08a      	b.n	8002e0e <HAL_ADC_Start_DMA+0x14a>
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d005      	beq.n	8002d12 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	2b05      	cmp	r3, #5
 8002d0a:	d002      	beq.n	8002d12 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	2b09      	cmp	r3, #9
 8002d10:	d173      	bne.n	8002dfa <HAL_ADC_Start_DMA+0x136>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002d12:	68f8      	ldr	r0, [r7, #12]
 8002d14:	f000 feb2 	bl	8003a7c <ADC_Enable>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002d1c:	7dfb      	ldrb	r3, [r7, #23]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d166      	bne.n	8002df0 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d26:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002d2a:	f023 0301 	bic.w	r3, r3, #1
 8002d2e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a38      	ldr	r2, [pc, #224]	; (8002e1c <HAL_ADC_Start_DMA+0x158>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d002      	beq.n	8002d46 <HAL_ADC_Start_DMA+0x82>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	e001      	b.n	8002d4a <HAL_ADC_Start_DMA+0x86>
 8002d46:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	6812      	ldr	r2, [r2, #0]
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d002      	beq.n	8002d58 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d105      	bne.n	8002d64 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d5c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d006      	beq.n	8002d7e <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d74:	f023 0206 	bic.w	r2, r3, #6
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	661a      	str	r2, [r3, #96]	; 0x60
 8002d7c:	e002      	b.n	8002d84 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d88:	4a25      	ldr	r2, [pc, #148]	; (8002e20 <HAL_ADC_Start_DMA+0x15c>)
 8002d8a:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d90:	4a24      	ldr	r2, [pc, #144]	; (8002e24 <HAL_ADC_Start_DMA+0x160>)
 8002d92:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d98:	4a23      	ldr	r2, [pc, #140]	; (8002e28 <HAL_ADC_Start_DMA+0x164>)
 8002d9a:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	221c      	movs	r2, #28
 8002da2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	685a      	ldr	r2, [r3, #4]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f042 0210 	orr.w	r2, r2, #16
 8002dba:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	68da      	ldr	r2, [r3, #12]
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f042 0201 	orr.w	r2, r2, #1
 8002dca:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	3340      	adds	r3, #64	; 0x40
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	68ba      	ldr	r2, [r7, #8]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f001 f9f8 	bl	80041d0 <HAL_DMA_Start_IT>
 8002de0:	4603      	mov	r3, r0
 8002de2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7ff fda6 	bl	800293a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002dee:	e00d      	b.n	8002e0c <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2200      	movs	r2, #0
 8002df4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8002df8:	e008      	b.n	8002e0c <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8002e06:	e001      	b.n	8002e0c <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002e08:	2302      	movs	r3, #2
 8002e0a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3718      	adds	r7, #24
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	50000300 	.word	0x50000300
 8002e1c:	50000100 	.word	0x50000100
 8002e20:	08003b41 	.word	0x08003b41
 8002e24:	08003c19 	.word	0x08003c19
 8002e28:	08003c35 	.word	0x08003c35

08002e2c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b08a      	sub	sp, #40	; 0x28
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002e34:	2300      	movs	r3, #0
 8002e36:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e48:	4883      	ldr	r0, [pc, #524]	; (8003058 <HAL_ADC_IRQHandler+0x22c>)
 8002e4a:	f7ff fce5 	bl	8002818 <LL_ADC_GetMultimode>
 8002e4e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	f003 0302 	and.w	r3, r3, #2
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d017      	beq.n	8002e8a <HAL_ADC_IRQHandler+0x5e>
 8002e5a:	69bb      	ldr	r3, [r7, #24]
 8002e5c:	f003 0302 	and.w	r3, r3, #2
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d012      	beq.n	8002e8a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e68:	f003 0310 	and.w	r3, r3, #16
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d105      	bne.n	8002e7c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e74:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f000 ff41 	bl	8003d04 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	2202      	movs	r2, #2
 8002e88:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	f003 0304 	and.w	r3, r3, #4
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d004      	beq.n	8002e9e <HAL_ADC_IRQHandler+0x72>
 8002e94:	69bb      	ldr	r3, [r7, #24]
 8002e96:	f003 0304 	and.w	r3, r3, #4
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d10a      	bne.n	8002eb4 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	f000 8085 	beq.w	8002fb4 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002eaa:	69bb      	ldr	r3, [r7, #24]
 8002eac:	f003 0308 	and.w	r3, r3, #8
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d07f      	beq.n	8002fb4 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eb8:	f003 0310 	and.w	r3, r3, #16
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d105      	bne.n	8002ecc <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ec4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7ff fbff 	bl	80026d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d064      	beq.n	8002fa6 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a5e      	ldr	r2, [pc, #376]	; (800305c <HAL_ADC_IRQHandler+0x230>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d002      	beq.n	8002eec <HAL_ADC_IRQHandler+0xc0>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	e001      	b.n	8002ef0 <HAL_ADC_IRQHandler+0xc4>
 8002eec:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	6812      	ldr	r2, [r2, #0]
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d008      	beq.n	8002f0a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d005      	beq.n	8002f0a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	2b05      	cmp	r3, #5
 8002f02:	d002      	beq.n	8002f0a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	2b09      	cmp	r3, #9
 8002f08:	d104      	bne.n	8002f14 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	623b      	str	r3, [r7, #32]
 8002f12:	e00d      	b.n	8002f30 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a50      	ldr	r2, [pc, #320]	; (800305c <HAL_ADC_IRQHandler+0x230>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d002      	beq.n	8002f24 <HAL_ADC_IRQHandler+0xf8>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	e001      	b.n	8002f28 <HAL_ADC_IRQHandler+0xfc>
 8002f24:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002f28:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002f30:	6a3b      	ldr	r3, [r7, #32]
 8002f32:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d135      	bne.n	8002fa6 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 0308 	and.w	r3, r3, #8
 8002f44:	2b08      	cmp	r3, #8
 8002f46:	d12e      	bne.n	8002fa6 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7ff fd08 	bl	8002962 <LL_ADC_REG_IsConversionOngoing>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d11a      	bne.n	8002f8e <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	685a      	ldr	r2, [r3, #4]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f022 020c 	bic.w	r2, r2, #12
 8002f66:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f6c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d112      	bne.n	8002fa6 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f84:	f043 0201 	orr.w	r2, r3, #1
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	65da      	str	r2, [r3, #92]	; 0x5c
 8002f8c:	e00b      	b.n	8002fa6 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f92:	f043 0210 	orr.w	r2, r3, #16
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f9e:	f043 0201 	orr.w	r2, r3, #1
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f7fe fd84 	bl	8001ab4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	220c      	movs	r2, #12
 8002fb2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	f003 0320 	and.w	r3, r3, #32
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d004      	beq.n	8002fc8 <HAL_ADC_IRQHandler+0x19c>
 8002fbe:	69bb      	ldr	r3, [r7, #24]
 8002fc0:	f003 0320 	and.w	r3, r3, #32
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d10b      	bne.n	8002fe0 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	f000 809e 	beq.w	8003110 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	f000 8098 	beq.w	8003110 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fe4:	f003 0310 	and.w	r3, r3, #16
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d105      	bne.n	8002ff8 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ff0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7ff fba8 	bl	8002752 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003002:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4618      	mov	r0, r3
 800300a:	f7ff fb63 	bl	80026d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 800300e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a11      	ldr	r2, [pc, #68]	; (800305c <HAL_ADC_IRQHandler+0x230>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d002      	beq.n	8003020 <HAL_ADC_IRQHandler+0x1f4>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	e001      	b.n	8003024 <HAL_ADC_IRQHandler+0x1f8>
 8003020:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	6812      	ldr	r2, [r2, #0]
 8003028:	4293      	cmp	r3, r2
 800302a:	d008      	beq.n	800303e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d005      	beq.n	800303e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	2b06      	cmp	r3, #6
 8003036:	d002      	beq.n	800303e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	2b07      	cmp	r3, #7
 800303c:	d104      	bne.n	8003048 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	623b      	str	r3, [r7, #32]
 8003046:	e011      	b.n	800306c <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a03      	ldr	r2, [pc, #12]	; (800305c <HAL_ADC_IRQHandler+0x230>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d006      	beq.n	8003060 <HAL_ADC_IRQHandler+0x234>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	e005      	b.n	8003064 <HAL_ADC_IRQHandler+0x238>
 8003058:	50000300 	.word	0x50000300
 800305c:	50000100 	.word	0x50000100
 8003060:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003064:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d047      	beq.n	8003102 <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003072:	6a3b      	ldr	r3, [r7, #32]
 8003074:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d007      	beq.n	800308c <HAL_ADC_IRQHandler+0x260>
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d03f      	beq.n	8003102 <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003082:	6a3b      	ldr	r3, [r7, #32]
 8003084:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003088:	2b00      	cmp	r3, #0
 800308a:	d13a      	bne.n	8003102 <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003096:	2b40      	cmp	r3, #64	; 0x40
 8003098:	d133      	bne.n	8003102 <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800309a:	6a3b      	ldr	r3, [r7, #32]
 800309c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d12e      	bne.n	8003102 <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4618      	mov	r0, r3
 80030aa:	f7ff fc6d 	bl	8002988 <LL_ADC_INJ_IsConversionOngoing>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d11a      	bne.n	80030ea <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	685a      	ldr	r2, [r3, #4]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80030c2:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030c8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d112      	bne.n	8003102 <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030e0:	f043 0201 	orr.w	r2, r3, #1
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	65da      	str	r2, [r3, #92]	; 0x5c
 80030e8:	e00b      	b.n	8003102 <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030ee:	f043 0210 	orr.w	r2, r3, #16
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030fa:	f043 0201 	orr.w	r2, r3, #1
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 fdd6 	bl	8003cb4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2260      	movs	r2, #96	; 0x60
 800310e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003116:	2b00      	cmp	r3, #0
 8003118:	d011      	beq.n	800313e <HAL_ADC_IRQHandler+0x312>
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003120:	2b00      	cmp	r3, #0
 8003122:	d00c      	beq.n	800313e <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003128:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	f000 f89f 	bl	8003274 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	2280      	movs	r2, #128	; 0x80
 800313c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003144:	2b00      	cmp	r3, #0
 8003146:	d012      	beq.n	800316e <HAL_ADC_IRQHandler+0x342>
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00d      	beq.n	800316e <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003156:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 fdbc 	bl	8003cdc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f44f 7280 	mov.w	r2, #256	; 0x100
 800316c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003174:	2b00      	cmp	r3, #0
 8003176:	d012      	beq.n	800319e <HAL_ADC_IRQHandler+0x372>
 8003178:	69bb      	ldr	r3, [r7, #24]
 800317a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800317e:	2b00      	cmp	r3, #0
 8003180:	d00d      	beq.n	800319e <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003186:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f000 fdae 	bl	8003cf0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f44f 7200 	mov.w	r2, #512	; 0x200
 800319c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	f003 0310 	and.w	r3, r3, #16
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d036      	beq.n	8003216 <HAL_ADC_IRQHandler+0x3ea>
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	f003 0310 	and.w	r3, r3, #16
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d031      	beq.n	8003216 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d102      	bne.n	80031c0 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 80031ba:	2301      	movs	r3, #1
 80031bc:	627b      	str	r3, [r7, #36]	; 0x24
 80031be:	e014      	b.n	80031ea <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d008      	beq.n	80031d8 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80031c6:	4825      	ldr	r0, [pc, #148]	; (800325c <HAL_ADC_IRQHandler+0x430>)
 80031c8:	f7ff fb34 	bl	8002834 <LL_ADC_GetMultiDMATransfer>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00b      	beq.n	80031ea <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80031d2:	2301      	movs	r3, #1
 80031d4:	627b      	str	r3, [r7, #36]	; 0x24
 80031d6:	e008      	b.n	80031ea <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d001      	beq.n	80031ea <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80031e6:	2301      	movs	r3, #1
 80031e8:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80031ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d10e      	bne.n	800320e <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031f4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003200:	f043 0202 	orr.w	r2, r3, #2
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f000 f83d 	bl	8003288 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2210      	movs	r2, #16
 8003214:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800321c:	2b00      	cmp	r3, #0
 800321e:	d018      	beq.n	8003252 <HAL_ADC_IRQHandler+0x426>
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003226:	2b00      	cmp	r3, #0
 8003228:	d013      	beq.n	8003252 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800322e:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800323a:	f043 0208 	orr.w	r2, r3, #8
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800324a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f000 fd3b 	bl	8003cc8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003252:	bf00      	nop
 8003254:	3728      	adds	r7, #40	; 0x28
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	50000300 	.word	0x50000300

08003260 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800327c:	bf00      	nop
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr

08003288 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003290:	bf00      	nop
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b0b6      	sub	sp, #216	; 0xd8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032a6:	2300      	movs	r3, #0
 80032a8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80032ac:	2300      	movs	r3, #0
 80032ae:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d101      	bne.n	80032be <HAL_ADC_ConfigChannel+0x22>
 80032ba:	2302      	movs	r3, #2
 80032bc:	e3c8      	b.n	8003a50 <HAL_ADC_ConfigChannel+0x7b4>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2201      	movs	r2, #1
 80032c2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4618      	mov	r0, r3
 80032cc:	f7ff fb49 	bl	8002962 <LL_ADC_REG_IsConversionOngoing>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	f040 83ad 	bne.w	8003a32 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6818      	ldr	r0, [r3, #0]
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	6859      	ldr	r1, [r3, #4]
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	461a      	mov	r2, r3
 80032e6:	f7ff fa08 	bl	80026fa <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7ff fb37 	bl	8002962 <LL_ADC_REG_IsConversionOngoing>
 80032f4:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7ff fb43 	bl	8002988 <LL_ADC_INJ_IsConversionOngoing>
 8003302:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003306:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800330a:	2b00      	cmp	r3, #0
 800330c:	f040 81d9 	bne.w	80036c2 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003310:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003314:	2b00      	cmp	r3, #0
 8003316:	f040 81d4 	bne.w	80036c2 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003322:	d10f      	bne.n	8003344 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6818      	ldr	r0, [r3, #0]
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2200      	movs	r2, #0
 800332e:	4619      	mov	r1, r3
 8003330:	f7ff fa22 	bl	8002778 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800333c:	4618      	mov	r0, r3
 800333e:	f7ff f9b6 	bl	80026ae <LL_ADC_SetSamplingTimeCommonConfig>
 8003342:	e00e      	b.n	8003362 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6818      	ldr	r0, [r3, #0]
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	6819      	ldr	r1, [r3, #0]
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	461a      	mov	r2, r3
 8003352:	f7ff fa11 	bl	8002778 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2100      	movs	r1, #0
 800335c:	4618      	mov	r0, r3
 800335e:	f7ff f9a6 	bl	80026ae <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	695a      	ldr	r2, [r3, #20]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	08db      	lsrs	r3, r3, #3
 800336e:	f003 0303 	and.w	r3, r3, #3
 8003372:	005b      	lsls	r3, r3, #1
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	691b      	ldr	r3, [r3, #16]
 8003380:	2b04      	cmp	r3, #4
 8003382:	d022      	beq.n	80033ca <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6818      	ldr	r0, [r3, #0]
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	6919      	ldr	r1, [r3, #16]
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003394:	f7ff f900 	bl	8002598 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6818      	ldr	r0, [r3, #0]
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	6919      	ldr	r1, [r3, #16]
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	461a      	mov	r2, r3
 80033a6:	f7ff f94c 	bl	8002642 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6818      	ldr	r0, [r3, #0]
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	6919      	ldr	r1, [r3, #16]
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	7f1b      	ldrb	r3, [r3, #28]
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d102      	bne.n	80033c0 <HAL_ADC_ConfigChannel+0x124>
 80033ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033be:	e000      	b.n	80033c2 <HAL_ADC_ConfigChannel+0x126>
 80033c0:	2300      	movs	r3, #0
 80033c2:	461a      	mov	r2, r3
 80033c4:	f7ff f958 	bl	8002678 <LL_ADC_SetOffsetSaturation>
 80033c8:	e17b      	b.n	80036c2 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2100      	movs	r1, #0
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7ff f905 	bl	80025e0 <LL_ADC_GetOffsetChannel>
 80033d6:	4603      	mov	r3, r0
 80033d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d10a      	bne.n	80033f6 <HAL_ADC_ConfigChannel+0x15a>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2100      	movs	r1, #0
 80033e6:	4618      	mov	r0, r3
 80033e8:	f7ff f8fa 	bl	80025e0 <LL_ADC_GetOffsetChannel>
 80033ec:	4603      	mov	r3, r0
 80033ee:	0e9b      	lsrs	r3, r3, #26
 80033f0:	f003 021f 	and.w	r2, r3, #31
 80033f4:	e01e      	b.n	8003434 <HAL_ADC_ConfigChannel+0x198>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2100      	movs	r1, #0
 80033fc:	4618      	mov	r0, r3
 80033fe:	f7ff f8ef 	bl	80025e0 <LL_ADC_GetOffsetChannel>
 8003402:	4603      	mov	r3, r0
 8003404:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003408:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800340c:	fa93 f3a3 	rbit	r3, r3
 8003410:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003414:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003418:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800341c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d101      	bne.n	8003428 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003424:	2320      	movs	r3, #32
 8003426:	e004      	b.n	8003432 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003428:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800342c:	fab3 f383 	clz	r3, r3
 8003430:	b2db      	uxtb	r3, r3
 8003432:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800343c:	2b00      	cmp	r3, #0
 800343e:	d105      	bne.n	800344c <HAL_ADC_ConfigChannel+0x1b0>
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	0e9b      	lsrs	r3, r3, #26
 8003446:	f003 031f 	and.w	r3, r3, #31
 800344a:	e018      	b.n	800347e <HAL_ADC_ConfigChannel+0x1e2>
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003454:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003458:	fa93 f3a3 	rbit	r3, r3
 800345c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003460:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003464:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003468:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800346c:	2b00      	cmp	r3, #0
 800346e:	d101      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003470:	2320      	movs	r3, #32
 8003472:	e004      	b.n	800347e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003474:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003478:	fab3 f383 	clz	r3, r3
 800347c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800347e:	429a      	cmp	r2, r3
 8003480:	d106      	bne.n	8003490 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2200      	movs	r2, #0
 8003488:	2100      	movs	r1, #0
 800348a:	4618      	mov	r0, r3
 800348c:	f7ff f8be 	bl	800260c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2101      	movs	r1, #1
 8003496:	4618      	mov	r0, r3
 8003498:	f7ff f8a2 	bl	80025e0 <LL_ADC_GetOffsetChannel>
 800349c:	4603      	mov	r3, r0
 800349e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d10a      	bne.n	80034bc <HAL_ADC_ConfigChannel+0x220>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2101      	movs	r1, #1
 80034ac:	4618      	mov	r0, r3
 80034ae:	f7ff f897 	bl	80025e0 <LL_ADC_GetOffsetChannel>
 80034b2:	4603      	mov	r3, r0
 80034b4:	0e9b      	lsrs	r3, r3, #26
 80034b6:	f003 021f 	and.w	r2, r3, #31
 80034ba:	e01e      	b.n	80034fa <HAL_ADC_ConfigChannel+0x25e>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2101      	movs	r1, #1
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7ff f88c 	bl	80025e0 <LL_ADC_GetOffsetChannel>
 80034c8:	4603      	mov	r3, r0
 80034ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80034d2:	fa93 f3a3 	rbit	r3, r3
 80034d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80034da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80034de:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80034e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d101      	bne.n	80034ee <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80034ea:	2320      	movs	r3, #32
 80034ec:	e004      	b.n	80034f8 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80034ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80034f2:	fab3 f383 	clz	r3, r3
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003502:	2b00      	cmp	r3, #0
 8003504:	d105      	bne.n	8003512 <HAL_ADC_ConfigChannel+0x276>
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	0e9b      	lsrs	r3, r3, #26
 800350c:	f003 031f 	and.w	r3, r3, #31
 8003510:	e018      	b.n	8003544 <HAL_ADC_ConfigChannel+0x2a8>
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800351a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800351e:	fa93 f3a3 	rbit	r3, r3
 8003522:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003526:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800352a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800352e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003536:	2320      	movs	r3, #32
 8003538:	e004      	b.n	8003544 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800353a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800353e:	fab3 f383 	clz	r3, r3
 8003542:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003544:	429a      	cmp	r2, r3
 8003546:	d106      	bne.n	8003556 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2200      	movs	r2, #0
 800354e:	2101      	movs	r1, #1
 8003550:	4618      	mov	r0, r3
 8003552:	f7ff f85b 	bl	800260c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2102      	movs	r1, #2
 800355c:	4618      	mov	r0, r3
 800355e:	f7ff f83f 	bl	80025e0 <LL_ADC_GetOffsetChannel>
 8003562:	4603      	mov	r3, r0
 8003564:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003568:	2b00      	cmp	r3, #0
 800356a:	d10a      	bne.n	8003582 <HAL_ADC_ConfigChannel+0x2e6>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2102      	movs	r1, #2
 8003572:	4618      	mov	r0, r3
 8003574:	f7ff f834 	bl	80025e0 <LL_ADC_GetOffsetChannel>
 8003578:	4603      	mov	r3, r0
 800357a:	0e9b      	lsrs	r3, r3, #26
 800357c:	f003 021f 	and.w	r2, r3, #31
 8003580:	e01e      	b.n	80035c0 <HAL_ADC_ConfigChannel+0x324>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2102      	movs	r1, #2
 8003588:	4618      	mov	r0, r3
 800358a:	f7ff f829 	bl	80025e0 <LL_ADC_GetOffsetChannel>
 800358e:	4603      	mov	r3, r0
 8003590:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003594:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003598:	fa93 f3a3 	rbit	r3, r3
 800359c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80035a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80035a4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80035a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d101      	bne.n	80035b4 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80035b0:	2320      	movs	r3, #32
 80035b2:	e004      	b.n	80035be <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80035b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80035b8:	fab3 f383 	clz	r3, r3
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d105      	bne.n	80035d8 <HAL_ADC_ConfigChannel+0x33c>
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	0e9b      	lsrs	r3, r3, #26
 80035d2:	f003 031f 	and.w	r3, r3, #31
 80035d6:	e016      	b.n	8003606 <HAL_ADC_ConfigChannel+0x36a>
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80035e4:	fa93 f3a3 	rbit	r3, r3
 80035e8:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80035ea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80035ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80035f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d101      	bne.n	80035fc <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80035f8:	2320      	movs	r3, #32
 80035fa:	e004      	b.n	8003606 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80035fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003600:	fab3 f383 	clz	r3, r3
 8003604:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003606:	429a      	cmp	r2, r3
 8003608:	d106      	bne.n	8003618 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	2200      	movs	r2, #0
 8003610:	2102      	movs	r1, #2
 8003612:	4618      	mov	r0, r3
 8003614:	f7fe fffa 	bl	800260c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2103      	movs	r1, #3
 800361e:	4618      	mov	r0, r3
 8003620:	f7fe ffde 	bl	80025e0 <LL_ADC_GetOffsetChannel>
 8003624:	4603      	mov	r3, r0
 8003626:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800362a:	2b00      	cmp	r3, #0
 800362c:	d10a      	bne.n	8003644 <HAL_ADC_ConfigChannel+0x3a8>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2103      	movs	r1, #3
 8003634:	4618      	mov	r0, r3
 8003636:	f7fe ffd3 	bl	80025e0 <LL_ADC_GetOffsetChannel>
 800363a:	4603      	mov	r3, r0
 800363c:	0e9b      	lsrs	r3, r3, #26
 800363e:	f003 021f 	and.w	r2, r3, #31
 8003642:	e017      	b.n	8003674 <HAL_ADC_ConfigChannel+0x3d8>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2103      	movs	r1, #3
 800364a:	4618      	mov	r0, r3
 800364c:	f7fe ffc8 	bl	80025e0 <LL_ADC_GetOffsetChannel>
 8003650:	4603      	mov	r3, r0
 8003652:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003654:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003656:	fa93 f3a3 	rbit	r3, r3
 800365a:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800365c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800365e:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003660:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003662:	2b00      	cmp	r3, #0
 8003664:	d101      	bne.n	800366a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003666:	2320      	movs	r3, #32
 8003668:	e003      	b.n	8003672 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800366a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800366c:	fab3 f383 	clz	r3, r3
 8003670:	b2db      	uxtb	r3, r3
 8003672:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800367c:	2b00      	cmp	r3, #0
 800367e:	d105      	bne.n	800368c <HAL_ADC_ConfigChannel+0x3f0>
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	0e9b      	lsrs	r3, r3, #26
 8003686:	f003 031f 	and.w	r3, r3, #31
 800368a:	e011      	b.n	80036b0 <HAL_ADC_ConfigChannel+0x414>
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003692:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003694:	fa93 f3a3 	rbit	r3, r3
 8003698:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800369a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800369c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800369e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d101      	bne.n	80036a8 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80036a4:	2320      	movs	r3, #32
 80036a6:	e003      	b.n	80036b0 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80036a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036aa:	fab3 f383 	clz	r3, r3
 80036ae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d106      	bne.n	80036c2 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2200      	movs	r2, #0
 80036ba:	2103      	movs	r1, #3
 80036bc:	4618      	mov	r0, r3
 80036be:	f7fe ffa5 	bl	800260c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7ff f924 	bl	8002914 <LL_ADC_IsEnabled>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	f040 8140 	bne.w	8003954 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6818      	ldr	r0, [r3, #0]
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	6819      	ldr	r1, [r3, #0]
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	461a      	mov	r2, r3
 80036e2:	f7ff f875 	bl	80027d0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	4a8f      	ldr	r2, [pc, #572]	; (8003928 <HAL_ADC_ConfigChannel+0x68c>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	f040 8131 	bne.w	8003954 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d10b      	bne.n	800371a <HAL_ADC_ConfigChannel+0x47e>
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	0e9b      	lsrs	r3, r3, #26
 8003708:	3301      	adds	r3, #1
 800370a:	f003 031f 	and.w	r3, r3, #31
 800370e:	2b09      	cmp	r3, #9
 8003710:	bf94      	ite	ls
 8003712:	2301      	movls	r3, #1
 8003714:	2300      	movhi	r3, #0
 8003716:	b2db      	uxtb	r3, r3
 8003718:	e019      	b.n	800374e <HAL_ADC_ConfigChannel+0x4b2>
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003720:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003722:	fa93 f3a3 	rbit	r3, r3
 8003726:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003728:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800372a:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800372c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800372e:	2b00      	cmp	r3, #0
 8003730:	d101      	bne.n	8003736 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003732:	2320      	movs	r3, #32
 8003734:	e003      	b.n	800373e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003736:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003738:	fab3 f383 	clz	r3, r3
 800373c:	b2db      	uxtb	r3, r3
 800373e:	3301      	adds	r3, #1
 8003740:	f003 031f 	and.w	r3, r3, #31
 8003744:	2b09      	cmp	r3, #9
 8003746:	bf94      	ite	ls
 8003748:	2301      	movls	r3, #1
 800374a:	2300      	movhi	r3, #0
 800374c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800374e:	2b00      	cmp	r3, #0
 8003750:	d079      	beq.n	8003846 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800375a:	2b00      	cmp	r3, #0
 800375c:	d107      	bne.n	800376e <HAL_ADC_ConfigChannel+0x4d2>
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	0e9b      	lsrs	r3, r3, #26
 8003764:	3301      	adds	r3, #1
 8003766:	069b      	lsls	r3, r3, #26
 8003768:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800376c:	e015      	b.n	800379a <HAL_ADC_ConfigChannel+0x4fe>
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003774:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003776:	fa93 f3a3 	rbit	r3, r3
 800377a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800377c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800377e:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003780:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003782:	2b00      	cmp	r3, #0
 8003784:	d101      	bne.n	800378a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003786:	2320      	movs	r3, #32
 8003788:	e003      	b.n	8003792 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800378a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800378c:	fab3 f383 	clz	r3, r3
 8003790:	b2db      	uxtb	r3, r3
 8003792:	3301      	adds	r3, #1
 8003794:	069b      	lsls	r3, r3, #26
 8003796:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d109      	bne.n	80037ba <HAL_ADC_ConfigChannel+0x51e>
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	0e9b      	lsrs	r3, r3, #26
 80037ac:	3301      	adds	r3, #1
 80037ae:	f003 031f 	and.w	r3, r3, #31
 80037b2:	2101      	movs	r1, #1
 80037b4:	fa01 f303 	lsl.w	r3, r1, r3
 80037b8:	e017      	b.n	80037ea <HAL_ADC_ConfigChannel+0x54e>
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80037c2:	fa93 f3a3 	rbit	r3, r3
 80037c6:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80037c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037ca:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80037cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80037d2:	2320      	movs	r3, #32
 80037d4:	e003      	b.n	80037de <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80037d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037d8:	fab3 f383 	clz	r3, r3
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	3301      	adds	r3, #1
 80037e0:	f003 031f 	and.w	r3, r3, #31
 80037e4:	2101      	movs	r1, #1
 80037e6:	fa01 f303 	lsl.w	r3, r1, r3
 80037ea:	ea42 0103 	orr.w	r1, r2, r3
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d10a      	bne.n	8003810 <HAL_ADC_ConfigChannel+0x574>
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	0e9b      	lsrs	r3, r3, #26
 8003800:	3301      	adds	r3, #1
 8003802:	f003 021f 	and.w	r2, r3, #31
 8003806:	4613      	mov	r3, r2
 8003808:	005b      	lsls	r3, r3, #1
 800380a:	4413      	add	r3, r2
 800380c:	051b      	lsls	r3, r3, #20
 800380e:	e018      	b.n	8003842 <HAL_ADC_ConfigChannel+0x5a6>
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003818:	fa93 f3a3 	rbit	r3, r3
 800381c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800381e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003820:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003822:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003824:	2b00      	cmp	r3, #0
 8003826:	d101      	bne.n	800382c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003828:	2320      	movs	r3, #32
 800382a:	e003      	b.n	8003834 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 800382c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800382e:	fab3 f383 	clz	r3, r3
 8003832:	b2db      	uxtb	r3, r3
 8003834:	3301      	adds	r3, #1
 8003836:	f003 021f 	and.w	r2, r3, #31
 800383a:	4613      	mov	r3, r2
 800383c:	005b      	lsls	r3, r3, #1
 800383e:	4413      	add	r3, r2
 8003840:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003842:	430b      	orrs	r3, r1
 8003844:	e081      	b.n	800394a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800384e:	2b00      	cmp	r3, #0
 8003850:	d107      	bne.n	8003862 <HAL_ADC_ConfigChannel+0x5c6>
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	0e9b      	lsrs	r3, r3, #26
 8003858:	3301      	adds	r3, #1
 800385a:	069b      	lsls	r3, r3, #26
 800385c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003860:	e015      	b.n	800388e <HAL_ADC_ConfigChannel+0x5f2>
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800386a:	fa93 f3a3 	rbit	r3, r3
 800386e:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003872:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003876:	2b00      	cmp	r3, #0
 8003878:	d101      	bne.n	800387e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800387a:	2320      	movs	r3, #32
 800387c:	e003      	b.n	8003886 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800387e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003880:	fab3 f383 	clz	r3, r3
 8003884:	b2db      	uxtb	r3, r3
 8003886:	3301      	adds	r3, #1
 8003888:	069b      	lsls	r3, r3, #26
 800388a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003896:	2b00      	cmp	r3, #0
 8003898:	d109      	bne.n	80038ae <HAL_ADC_ConfigChannel+0x612>
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	0e9b      	lsrs	r3, r3, #26
 80038a0:	3301      	adds	r3, #1
 80038a2:	f003 031f 	and.w	r3, r3, #31
 80038a6:	2101      	movs	r1, #1
 80038a8:	fa01 f303 	lsl.w	r3, r1, r3
 80038ac:	e017      	b.n	80038de <HAL_ADC_ConfigChannel+0x642>
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b4:	6a3b      	ldr	r3, [r7, #32]
 80038b6:	fa93 f3a3 	rbit	r3, r3
 80038ba:	61fb      	str	r3, [r7, #28]
  return result;
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80038c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d101      	bne.n	80038ca <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80038c6:	2320      	movs	r3, #32
 80038c8:	e003      	b.n	80038d2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80038ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038cc:	fab3 f383 	clz	r3, r3
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	3301      	adds	r3, #1
 80038d4:	f003 031f 	and.w	r3, r3, #31
 80038d8:	2101      	movs	r1, #1
 80038da:	fa01 f303 	lsl.w	r3, r1, r3
 80038de:	ea42 0103 	orr.w	r1, r2, r3
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d10d      	bne.n	800390a <HAL_ADC_ConfigChannel+0x66e>
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	0e9b      	lsrs	r3, r3, #26
 80038f4:	3301      	adds	r3, #1
 80038f6:	f003 021f 	and.w	r2, r3, #31
 80038fa:	4613      	mov	r3, r2
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	4413      	add	r3, r2
 8003900:	3b1e      	subs	r3, #30
 8003902:	051b      	lsls	r3, r3, #20
 8003904:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003908:	e01e      	b.n	8003948 <HAL_ADC_ConfigChannel+0x6ac>
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	fa93 f3a3 	rbit	r3, r3
 8003916:	613b      	str	r3, [r7, #16]
  return result;
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800391c:	69bb      	ldr	r3, [r7, #24]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d104      	bne.n	800392c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003922:	2320      	movs	r3, #32
 8003924:	e006      	b.n	8003934 <HAL_ADC_ConfigChannel+0x698>
 8003926:	bf00      	nop
 8003928:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800392c:	69bb      	ldr	r3, [r7, #24]
 800392e:	fab3 f383 	clz	r3, r3
 8003932:	b2db      	uxtb	r3, r3
 8003934:	3301      	adds	r3, #1
 8003936:	f003 021f 	and.w	r2, r3, #31
 800393a:	4613      	mov	r3, r2
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	4413      	add	r3, r2
 8003940:	3b1e      	subs	r3, #30
 8003942:	051b      	lsls	r3, r3, #20
 8003944:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003948:	430b      	orrs	r3, r1
 800394a:	683a      	ldr	r2, [r7, #0]
 800394c:	6892      	ldr	r2, [r2, #8]
 800394e:	4619      	mov	r1, r3
 8003950:	f7fe ff12 	bl	8002778 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	4b3f      	ldr	r3, [pc, #252]	; (8003a58 <HAL_ADC_ConfigChannel+0x7bc>)
 800395a:	4013      	ands	r3, r2
 800395c:	2b00      	cmp	r3, #0
 800395e:	d071      	beq.n	8003a44 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003960:	483e      	ldr	r0, [pc, #248]	; (8003a5c <HAL_ADC_ConfigChannel+0x7c0>)
 8003962:	f7fe fe0b 	bl	800257c <LL_ADC_GetCommonPathInternalCh>
 8003966:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a3c      	ldr	r2, [pc, #240]	; (8003a60 <HAL_ADC_ConfigChannel+0x7c4>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d004      	beq.n	800397e <HAL_ADC_ConfigChannel+0x6e2>
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a3a      	ldr	r2, [pc, #232]	; (8003a64 <HAL_ADC_ConfigChannel+0x7c8>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d127      	bne.n	80039ce <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800397e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003982:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d121      	bne.n	80039ce <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003992:	d157      	bne.n	8003a44 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003994:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003998:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800399c:	4619      	mov	r1, r3
 800399e:	482f      	ldr	r0, [pc, #188]	; (8003a5c <HAL_ADC_ConfigChannel+0x7c0>)
 80039a0:	f7fe fdd9 	bl	8002556 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80039a4:	4b30      	ldr	r3, [pc, #192]	; (8003a68 <HAL_ADC_ConfigChannel+0x7cc>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	099b      	lsrs	r3, r3, #6
 80039aa:	4a30      	ldr	r2, [pc, #192]	; (8003a6c <HAL_ADC_ConfigChannel+0x7d0>)
 80039ac:	fba2 2303 	umull	r2, r3, r2, r3
 80039b0:	099b      	lsrs	r3, r3, #6
 80039b2:	1c5a      	adds	r2, r3, #1
 80039b4:	4613      	mov	r3, r2
 80039b6:	005b      	lsls	r3, r3, #1
 80039b8:	4413      	add	r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80039be:	e002      	b.n	80039c6 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	3b01      	subs	r3, #1
 80039c4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d1f9      	bne.n	80039c0 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80039cc:	e03a      	b.n	8003a44 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a27      	ldr	r2, [pc, #156]	; (8003a70 <HAL_ADC_ConfigChannel+0x7d4>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d113      	bne.n	8003a00 <HAL_ADC_ConfigChannel+0x764>
 80039d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80039dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10d      	bne.n	8003a00 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a22      	ldr	r2, [pc, #136]	; (8003a74 <HAL_ADC_ConfigChannel+0x7d8>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d02a      	beq.n	8003a44 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80039ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80039f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039f6:	4619      	mov	r1, r3
 80039f8:	4818      	ldr	r0, [pc, #96]	; (8003a5c <HAL_ADC_ConfigChannel+0x7c0>)
 80039fa:	f7fe fdac 	bl	8002556 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039fe:	e021      	b.n	8003a44 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a1c      	ldr	r2, [pc, #112]	; (8003a78 <HAL_ADC_ConfigChannel+0x7dc>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d11c      	bne.n	8003a44 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003a0a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d116      	bne.n	8003a44 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a16      	ldr	r2, [pc, #88]	; (8003a74 <HAL_ADC_ConfigChannel+0x7d8>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d011      	beq.n	8003a44 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003a24:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003a28:	4619      	mov	r1, r3
 8003a2a:	480c      	ldr	r0, [pc, #48]	; (8003a5c <HAL_ADC_ConfigChannel+0x7c0>)
 8003a2c:	f7fe fd93 	bl	8002556 <LL_ADC_SetCommonPathInternalCh>
 8003a30:	e008      	b.n	8003a44 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a36:	f043 0220 	orr.w	r2, r3, #32
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003a4c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	37d8      	adds	r7, #216	; 0xd8
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	80080000 	.word	0x80080000
 8003a5c:	50000300 	.word	0x50000300
 8003a60:	c3210000 	.word	0xc3210000
 8003a64:	90c00010 	.word	0x90c00010
 8003a68:	2000000c 	.word	0x2000000c
 8003a6c:	053e2d63 	.word	0x053e2d63
 8003a70:	c7520000 	.word	0xc7520000
 8003a74:	50000100 	.word	0x50000100
 8003a78:	cb840000 	.word	0xcb840000

08003a7c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7fe ff43 	bl	8002914 <LL_ADC_IsEnabled>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d14d      	bne.n	8003b30 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	689a      	ldr	r2, [r3, #8]
 8003a9a:	4b28      	ldr	r3, [pc, #160]	; (8003b3c <ADC_Enable+0xc0>)
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00d      	beq.n	8003abe <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aa6:	f043 0210 	orr.w	r2, r3, #16
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ab2:	f043 0201 	orr.w	r2, r3, #1
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e039      	b.n	8003b32 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f7fe ff12 	bl	80028ec <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003ac8:	f7fe fd04 	bl	80024d4 <HAL_GetTick>
 8003acc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ace:	e028      	b.n	8003b22 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7fe ff1d 	bl	8002914 <LL_ADC_IsEnabled>
 8003ada:	4603      	mov	r3, r0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d104      	bne.n	8003aea <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f7fe ff01 	bl	80028ec <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003aea:	f7fe fcf3 	bl	80024d4 <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	d914      	bls.n	8003b22 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d00d      	beq.n	8003b22 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b0a:	f043 0210 	orr.w	r2, r3, #16
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b16:	f043 0201 	orr.w	r2, r3, #1
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e007      	b.n	8003b32 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f003 0301 	and.w	r3, r3, #1
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d1cf      	bne.n	8003ad0 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b30:	2300      	movs	r3, #0
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3710      	adds	r7, #16
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	8000003f 	.word	0x8000003f

08003b40 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b4c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b52:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d14b      	bne.n	8003bf2 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b5e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0308 	and.w	r3, r3, #8
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d021      	beq.n	8003bb8 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f7fe fdab 	bl	80026d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d032      	beq.n	8003bea <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d12b      	bne.n	8003bea <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b96:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ba2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d11f      	bne.n	8003bea <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bae:	f043 0201 	orr.w	r2, r3, #1
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	65da      	str	r2, [r3, #92]	; 0x5c
 8003bb6:	e018      	b.n	8003bea <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68db      	ldr	r3, [r3, #12]
 8003bbe:	f003 0302 	and.w	r3, r3, #2
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d111      	bne.n	8003bea <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d105      	bne.n	8003bea <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003be2:	f043 0201 	orr.w	r2, r3, #1
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003bea:	68f8      	ldr	r0, [r7, #12]
 8003bec:	f7fd ff62 	bl	8001ab4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003bf0:	e00e      	b.n	8003c10 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bf6:	f003 0310 	and.w	r3, r3, #16
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d003      	beq.n	8003c06 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f7ff fb42 	bl	8003288 <HAL_ADC_ErrorCallback>
}
 8003c04:	e004      	b.n	8003c10 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	4798      	blx	r3
}
 8003c10:	bf00      	nop
 8003c12:	3710      	adds	r7, #16
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}

08003c18 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b084      	sub	sp, #16
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c24:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003c26:	68f8      	ldr	r0, [r7, #12]
 8003c28:	f7ff fb1a 	bl	8003260 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c2c:	bf00      	nop
 8003c2e:	3710      	adds	r7, #16
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}

08003c34 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b084      	sub	sp, #16
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c40:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c46:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c52:	f043 0204 	orr.w	r2, r3, #4
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003c5a:	68f8      	ldr	r0, [r7, #12]
 8003c5c:	f7ff fb14 	bl	8003288 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c60:	bf00      	nop
 8003c62:	3710      	adds	r7, #16
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <LL_ADC_IsEnabled>:
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d101      	bne.n	8003c80 <LL_ADC_IsEnabled+0x18>
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e000      	b.n	8003c82 <LL_ADC_IsEnabled+0x1a>
 8003c80:	2300      	movs	r3, #0
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	370c      	adds	r7, #12
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr

08003c8e <LL_ADC_REG_IsConversionOngoing>:
{
 8003c8e:	b480      	push	{r7}
 8003c90:	b083      	sub	sp, #12
 8003c92:	af00      	add	r7, sp, #0
 8003c94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f003 0304 	and.w	r3, r3, #4
 8003c9e:	2b04      	cmp	r3, #4
 8003ca0:	d101      	bne.n	8003ca6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e000      	b.n	8003ca8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003ca6:	2300      	movs	r3, #0
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003cbc:	bf00      	nop
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003cd0:	bf00      	nop
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003cf8:	bf00      	nop
 8003cfa:	370c      	adds	r7, #12
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr

08003d04 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003d0c:	bf00      	nop
 8003d0e:	370c      	adds	r7, #12
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr

08003d18 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003d18:	b590      	push	{r4, r7, lr}
 8003d1a:	b0a1      	sub	sp, #132	; 0x84
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d22:	2300      	movs	r3, #0
 8003d24:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d101      	bne.n	8003d36 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003d32:	2302      	movs	r3, #2
 8003d34:	e08b      	b.n	8003e4e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003d3e:	2300      	movs	r3, #0
 8003d40:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003d42:	2300      	movs	r3, #0
 8003d44:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003d4e:	d102      	bne.n	8003d56 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003d50:	4b41      	ldr	r3, [pc, #260]	; (8003e58 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003d52:	60bb      	str	r3, [r7, #8]
 8003d54:	e001      	b.n	8003d5a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003d56:	2300      	movs	r3, #0
 8003d58:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d10b      	bne.n	8003d78 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d64:	f043 0220 	orr.w	r2, r3, #32
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e06a      	b.n	8003e4e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f7ff ff87 	bl	8003c8e <LL_ADC_REG_IsConversionOngoing>
 8003d80:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f7ff ff81 	bl	8003c8e <LL_ADC_REG_IsConversionOngoing>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d14c      	bne.n	8003e2c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003d92:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d149      	bne.n	8003e2c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003d98:	4b30      	ldr	r3, [pc, #192]	; (8003e5c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003d9a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d028      	beq.n	8003df6 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003da4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	6859      	ldr	r1, [r3, #4]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003db6:	035b      	lsls	r3, r3, #13
 8003db8:	430b      	orrs	r3, r1
 8003dba:	431a      	orrs	r2, r3
 8003dbc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003dbe:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003dc0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003dc4:	f7ff ff50 	bl	8003c68 <LL_ADC_IsEnabled>
 8003dc8:	4604      	mov	r4, r0
 8003dca:	4823      	ldr	r0, [pc, #140]	; (8003e58 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003dcc:	f7ff ff4c 	bl	8003c68 <LL_ADC_IsEnabled>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	4323      	orrs	r3, r4
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d133      	bne.n	8003e40 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003dd8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003de0:	f023 030f 	bic.w	r3, r3, #15
 8003de4:	683a      	ldr	r2, [r7, #0]
 8003de6:	6811      	ldr	r1, [r2, #0]
 8003de8:	683a      	ldr	r2, [r7, #0]
 8003dea:	6892      	ldr	r2, [r2, #8]
 8003dec:	430a      	orrs	r2, r1
 8003dee:	431a      	orrs	r2, r3
 8003df0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003df2:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003df4:	e024      	b.n	8003e40 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003df6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003dfe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e00:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e02:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003e06:	f7ff ff2f 	bl	8003c68 <LL_ADC_IsEnabled>
 8003e0a:	4604      	mov	r4, r0
 8003e0c:	4812      	ldr	r0, [pc, #72]	; (8003e58 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003e0e:	f7ff ff2b 	bl	8003c68 <LL_ADC_IsEnabled>
 8003e12:	4603      	mov	r3, r0
 8003e14:	4323      	orrs	r3, r4
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d112      	bne.n	8003e40 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003e1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003e22:	f023 030f 	bic.w	r3, r3, #15
 8003e26:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003e28:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003e2a:	e009      	b.n	8003e40 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e30:	f043 0220 	orr.w	r2, r3, #32
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003e3e:	e000      	b.n	8003e42 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003e40:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003e4a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3784      	adds	r7, #132	; 0x84
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd90      	pop	{r4, r7, pc}
 8003e56:	bf00      	nop
 8003e58:	50000100 	.word	0x50000100
 8003e5c:	50000300 	.word	0x50000300

08003e60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b085      	sub	sp, #20
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f003 0307 	and.w	r3, r3, #7
 8003e6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e70:	4b0c      	ldr	r3, [pc, #48]	; (8003ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e76:	68ba      	ldr	r2, [r7, #8]
 8003e78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e92:	4a04      	ldr	r2, [pc, #16]	; (8003ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	60d3      	str	r3, [r2, #12]
}
 8003e98:	bf00      	nop
 8003e9a:	3714      	adds	r7, #20
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr
 8003ea4:	e000ed00 	.word	0xe000ed00

08003ea8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003eac:	4b04      	ldr	r3, [pc, #16]	; (8003ec0 <__NVIC_GetPriorityGrouping+0x18>)
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	0a1b      	lsrs	r3, r3, #8
 8003eb2:	f003 0307 	and.w	r3, r3, #7
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr
 8003ec0:	e000ed00 	.word	0xe000ed00

08003ec4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	4603      	mov	r3, r0
 8003ecc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	db0b      	blt.n	8003eee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ed6:	79fb      	ldrb	r3, [r7, #7]
 8003ed8:	f003 021f 	and.w	r2, r3, #31
 8003edc:	4907      	ldr	r1, [pc, #28]	; (8003efc <__NVIC_EnableIRQ+0x38>)
 8003ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ee2:	095b      	lsrs	r3, r3, #5
 8003ee4:	2001      	movs	r0, #1
 8003ee6:	fa00 f202 	lsl.w	r2, r0, r2
 8003eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003eee:	bf00      	nop
 8003ef0:	370c      	adds	r7, #12
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	e000e100 	.word	0xe000e100

08003f00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	4603      	mov	r3, r0
 8003f08:	6039      	str	r1, [r7, #0]
 8003f0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	db0a      	blt.n	8003f2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	b2da      	uxtb	r2, r3
 8003f18:	490c      	ldr	r1, [pc, #48]	; (8003f4c <__NVIC_SetPriority+0x4c>)
 8003f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f1e:	0112      	lsls	r2, r2, #4
 8003f20:	b2d2      	uxtb	r2, r2
 8003f22:	440b      	add	r3, r1
 8003f24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f28:	e00a      	b.n	8003f40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	b2da      	uxtb	r2, r3
 8003f2e:	4908      	ldr	r1, [pc, #32]	; (8003f50 <__NVIC_SetPriority+0x50>)
 8003f30:	79fb      	ldrb	r3, [r7, #7]
 8003f32:	f003 030f 	and.w	r3, r3, #15
 8003f36:	3b04      	subs	r3, #4
 8003f38:	0112      	lsls	r2, r2, #4
 8003f3a:	b2d2      	uxtb	r2, r2
 8003f3c:	440b      	add	r3, r1
 8003f3e:	761a      	strb	r2, [r3, #24]
}
 8003f40:	bf00      	nop
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr
 8003f4c:	e000e100 	.word	0xe000e100
 8003f50:	e000ed00 	.word	0xe000ed00

08003f54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b089      	sub	sp, #36	; 0x24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f003 0307 	and.w	r3, r3, #7
 8003f66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	f1c3 0307 	rsb	r3, r3, #7
 8003f6e:	2b04      	cmp	r3, #4
 8003f70:	bf28      	it	cs
 8003f72:	2304      	movcs	r3, #4
 8003f74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	3304      	adds	r3, #4
 8003f7a:	2b06      	cmp	r3, #6
 8003f7c:	d902      	bls.n	8003f84 <NVIC_EncodePriority+0x30>
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	3b03      	subs	r3, #3
 8003f82:	e000      	b.n	8003f86 <NVIC_EncodePriority+0x32>
 8003f84:	2300      	movs	r3, #0
 8003f86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f88:	f04f 32ff 	mov.w	r2, #4294967295
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f92:	43da      	mvns	r2, r3
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	401a      	ands	r2, r3
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8003fa6:	43d9      	mvns	r1, r3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fac:	4313      	orrs	r3, r2
         );
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3724      	adds	r7, #36	; 0x24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr
	...

08003fbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003fcc:	d301      	bcc.n	8003fd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e00f      	b.n	8003ff2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003fd2:	4a0a      	ldr	r2, [pc, #40]	; (8003ffc <SysTick_Config+0x40>)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	3b01      	subs	r3, #1
 8003fd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003fda:	210f      	movs	r1, #15
 8003fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8003fe0:	f7ff ff8e 	bl	8003f00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fe4:	4b05      	ldr	r3, [pc, #20]	; (8003ffc <SysTick_Config+0x40>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003fea:	4b04      	ldr	r3, [pc, #16]	; (8003ffc <SysTick_Config+0x40>)
 8003fec:	2207      	movs	r2, #7
 8003fee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3708      	adds	r7, #8
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	e000e010 	.word	0xe000e010

08004000 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f7ff ff29 	bl	8003e60 <__NVIC_SetPriorityGrouping>
}
 800400e:	bf00      	nop
 8004010:	3708      	adds	r7, #8
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}

08004016 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004016:	b580      	push	{r7, lr}
 8004018:	b086      	sub	sp, #24
 800401a:	af00      	add	r7, sp, #0
 800401c:	4603      	mov	r3, r0
 800401e:	60b9      	str	r1, [r7, #8]
 8004020:	607a      	str	r2, [r7, #4]
 8004022:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004024:	f7ff ff40 	bl	8003ea8 <__NVIC_GetPriorityGrouping>
 8004028:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	68b9      	ldr	r1, [r7, #8]
 800402e:	6978      	ldr	r0, [r7, #20]
 8004030:	f7ff ff90 	bl	8003f54 <NVIC_EncodePriority>
 8004034:	4602      	mov	r2, r0
 8004036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800403a:	4611      	mov	r1, r2
 800403c:	4618      	mov	r0, r3
 800403e:	f7ff ff5f 	bl	8003f00 <__NVIC_SetPriority>
}
 8004042:	bf00      	nop
 8004044:	3718      	adds	r7, #24
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b082      	sub	sp, #8
 800404e:	af00      	add	r7, sp, #0
 8004050:	4603      	mov	r3, r0
 8004052:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004054:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004058:	4618      	mov	r0, r3
 800405a:	f7ff ff33 	bl	8003ec4 <__NVIC_EnableIRQ>
}
 800405e:	bf00      	nop
 8004060:	3708      	adds	r7, #8
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b082      	sub	sp, #8
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f7ff ffa4 	bl	8003fbc <SysTick_Config>
 8004074:	4603      	mov	r3, r0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3708      	adds	r7, #8
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
	...

08004080 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b084      	sub	sp, #16
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d101      	bne.n	8004092 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e08d      	b.n	80041ae <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	461a      	mov	r2, r3
 8004098:	4b47      	ldr	r3, [pc, #284]	; (80041b8 <HAL_DMA_Init+0x138>)
 800409a:	429a      	cmp	r2, r3
 800409c:	d80f      	bhi.n	80040be <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	461a      	mov	r2, r3
 80040a4:	4b45      	ldr	r3, [pc, #276]	; (80041bc <HAL_DMA_Init+0x13c>)
 80040a6:	4413      	add	r3, r2
 80040a8:	4a45      	ldr	r2, [pc, #276]	; (80041c0 <HAL_DMA_Init+0x140>)
 80040aa:	fba2 2303 	umull	r2, r3, r2, r3
 80040ae:	091b      	lsrs	r3, r3, #4
 80040b0:	009a      	lsls	r2, r3, #2
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4a42      	ldr	r2, [pc, #264]	; (80041c4 <HAL_DMA_Init+0x144>)
 80040ba:	641a      	str	r2, [r3, #64]	; 0x40
 80040bc:	e00e      	b.n	80040dc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	461a      	mov	r2, r3
 80040c4:	4b40      	ldr	r3, [pc, #256]	; (80041c8 <HAL_DMA_Init+0x148>)
 80040c6:	4413      	add	r3, r2
 80040c8:	4a3d      	ldr	r2, [pc, #244]	; (80041c0 <HAL_DMA_Init+0x140>)
 80040ca:	fba2 2303 	umull	r2, r3, r2, r3
 80040ce:	091b      	lsrs	r3, r3, #4
 80040d0:	009a      	lsls	r2, r3, #2
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a3c      	ldr	r2, [pc, #240]	; (80041cc <HAL_DMA_Init+0x14c>)
 80040da:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2202      	movs	r2, #2
 80040e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80040f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040f6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004100:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800410c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	699b      	ldr	r3, [r3, #24]
 8004112:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004118:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a1b      	ldr	r3, [r3, #32]
 800411e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004120:	68fa      	ldr	r2, [r7, #12]
 8004122:	4313      	orrs	r3, r2
 8004124:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68fa      	ldr	r2, [r7, #12]
 800412c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 fa76 	bl	8004620 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800413c:	d102      	bne.n	8004144 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	685a      	ldr	r2, [r3, #4]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800414c:	b2d2      	uxtb	r2, r2
 800414e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004158:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d010      	beq.n	8004184 <HAL_DMA_Init+0x104>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	2b04      	cmp	r3, #4
 8004168:	d80c      	bhi.n	8004184 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f000 fa96 	bl	800469c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004174:	2200      	movs	r2, #0
 8004176:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800417c:	687a      	ldr	r2, [r7, #4]
 800417e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004180:	605a      	str	r2, [r3, #4]
 8004182:	e008      	b.n	8004196 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80041ac:	2300      	movs	r3, #0
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3710      	adds	r7, #16
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	40020407 	.word	0x40020407
 80041bc:	bffdfff8 	.word	0xbffdfff8
 80041c0:	cccccccd 	.word	0xcccccccd
 80041c4:	40020000 	.word	0x40020000
 80041c8:	bffdfbf8 	.word	0xbffdfbf8
 80041cc:	40020400 	.word	0x40020400

080041d0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	607a      	str	r2, [r7, #4]
 80041dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041de:	2300      	movs	r3, #0
 80041e0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d101      	bne.n	80041f0 <HAL_DMA_Start_IT+0x20>
 80041ec:	2302      	movs	r3, #2
 80041ee:	e066      	b.n	80042be <HAL_DMA_Start_IT+0xee>
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	2b01      	cmp	r3, #1
 8004202:	d155      	bne.n	80042b0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2202      	movs	r2, #2
 8004208:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2200      	movs	r2, #0
 8004210:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f022 0201 	bic.w	r2, r2, #1
 8004220:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	687a      	ldr	r2, [r7, #4]
 8004226:	68b9      	ldr	r1, [r7, #8]
 8004228:	68f8      	ldr	r0, [r7, #12]
 800422a:	f000 f9bb 	bl	80045a4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004232:	2b00      	cmp	r3, #0
 8004234:	d008      	beq.n	8004248 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f042 020e 	orr.w	r2, r2, #14
 8004244:	601a      	str	r2, [r3, #0]
 8004246:	e00f      	b.n	8004268 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f022 0204 	bic.w	r2, r2, #4
 8004256:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f042 020a 	orr.w	r2, r2, #10
 8004266:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004272:	2b00      	cmp	r3, #0
 8004274:	d007      	beq.n	8004286 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004280:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004284:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800428a:	2b00      	cmp	r3, #0
 800428c:	d007      	beq.n	800429e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004298:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800429c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f042 0201 	orr.w	r2, r2, #1
 80042ac:	601a      	str	r2, [r3, #0]
 80042ae:	e005      	b.n	80042bc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80042b8:	2302      	movs	r3, #2
 80042ba:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80042bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80042be:	4618      	mov	r0, r3
 80042c0:	3718      	adds	r7, #24
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}

080042c6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80042c6:	b480      	push	{r7}
 80042c8:	b085      	sub	sp, #20
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042ce:	2300      	movs	r3, #0
 80042d0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d005      	beq.n	80042ea <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2204      	movs	r2, #4
 80042e2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	73fb      	strb	r3, [r7, #15]
 80042e8:	e037      	b.n	800435a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f022 020e 	bic.w	r2, r2, #14
 80042f8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004304:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004308:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f022 0201 	bic.w	r2, r2, #1
 8004318:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800431e:	f003 021f 	and.w	r2, r3, #31
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004326:	2101      	movs	r1, #1
 8004328:	fa01 f202 	lsl.w	r2, r1, r2
 800432c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004336:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800433c:	2b00      	cmp	r3, #0
 800433e:	d00c      	beq.n	800435a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800434a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800434e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004358:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2201      	movs	r2, #1
 800435e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800436a:	7bfb      	ldrb	r3, [r7, #15]
}
 800436c:	4618      	mov	r0, r3
 800436e:	3714      	adds	r7, #20
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004380:	2300      	movs	r3, #0
 8004382:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800438a:	b2db      	uxtb	r3, r3
 800438c:	2b02      	cmp	r3, #2
 800438e:	d00d      	beq.n	80043ac <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2204      	movs	r2, #4
 8004394:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	73fb      	strb	r3, [r7, #15]
 80043aa:	e047      	b.n	800443c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f022 020e 	bic.w	r2, r2, #14
 80043ba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f022 0201 	bic.w	r2, r2, #1
 80043ca:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80043da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043e0:	f003 021f 	and.w	r2, r3, #31
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e8:	2101      	movs	r1, #1
 80043ea:	fa01 f202 	lsl.w	r2, r1, r2
 80043ee:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80043f8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d00c      	beq.n	800441c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800440c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004410:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800441a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004430:	2b00      	cmp	r3, #0
 8004432:	d003      	beq.n	800443c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	4798      	blx	r3
    }
  }
  return status;
 800443c:	7bfb      	ldrb	r3, [r7, #15]
}
 800443e:	4618      	mov	r0, r3
 8004440:	3710      	adds	r7, #16
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}

08004446 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004446:	b580      	push	{r7, lr}
 8004448:	b084      	sub	sp, #16
 800444a:	af00      	add	r7, sp, #0
 800444c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004462:	f003 031f 	and.w	r3, r3, #31
 8004466:	2204      	movs	r2, #4
 8004468:	409a      	lsls	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	4013      	ands	r3, r2
 800446e:	2b00      	cmp	r3, #0
 8004470:	d026      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x7a>
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	f003 0304 	and.w	r3, r3, #4
 8004478:	2b00      	cmp	r3, #0
 800447a:	d021      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0320 	and.w	r3, r3, #32
 8004486:	2b00      	cmp	r3, #0
 8004488:	d107      	bne.n	800449a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f022 0204 	bic.w	r2, r2, #4
 8004498:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800449e:	f003 021f 	and.w	r2, r3, #31
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a6:	2104      	movs	r1, #4
 80044a8:	fa01 f202 	lsl.w	r2, r1, r2
 80044ac:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d071      	beq.n	800459a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80044be:	e06c      	b.n	800459a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044c4:	f003 031f 	and.w	r3, r3, #31
 80044c8:	2202      	movs	r2, #2
 80044ca:	409a      	lsls	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	4013      	ands	r3, r2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d02e      	beq.n	8004532 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d029      	beq.n	8004532 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0320 	and.w	r3, r3, #32
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d10b      	bne.n	8004504 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f022 020a 	bic.w	r2, r2, #10
 80044fa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004508:	f003 021f 	and.w	r2, r3, #31
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004510:	2102      	movs	r1, #2
 8004512:	fa01 f202 	lsl.w	r2, r1, r2
 8004516:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004524:	2b00      	cmp	r3, #0
 8004526:	d038      	beq.n	800459a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004530:	e033      	b.n	800459a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004536:	f003 031f 	and.w	r3, r3, #31
 800453a:	2208      	movs	r2, #8
 800453c:	409a      	lsls	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	4013      	ands	r3, r2
 8004542:	2b00      	cmp	r3, #0
 8004544:	d02a      	beq.n	800459c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	f003 0308 	and.w	r3, r3, #8
 800454c:	2b00      	cmp	r3, #0
 800454e:	d025      	beq.n	800459c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f022 020e 	bic.w	r2, r2, #14
 800455e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004564:	f003 021f 	and.w	r2, r3, #31
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456c:	2101      	movs	r1, #1
 800456e:	fa01 f202 	lsl.w	r2, r1, r2
 8004572:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2201      	movs	r2, #1
 800457e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800458e:	2b00      	cmp	r3, #0
 8004590:	d004      	beq.n	800459c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800459a:	bf00      	nop
 800459c:	bf00      	nop
}
 800459e:	3710      	adds	r7, #16
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]
 80045b0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045b6:	68fa      	ldr	r2, [r7, #12]
 80045b8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80045ba:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d004      	beq.n	80045ce <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045c8:	68fa      	ldr	r2, [r7, #12]
 80045ca:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80045cc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045d2:	f003 021f 	and.w	r2, r3, #31
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045da:	2101      	movs	r1, #1
 80045dc:	fa01 f202 	lsl.w	r2, r1, r2
 80045e0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	683a      	ldr	r2, [r7, #0]
 80045e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	2b10      	cmp	r3, #16
 80045f0:	d108      	bne.n	8004604 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	68ba      	ldr	r2, [r7, #8]
 8004600:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004602:	e007      	b.n	8004614 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	68ba      	ldr	r2, [r7, #8]
 800460a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	60da      	str	r2, [r3, #12]
}
 8004614:	bf00      	nop
 8004616:	3714      	adds	r7, #20
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004620:	b480      	push	{r7}
 8004622:	b087      	sub	sp, #28
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	461a      	mov	r2, r3
 800462e:	4b16      	ldr	r3, [pc, #88]	; (8004688 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004630:	429a      	cmp	r2, r3
 8004632:	d802      	bhi.n	800463a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004634:	4b15      	ldr	r3, [pc, #84]	; (800468c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004636:	617b      	str	r3, [r7, #20]
 8004638:	e001      	b.n	800463e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800463a:	4b15      	ldr	r3, [pc, #84]	; (8004690 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800463c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	b2db      	uxtb	r3, r3
 8004648:	3b08      	subs	r3, #8
 800464a:	4a12      	ldr	r2, [pc, #72]	; (8004694 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800464c:	fba2 2303 	umull	r2, r3, r2, r3
 8004650:	091b      	lsrs	r3, r3, #4
 8004652:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004658:	089b      	lsrs	r3, r3, #2
 800465a:	009a      	lsls	r2, r3, #2
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	4413      	add	r3, r2
 8004660:	461a      	mov	r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a0b      	ldr	r2, [pc, #44]	; (8004698 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800466a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f003 031f 	and.w	r3, r3, #31
 8004672:	2201      	movs	r2, #1
 8004674:	409a      	lsls	r2, r3
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	651a      	str	r2, [r3, #80]	; 0x50
}
 800467a:	bf00      	nop
 800467c:	371c      	adds	r7, #28
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop
 8004688:	40020407 	.word	0x40020407
 800468c:	40020800 	.word	0x40020800
 8004690:	40020820 	.word	0x40020820
 8004694:	cccccccd 	.word	0xcccccccd
 8004698:	40020880 	.word	0x40020880

0800469c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800469c:	b480      	push	{r7}
 800469e:	b085      	sub	sp, #20
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80046ac:	68fa      	ldr	r2, [r7, #12]
 80046ae:	4b0b      	ldr	r3, [pc, #44]	; (80046dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80046b0:	4413      	add	r3, r2
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	461a      	mov	r2, r3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a08      	ldr	r2, [pc, #32]	; (80046e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80046be:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	3b01      	subs	r3, #1
 80046c4:	f003 031f 	and.w	r3, r3, #31
 80046c8:	2201      	movs	r2, #1
 80046ca:	409a      	lsls	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80046d0:	bf00      	nop
 80046d2:	3714      	adds	r7, #20
 80046d4:	46bd      	mov	sp, r7
 80046d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046da:	4770      	bx	lr
 80046dc:	1000823f 	.word	0x1000823f
 80046e0:	40020940 	.word	0x40020940

080046e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b087      	sub	sp, #28
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80046ee:	2300      	movs	r3, #0
 80046f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80046f2:	e15a      	b.n	80049aa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	2101      	movs	r1, #1
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004700:	4013      	ands	r3, r2
 8004702:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2b00      	cmp	r3, #0
 8004708:	f000 814c 	beq.w	80049a4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d00b      	beq.n	800472c <HAL_GPIO_Init+0x48>
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	2b02      	cmp	r3, #2
 800471a:	d007      	beq.n	800472c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004720:	2b11      	cmp	r3, #17
 8004722:	d003      	beq.n	800472c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	2b12      	cmp	r3, #18
 800472a:	d130      	bne.n	800478e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	005b      	lsls	r3, r3, #1
 8004736:	2203      	movs	r2, #3
 8004738:	fa02 f303 	lsl.w	r3, r2, r3
 800473c:	43db      	mvns	r3, r3
 800473e:	693a      	ldr	r2, [r7, #16]
 8004740:	4013      	ands	r3, r2
 8004742:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	68da      	ldr	r2, [r3, #12]
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	005b      	lsls	r3, r3, #1
 800474c:	fa02 f303 	lsl.w	r3, r2, r3
 8004750:	693a      	ldr	r2, [r7, #16]
 8004752:	4313      	orrs	r3, r2
 8004754:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	693a      	ldr	r2, [r7, #16]
 800475a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004762:	2201      	movs	r2, #1
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	fa02 f303 	lsl.w	r3, r2, r3
 800476a:	43db      	mvns	r3, r3
 800476c:	693a      	ldr	r2, [r7, #16]
 800476e:	4013      	ands	r3, r2
 8004770:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	091b      	lsrs	r3, r3, #4
 8004778:	f003 0201 	and.w	r2, r3, #1
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	fa02 f303 	lsl.w	r3, r2, r3
 8004782:	693a      	ldr	r2, [r7, #16]
 8004784:	4313      	orrs	r3, r2
 8004786:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	693a      	ldr	r2, [r7, #16]
 800478c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	68db      	ldr	r3, [r3, #12]
 8004792:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	005b      	lsls	r3, r3, #1
 8004798:	2203      	movs	r2, #3
 800479a:	fa02 f303 	lsl.w	r3, r2, r3
 800479e:	43db      	mvns	r3, r3
 80047a0:	693a      	ldr	r2, [r7, #16]
 80047a2:	4013      	ands	r3, r2
 80047a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	689a      	ldr	r2, [r3, #8]
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	005b      	lsls	r3, r3, #1
 80047ae:	fa02 f303 	lsl.w	r3, r2, r3
 80047b2:	693a      	ldr	r2, [r7, #16]
 80047b4:	4313      	orrs	r3, r2
 80047b6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	693a      	ldr	r2, [r7, #16]
 80047bc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d003      	beq.n	80047ce <HAL_GPIO_Init+0xea>
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	2b12      	cmp	r3, #18
 80047cc:	d123      	bne.n	8004816 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	08da      	lsrs	r2, r3, #3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	3208      	adds	r2, #8
 80047d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	f003 0307 	and.w	r3, r3, #7
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	220f      	movs	r2, #15
 80047e6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ea:	43db      	mvns	r3, r3
 80047ec:	693a      	ldr	r2, [r7, #16]
 80047ee:	4013      	ands	r3, r2
 80047f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	691a      	ldr	r2, [r3, #16]
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	f003 0307 	and.w	r3, r3, #7
 80047fc:	009b      	lsls	r3, r3, #2
 80047fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004802:	693a      	ldr	r2, [r7, #16]
 8004804:	4313      	orrs	r3, r2
 8004806:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	08da      	lsrs	r2, r3, #3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	3208      	adds	r2, #8
 8004810:	6939      	ldr	r1, [r7, #16]
 8004812:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	005b      	lsls	r3, r3, #1
 8004820:	2203      	movs	r2, #3
 8004822:	fa02 f303 	lsl.w	r3, r2, r3
 8004826:	43db      	mvns	r3, r3
 8004828:	693a      	ldr	r2, [r7, #16]
 800482a:	4013      	ands	r3, r2
 800482c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	f003 0203 	and.w	r2, r3, #3
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	005b      	lsls	r3, r3, #1
 800483a:	fa02 f303 	lsl.w	r3, r2, r3
 800483e:	693a      	ldr	r2, [r7, #16]
 8004840:	4313      	orrs	r3, r2
 8004842:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004852:	2b00      	cmp	r3, #0
 8004854:	f000 80a6 	beq.w	80049a4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004858:	4b5b      	ldr	r3, [pc, #364]	; (80049c8 <HAL_GPIO_Init+0x2e4>)
 800485a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800485c:	4a5a      	ldr	r2, [pc, #360]	; (80049c8 <HAL_GPIO_Init+0x2e4>)
 800485e:	f043 0301 	orr.w	r3, r3, #1
 8004862:	6613      	str	r3, [r2, #96]	; 0x60
 8004864:	4b58      	ldr	r3, [pc, #352]	; (80049c8 <HAL_GPIO_Init+0x2e4>)
 8004866:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004868:	f003 0301 	and.w	r3, r3, #1
 800486c:	60bb      	str	r3, [r7, #8]
 800486e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004870:	4a56      	ldr	r2, [pc, #344]	; (80049cc <HAL_GPIO_Init+0x2e8>)
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	089b      	lsrs	r3, r3, #2
 8004876:	3302      	adds	r3, #2
 8004878:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800487c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	f003 0303 	and.w	r3, r3, #3
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	220f      	movs	r2, #15
 8004888:	fa02 f303 	lsl.w	r3, r2, r3
 800488c:	43db      	mvns	r3, r3
 800488e:	693a      	ldr	r2, [r7, #16]
 8004890:	4013      	ands	r3, r2
 8004892:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800489a:	d01f      	beq.n	80048dc <HAL_GPIO_Init+0x1f8>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a4c      	ldr	r2, [pc, #304]	; (80049d0 <HAL_GPIO_Init+0x2ec>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d019      	beq.n	80048d8 <HAL_GPIO_Init+0x1f4>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a4b      	ldr	r2, [pc, #300]	; (80049d4 <HAL_GPIO_Init+0x2f0>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d013      	beq.n	80048d4 <HAL_GPIO_Init+0x1f0>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a4a      	ldr	r2, [pc, #296]	; (80049d8 <HAL_GPIO_Init+0x2f4>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d00d      	beq.n	80048d0 <HAL_GPIO_Init+0x1ec>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a49      	ldr	r2, [pc, #292]	; (80049dc <HAL_GPIO_Init+0x2f8>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d007      	beq.n	80048cc <HAL_GPIO_Init+0x1e8>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a48      	ldr	r2, [pc, #288]	; (80049e0 <HAL_GPIO_Init+0x2fc>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d101      	bne.n	80048c8 <HAL_GPIO_Init+0x1e4>
 80048c4:	2305      	movs	r3, #5
 80048c6:	e00a      	b.n	80048de <HAL_GPIO_Init+0x1fa>
 80048c8:	2306      	movs	r3, #6
 80048ca:	e008      	b.n	80048de <HAL_GPIO_Init+0x1fa>
 80048cc:	2304      	movs	r3, #4
 80048ce:	e006      	b.n	80048de <HAL_GPIO_Init+0x1fa>
 80048d0:	2303      	movs	r3, #3
 80048d2:	e004      	b.n	80048de <HAL_GPIO_Init+0x1fa>
 80048d4:	2302      	movs	r3, #2
 80048d6:	e002      	b.n	80048de <HAL_GPIO_Init+0x1fa>
 80048d8:	2301      	movs	r3, #1
 80048da:	e000      	b.n	80048de <HAL_GPIO_Init+0x1fa>
 80048dc:	2300      	movs	r3, #0
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	f002 0203 	and.w	r2, r2, #3
 80048e4:	0092      	lsls	r2, r2, #2
 80048e6:	4093      	lsls	r3, r2
 80048e8:	693a      	ldr	r2, [r7, #16]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80048ee:	4937      	ldr	r1, [pc, #220]	; (80049cc <HAL_GPIO_Init+0x2e8>)
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	089b      	lsrs	r3, r3, #2
 80048f4:	3302      	adds	r3, #2
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80048fc:	4b39      	ldr	r3, [pc, #228]	; (80049e4 <HAL_GPIO_Init+0x300>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	43db      	mvns	r3, r3
 8004906:	693a      	ldr	r2, [r7, #16]
 8004908:	4013      	ands	r3, r2
 800490a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d003      	beq.n	8004920 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004918:	693a      	ldr	r2, [r7, #16]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	4313      	orrs	r3, r2
 800491e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004920:	4a30      	ldr	r2, [pc, #192]	; (80049e4 <HAL_GPIO_Init+0x300>)
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004926:	4b2f      	ldr	r3, [pc, #188]	; (80049e4 <HAL_GPIO_Init+0x300>)
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	43db      	mvns	r3, r3
 8004930:	693a      	ldr	r2, [r7, #16]
 8004932:	4013      	ands	r3, r2
 8004934:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d003      	beq.n	800494a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004942:	693a      	ldr	r2, [r7, #16]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	4313      	orrs	r3, r2
 8004948:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800494a:	4a26      	ldr	r2, [pc, #152]	; (80049e4 <HAL_GPIO_Init+0x300>)
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004950:	4b24      	ldr	r3, [pc, #144]	; (80049e4 <HAL_GPIO_Init+0x300>)
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	43db      	mvns	r3, r3
 800495a:	693a      	ldr	r2, [r7, #16]
 800495c:	4013      	ands	r3, r2
 800495e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d003      	beq.n	8004974 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800496c:	693a      	ldr	r2, [r7, #16]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	4313      	orrs	r3, r2
 8004972:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004974:	4a1b      	ldr	r2, [pc, #108]	; (80049e4 <HAL_GPIO_Init+0x300>)
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800497a:	4b1a      	ldr	r3, [pc, #104]	; (80049e4 <HAL_GPIO_Init+0x300>)
 800497c:	68db      	ldr	r3, [r3, #12]
 800497e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	43db      	mvns	r3, r3
 8004984:	693a      	ldr	r2, [r7, #16]
 8004986:	4013      	ands	r3, r2
 8004988:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d003      	beq.n	800499e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004996:	693a      	ldr	r2, [r7, #16]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	4313      	orrs	r3, r2
 800499c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800499e:	4a11      	ldr	r2, [pc, #68]	; (80049e4 <HAL_GPIO_Init+0x300>)
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	3301      	adds	r3, #1
 80049a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	fa22 f303 	lsr.w	r3, r2, r3
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	f47f ae9d 	bne.w	80046f4 <HAL_GPIO_Init+0x10>
  }
}
 80049ba:	bf00      	nop
 80049bc:	bf00      	nop
 80049be:	371c      	adds	r7, #28
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr
 80049c8:	40021000 	.word	0x40021000
 80049cc:	40010000 	.word	0x40010000
 80049d0:	48000400 	.word	0x48000400
 80049d4:	48000800 	.word	0x48000800
 80049d8:	48000c00 	.word	0x48000c00
 80049dc:	48001000 	.word	0x48001000
 80049e0:	48001400 	.word	0x48001400
 80049e4:	40010400 	.word	0x40010400

080049e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	460b      	mov	r3, r1
 80049f2:	807b      	strh	r3, [r7, #2]
 80049f4:	4613      	mov	r3, r2
 80049f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80049f8:	787b      	ldrb	r3, [r7, #1]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d003      	beq.n	8004a06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80049fe:	887a      	ldrh	r2, [r7, #2]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004a04:	e002      	b.n	8004a0c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004a06:	887a      	ldrh	r2, [r7, #2]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004a0c:	bf00      	nop
 8004a0e:	370c      	adds	r7, #12
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	4603      	mov	r3, r0
 8004a20:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004a22:	4b08      	ldr	r3, [pc, #32]	; (8004a44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a24:	695a      	ldr	r2, [r3, #20]
 8004a26:	88fb      	ldrh	r3, [r7, #6]
 8004a28:	4013      	ands	r3, r2
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d006      	beq.n	8004a3c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004a2e:	4a05      	ldr	r2, [pc, #20]	; (8004a44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a30:	88fb      	ldrh	r3, [r7, #6]
 8004a32:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004a34:	88fb      	ldrh	r3, [r7, #6]
 8004a36:	4618      	mov	r0, r3
 8004a38:	f7fd f814 	bl	8001a64 <HAL_GPIO_EXTI_Callback>
  }
}
 8004a3c:	bf00      	nop
 8004a3e:	3708      	adds	r7, #8
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}
 8004a44:	40010400 	.word	0x40010400

08004a48 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d141      	bne.n	8004ada <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004a56:	4b4b      	ldr	r3, [pc, #300]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004a5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a62:	d131      	bne.n	8004ac8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004a64:	4b47      	ldr	r3, [pc, #284]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a6a:	4a46      	ldr	r2, [pc, #280]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a70:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a74:	4b43      	ldr	r3, [pc, #268]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004a7c:	4a41      	ldr	r2, [pc, #260]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004a7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a82:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004a84:	4b40      	ldr	r3, [pc, #256]	; (8004b88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2232      	movs	r2, #50	; 0x32
 8004a8a:	fb02 f303 	mul.w	r3, r2, r3
 8004a8e:	4a3f      	ldr	r2, [pc, #252]	; (8004b8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004a90:	fba2 2303 	umull	r2, r3, r2, r3
 8004a94:	0c9b      	lsrs	r3, r3, #18
 8004a96:	3301      	adds	r3, #1
 8004a98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a9a:	e002      	b.n	8004aa2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004aa2:	4b38      	ldr	r3, [pc, #224]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004aa4:	695b      	ldr	r3, [r3, #20]
 8004aa6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004aaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004aae:	d102      	bne.n	8004ab6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d1f2      	bne.n	8004a9c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004ab6:	4b33      	ldr	r3, [pc, #204]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ab8:	695b      	ldr	r3, [r3, #20]
 8004aba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004abe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ac2:	d158      	bne.n	8004b76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e057      	b.n	8004b78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ac8:	4b2e      	ldr	r3, [pc, #184]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004aca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ace:	4a2d      	ldr	r2, [pc, #180]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ad0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ad4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004ad8:	e04d      	b.n	8004b76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ae0:	d141      	bne.n	8004b66 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004ae2:	4b28      	ldr	r3, [pc, #160]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004aea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004aee:	d131      	bne.n	8004b54 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004af0:	4b24      	ldr	r3, [pc, #144]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004af2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004af6:	4a23      	ldr	r2, [pc, #140]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004af8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004afc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b00:	4b20      	ldr	r3, [pc, #128]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004b08:	4a1e      	ldr	r2, [pc, #120]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b0e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004b10:	4b1d      	ldr	r3, [pc, #116]	; (8004b88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2232      	movs	r2, #50	; 0x32
 8004b16:	fb02 f303 	mul.w	r3, r2, r3
 8004b1a:	4a1c      	ldr	r2, [pc, #112]	; (8004b8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b20:	0c9b      	lsrs	r3, r3, #18
 8004b22:	3301      	adds	r3, #1
 8004b24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b26:	e002      	b.n	8004b2e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b2e:	4b15      	ldr	r3, [pc, #84]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b30:	695b      	ldr	r3, [r3, #20]
 8004b32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b3a:	d102      	bne.n	8004b42 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d1f2      	bne.n	8004b28 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b42:	4b10      	ldr	r3, [pc, #64]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b44:	695b      	ldr	r3, [r3, #20]
 8004b46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b4e:	d112      	bne.n	8004b76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004b50:	2303      	movs	r3, #3
 8004b52:	e011      	b.n	8004b78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b54:	4b0b      	ldr	r3, [pc, #44]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b5a:	4a0a      	ldr	r2, [pc, #40]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b60:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004b64:	e007      	b.n	8004b76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004b66:	4b07      	ldr	r3, [pc, #28]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004b6e:	4a05      	ldr	r2, [pc, #20]	; (8004b84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b70:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b74:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004b76:	2300      	movs	r3, #0
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3714      	adds	r7, #20
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr
 8004b84:	40007000 	.word	0x40007000
 8004b88:	2000000c 	.word	0x2000000c
 8004b8c:	431bde83 	.word	0x431bde83

08004b90 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004b90:	b480      	push	{r7}
 8004b92:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004b94:	4b05      	ldr	r3, [pc, #20]	; (8004bac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	4a04      	ldr	r2, [pc, #16]	; (8004bac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004b9a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b9e:	6093      	str	r3, [r2, #8]
}
 8004ba0:	bf00      	nop
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr
 8004baa:	bf00      	nop
 8004bac:	40007000 	.word	0x40007000

08004bb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b088      	sub	sp, #32
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d101      	bne.n	8004bc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e308      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0301 	and.w	r3, r3, #1
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d075      	beq.n	8004cba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004bce:	4ba3      	ldr	r3, [pc, #652]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	f003 030c 	and.w	r3, r3, #12
 8004bd6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004bd8:	4ba0      	ldr	r3, [pc, #640]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	f003 0303 	and.w	r3, r3, #3
 8004be0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004be2:	69bb      	ldr	r3, [r7, #24]
 8004be4:	2b0c      	cmp	r3, #12
 8004be6:	d102      	bne.n	8004bee <HAL_RCC_OscConfig+0x3e>
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	2b03      	cmp	r3, #3
 8004bec:	d002      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x44>
 8004bee:	69bb      	ldr	r3, [r7, #24]
 8004bf0:	2b08      	cmp	r3, #8
 8004bf2:	d10b      	bne.n	8004c0c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bf4:	4b99      	ldr	r3, [pc, #612]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d05b      	beq.n	8004cb8 <HAL_RCC_OscConfig+0x108>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d157      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e2e3      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c14:	d106      	bne.n	8004c24 <HAL_RCC_OscConfig+0x74>
 8004c16:	4b91      	ldr	r3, [pc, #580]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a90      	ldr	r2, [pc, #576]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c20:	6013      	str	r3, [r2, #0]
 8004c22:	e01d      	b.n	8004c60 <HAL_RCC_OscConfig+0xb0>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c2c:	d10c      	bne.n	8004c48 <HAL_RCC_OscConfig+0x98>
 8004c2e:	4b8b      	ldr	r3, [pc, #556]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a8a      	ldr	r2, [pc, #552]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c38:	6013      	str	r3, [r2, #0]
 8004c3a:	4b88      	ldr	r3, [pc, #544]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a87      	ldr	r2, [pc, #540]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c44:	6013      	str	r3, [r2, #0]
 8004c46:	e00b      	b.n	8004c60 <HAL_RCC_OscConfig+0xb0>
 8004c48:	4b84      	ldr	r3, [pc, #528]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a83      	ldr	r2, [pc, #524]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c52:	6013      	str	r3, [r2, #0]
 8004c54:	4b81      	ldr	r3, [pc, #516]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a80      	ldr	r2, [pc, #512]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d013      	beq.n	8004c90 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c68:	f7fd fc34 	bl	80024d4 <HAL_GetTick>
 8004c6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c6e:	e008      	b.n	8004c82 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c70:	f7fd fc30 	bl	80024d4 <HAL_GetTick>
 8004c74:	4602      	mov	r2, r0
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	1ad3      	subs	r3, r2, r3
 8004c7a:	2b64      	cmp	r3, #100	; 0x64
 8004c7c:	d901      	bls.n	8004c82 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004c7e:	2303      	movs	r3, #3
 8004c80:	e2a8      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c82:	4b76      	ldr	r3, [pc, #472]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d0f0      	beq.n	8004c70 <HAL_RCC_OscConfig+0xc0>
 8004c8e:	e014      	b.n	8004cba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c90:	f7fd fc20 	bl	80024d4 <HAL_GetTick>
 8004c94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c96:	e008      	b.n	8004caa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c98:	f7fd fc1c 	bl	80024d4 <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	2b64      	cmp	r3, #100	; 0x64
 8004ca4:	d901      	bls.n	8004caa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	e294      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004caa:	4b6c      	ldr	r3, [pc, #432]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d1f0      	bne.n	8004c98 <HAL_RCC_OscConfig+0xe8>
 8004cb6:	e000      	b.n	8004cba <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0302 	and.w	r3, r3, #2
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d075      	beq.n	8004db2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004cc6:	4b65      	ldr	r3, [pc, #404]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	f003 030c 	and.w	r3, r3, #12
 8004cce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004cd0:	4b62      	ldr	r3, [pc, #392]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	f003 0303 	and.w	r3, r3, #3
 8004cd8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	2b0c      	cmp	r3, #12
 8004cde:	d102      	bne.n	8004ce6 <HAL_RCC_OscConfig+0x136>
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	d002      	beq.n	8004cec <HAL_RCC_OscConfig+0x13c>
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	2b04      	cmp	r3, #4
 8004cea:	d11f      	bne.n	8004d2c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004cec:	4b5b      	ldr	r3, [pc, #364]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d005      	beq.n	8004d04 <HAL_RCC_OscConfig+0x154>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d101      	bne.n	8004d04 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004d00:	2301      	movs	r3, #1
 8004d02:	e267      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d04:	4b55      	ldr	r3, [pc, #340]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	691b      	ldr	r3, [r3, #16]
 8004d10:	061b      	lsls	r3, r3, #24
 8004d12:	4952      	ldr	r1, [pc, #328]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004d14:	4313      	orrs	r3, r2
 8004d16:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004d18:	4b51      	ldr	r3, [pc, #324]	; (8004e60 <HAL_RCC_OscConfig+0x2b0>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f7fd fb8d 	bl	800243c <HAL_InitTick>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d043      	beq.n	8004db0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e253      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	68db      	ldr	r3, [r3, #12]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d023      	beq.n	8004d7c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d34:	4b49      	ldr	r3, [pc, #292]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a48      	ldr	r2, [pc, #288]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004d3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d40:	f7fd fbc8 	bl	80024d4 <HAL_GetTick>
 8004d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d46:	e008      	b.n	8004d5a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d48:	f7fd fbc4 	bl	80024d4 <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d901      	bls.n	8004d5a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004d56:	2303      	movs	r3, #3
 8004d58:	e23c      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d5a:	4b40      	ldr	r3, [pc, #256]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d0f0      	beq.n	8004d48 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d66:	4b3d      	ldr	r3, [pc, #244]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	691b      	ldr	r3, [r3, #16]
 8004d72:	061b      	lsls	r3, r3, #24
 8004d74:	4939      	ldr	r1, [pc, #228]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	604b      	str	r3, [r1, #4]
 8004d7a:	e01a      	b.n	8004db2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d7c:	4b37      	ldr	r3, [pc, #220]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a36      	ldr	r2, [pc, #216]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004d82:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d88:	f7fd fba4 	bl	80024d4 <HAL_GetTick>
 8004d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d8e:	e008      	b.n	8004da2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d90:	f7fd fba0 	bl	80024d4 <HAL_GetTick>
 8004d94:	4602      	mov	r2, r0
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	1ad3      	subs	r3, r2, r3
 8004d9a:	2b02      	cmp	r3, #2
 8004d9c:	d901      	bls.n	8004da2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e218      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004da2:	4b2e      	ldr	r3, [pc, #184]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d1f0      	bne.n	8004d90 <HAL_RCC_OscConfig+0x1e0>
 8004dae:	e000      	b.n	8004db2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004db0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0308 	and.w	r3, r3, #8
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d03c      	beq.n	8004e38 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	695b      	ldr	r3, [r3, #20]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d01c      	beq.n	8004e00 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004dc6:	4b25      	ldr	r3, [pc, #148]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004dc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dcc:	4a23      	ldr	r2, [pc, #140]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004dce:	f043 0301 	orr.w	r3, r3, #1
 8004dd2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dd6:	f7fd fb7d 	bl	80024d4 <HAL_GetTick>
 8004dda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ddc:	e008      	b.n	8004df0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dde:	f7fd fb79 	bl	80024d4 <HAL_GetTick>
 8004de2:	4602      	mov	r2, r0
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	2b02      	cmp	r3, #2
 8004dea:	d901      	bls.n	8004df0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e1f1      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004df0:	4b1a      	ldr	r3, [pc, #104]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004df2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004df6:	f003 0302 	and.w	r3, r3, #2
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d0ef      	beq.n	8004dde <HAL_RCC_OscConfig+0x22e>
 8004dfe:	e01b      	b.n	8004e38 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e00:	4b16      	ldr	r3, [pc, #88]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004e02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e06:	4a15      	ldr	r2, [pc, #84]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004e08:	f023 0301 	bic.w	r3, r3, #1
 8004e0c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e10:	f7fd fb60 	bl	80024d4 <HAL_GetTick>
 8004e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e16:	e008      	b.n	8004e2a <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e18:	f7fd fb5c 	bl	80024d4 <HAL_GetTick>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	2b02      	cmp	r3, #2
 8004e24:	d901      	bls.n	8004e2a <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8004e26:	2303      	movs	r3, #3
 8004e28:	e1d4      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e2a:	4b0c      	ldr	r3, [pc, #48]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004e2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e30:	f003 0302 	and.w	r3, r3, #2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d1ef      	bne.n	8004e18 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0304 	and.w	r3, r3, #4
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f000 80ab 	beq.w	8004f9c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e46:	2300      	movs	r3, #0
 8004e48:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004e4a:	4b04      	ldr	r3, [pc, #16]	; (8004e5c <HAL_RCC_OscConfig+0x2ac>)
 8004e4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d106      	bne.n	8004e64 <HAL_RCC_OscConfig+0x2b4>
 8004e56:	2301      	movs	r3, #1
 8004e58:	e005      	b.n	8004e66 <HAL_RCC_OscConfig+0x2b6>
 8004e5a:	bf00      	nop
 8004e5c:	40021000 	.word	0x40021000
 8004e60:	20000010 	.word	0x20000010
 8004e64:	2300      	movs	r3, #0
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d00d      	beq.n	8004e86 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e6a:	4baf      	ldr	r3, [pc, #700]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e6e:	4aae      	ldr	r2, [pc, #696]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004e70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e74:	6593      	str	r3, [r2, #88]	; 0x58
 8004e76:	4bac      	ldr	r3, [pc, #688]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004e78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e7e:	60fb      	str	r3, [r7, #12]
 8004e80:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004e82:	2301      	movs	r3, #1
 8004e84:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e86:	4ba9      	ldr	r3, [pc, #676]	; (800512c <HAL_RCC_OscConfig+0x57c>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d118      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e92:	4ba6      	ldr	r3, [pc, #664]	; (800512c <HAL_RCC_OscConfig+0x57c>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4aa5      	ldr	r2, [pc, #660]	; (800512c <HAL_RCC_OscConfig+0x57c>)
 8004e98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e9e:	f7fd fb19 	bl	80024d4 <HAL_GetTick>
 8004ea2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ea4:	e008      	b.n	8004eb8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ea6:	f7fd fb15 	bl	80024d4 <HAL_GetTick>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	1ad3      	subs	r3, r2, r3
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d901      	bls.n	8004eb8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	e18d      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004eb8:	4b9c      	ldr	r3, [pc, #624]	; (800512c <HAL_RCC_OscConfig+0x57c>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d0f0      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d108      	bne.n	8004ede <HAL_RCC_OscConfig+0x32e>
 8004ecc:	4b96      	ldr	r3, [pc, #600]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ed2:	4a95      	ldr	r2, [pc, #596]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004ed4:	f043 0301 	orr.w	r3, r3, #1
 8004ed8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004edc:	e024      	b.n	8004f28 <HAL_RCC_OscConfig+0x378>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	2b05      	cmp	r3, #5
 8004ee4:	d110      	bne.n	8004f08 <HAL_RCC_OscConfig+0x358>
 8004ee6:	4b90      	ldr	r3, [pc, #576]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004ee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eec:	4a8e      	ldr	r2, [pc, #568]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004eee:	f043 0304 	orr.w	r3, r3, #4
 8004ef2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ef6:	4b8c      	ldr	r3, [pc, #560]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004efc:	4a8a      	ldr	r2, [pc, #552]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004efe:	f043 0301 	orr.w	r3, r3, #1
 8004f02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004f06:	e00f      	b.n	8004f28 <HAL_RCC_OscConfig+0x378>
 8004f08:	4b87      	ldr	r3, [pc, #540]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f0e:	4a86      	ldr	r2, [pc, #536]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004f10:	f023 0301 	bic.w	r3, r3, #1
 8004f14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004f18:	4b83      	ldr	r3, [pc, #524]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f1e:	4a82      	ldr	r2, [pc, #520]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004f20:	f023 0304 	bic.w	r3, r3, #4
 8004f24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d016      	beq.n	8004f5e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f30:	f7fd fad0 	bl	80024d4 <HAL_GetTick>
 8004f34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f36:	e00a      	b.n	8004f4e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f38:	f7fd facc 	bl	80024d4 <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d901      	bls.n	8004f4e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e142      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f4e:	4b76      	ldr	r3, [pc, #472]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004f50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f54:	f003 0302 	and.w	r3, r3, #2
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d0ed      	beq.n	8004f38 <HAL_RCC_OscConfig+0x388>
 8004f5c:	e015      	b.n	8004f8a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f5e:	f7fd fab9 	bl	80024d4 <HAL_GetTick>
 8004f62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f64:	e00a      	b.n	8004f7c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f66:	f7fd fab5 	bl	80024d4 <HAL_GetTick>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d901      	bls.n	8004f7c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e12b      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f7c:	4b6a      	ldr	r3, [pc, #424]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f82:	f003 0302 	and.w	r3, r3, #2
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1ed      	bne.n	8004f66 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004f8a:	7ffb      	ldrb	r3, [r7, #31]
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d105      	bne.n	8004f9c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f90:	4b65      	ldr	r3, [pc, #404]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004f92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f94:	4a64      	ldr	r2, [pc, #400]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004f96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f9a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0320 	and.w	r3, r3, #32
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d03c      	beq.n	8005022 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	699b      	ldr	r3, [r3, #24]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d01c      	beq.n	8004fea <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004fb0:	4b5d      	ldr	r3, [pc, #372]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004fb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004fb6:	4a5c      	ldr	r2, [pc, #368]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004fb8:	f043 0301 	orr.w	r3, r3, #1
 8004fbc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fc0:	f7fd fa88 	bl	80024d4 <HAL_GetTick>
 8004fc4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004fc6:	e008      	b.n	8004fda <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004fc8:	f7fd fa84 	bl	80024d4 <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	2b02      	cmp	r3, #2
 8004fd4:	d901      	bls.n	8004fda <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	e0fc      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004fda:	4b53      	ldr	r3, [pc, #332]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004fdc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004fe0:	f003 0302 	and.w	r3, r3, #2
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d0ef      	beq.n	8004fc8 <HAL_RCC_OscConfig+0x418>
 8004fe8:	e01b      	b.n	8005022 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004fea:	4b4f      	ldr	r3, [pc, #316]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004fec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004ff0:	4a4d      	ldr	r2, [pc, #308]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8004ff2:	f023 0301 	bic.w	r3, r3, #1
 8004ff6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ffa:	f7fd fa6b 	bl	80024d4 <HAL_GetTick>
 8004ffe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005000:	e008      	b.n	8005014 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005002:	f7fd fa67 	bl	80024d4 <HAL_GetTick>
 8005006:	4602      	mov	r2, r0
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	1ad3      	subs	r3, r2, r3
 800500c:	2b02      	cmp	r3, #2
 800500e:	d901      	bls.n	8005014 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005010:	2303      	movs	r3, #3
 8005012:	e0df      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005014:	4b44      	ldr	r3, [pc, #272]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8005016:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800501a:	f003 0302 	and.w	r3, r3, #2
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1ef      	bne.n	8005002 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	69db      	ldr	r3, [r3, #28]
 8005026:	2b00      	cmp	r3, #0
 8005028:	f000 80d3 	beq.w	80051d2 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800502c:	4b3e      	ldr	r3, [pc, #248]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	f003 030c 	and.w	r3, r3, #12
 8005034:	2b0c      	cmp	r3, #12
 8005036:	f000 808d 	beq.w	8005154 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	69db      	ldr	r3, [r3, #28]
 800503e:	2b02      	cmp	r3, #2
 8005040:	d15a      	bne.n	80050f8 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005042:	4b39      	ldr	r3, [pc, #228]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a38      	ldr	r2, [pc, #224]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8005048:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800504c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800504e:	f7fd fa41 	bl	80024d4 <HAL_GetTick>
 8005052:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005054:	e008      	b.n	8005068 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005056:	f7fd fa3d 	bl	80024d4 <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	2b02      	cmp	r3, #2
 8005062:	d901      	bls.n	8005068 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	e0b5      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005068:	4b2f      	ldr	r3, [pc, #188]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005070:	2b00      	cmp	r3, #0
 8005072:	d1f0      	bne.n	8005056 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005074:	4b2c      	ldr	r3, [pc, #176]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8005076:	68da      	ldr	r2, [r3, #12]
 8005078:	4b2d      	ldr	r3, [pc, #180]	; (8005130 <HAL_RCC_OscConfig+0x580>)
 800507a:	4013      	ands	r3, r2
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	6a11      	ldr	r1, [r2, #32]
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005084:	3a01      	subs	r2, #1
 8005086:	0112      	lsls	r2, r2, #4
 8005088:	4311      	orrs	r1, r2
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800508e:	0212      	lsls	r2, r2, #8
 8005090:	4311      	orrs	r1, r2
 8005092:	687a      	ldr	r2, [r7, #4]
 8005094:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005096:	0852      	lsrs	r2, r2, #1
 8005098:	3a01      	subs	r2, #1
 800509a:	0552      	lsls	r2, r2, #21
 800509c:	4311      	orrs	r1, r2
 800509e:	687a      	ldr	r2, [r7, #4]
 80050a0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80050a2:	0852      	lsrs	r2, r2, #1
 80050a4:	3a01      	subs	r2, #1
 80050a6:	0652      	lsls	r2, r2, #25
 80050a8:	4311      	orrs	r1, r2
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80050ae:	06d2      	lsls	r2, r2, #27
 80050b0:	430a      	orrs	r2, r1
 80050b2:	491d      	ldr	r1, [pc, #116]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050b8:	4b1b      	ldr	r3, [pc, #108]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a1a      	ldr	r2, [pc, #104]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 80050be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050c2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80050c4:	4b18      	ldr	r3, [pc, #96]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	4a17      	ldr	r2, [pc, #92]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 80050ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050ce:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050d0:	f7fd fa00 	bl	80024d4 <HAL_GetTick>
 80050d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050d6:	e008      	b.n	80050ea <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050d8:	f7fd f9fc 	bl	80024d4 <HAL_GetTick>
 80050dc:	4602      	mov	r2, r0
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d901      	bls.n	80050ea <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e074      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050ea:	4b0f      	ldr	r3, [pc, #60]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d0f0      	beq.n	80050d8 <HAL_RCC_OscConfig+0x528>
 80050f6:	e06c      	b.n	80051d2 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050f8:	4b0b      	ldr	r3, [pc, #44]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a0a      	ldr	r2, [pc, #40]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 80050fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005102:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005104:	4b08      	ldr	r3, [pc, #32]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8005106:	68db      	ldr	r3, [r3, #12]
 8005108:	4a07      	ldr	r2, [pc, #28]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 800510a:	f023 0303 	bic.w	r3, r3, #3
 800510e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005110:	4b05      	ldr	r3, [pc, #20]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	4a04      	ldr	r2, [pc, #16]	; (8005128 <HAL_RCC_OscConfig+0x578>)
 8005116:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800511a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800511e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005120:	f7fd f9d8 	bl	80024d4 <HAL_GetTick>
 8005124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005126:	e00e      	b.n	8005146 <HAL_RCC_OscConfig+0x596>
 8005128:	40021000 	.word	0x40021000
 800512c:	40007000 	.word	0x40007000
 8005130:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005134:	f7fd f9ce 	bl	80024d4 <HAL_GetTick>
 8005138:	4602      	mov	r2, r0
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	2b02      	cmp	r3, #2
 8005140:	d901      	bls.n	8005146 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e046      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005146:	4b25      	ldr	r3, [pc, #148]	; (80051dc <HAL_RCC_OscConfig+0x62c>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800514e:	2b00      	cmp	r3, #0
 8005150:	d1f0      	bne.n	8005134 <HAL_RCC_OscConfig+0x584>
 8005152:	e03e      	b.n	80051d2 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	69db      	ldr	r3, [r3, #28]
 8005158:	2b01      	cmp	r3, #1
 800515a:	d101      	bne.n	8005160 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	e039      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005160:	4b1e      	ldr	r3, [pc, #120]	; (80051dc <HAL_RCC_OscConfig+0x62c>)
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	f003 0203 	and.w	r2, r3, #3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6a1b      	ldr	r3, [r3, #32]
 8005170:	429a      	cmp	r2, r3
 8005172:	d12c      	bne.n	80051ce <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800517e:	3b01      	subs	r3, #1
 8005180:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005182:	429a      	cmp	r2, r3
 8005184:	d123      	bne.n	80051ce <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005190:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005192:	429a      	cmp	r2, r3
 8005194:	d11b      	bne.n	80051ce <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051a0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d113      	bne.n	80051ce <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051b0:	085b      	lsrs	r3, r3, #1
 80051b2:	3b01      	subs	r3, #1
 80051b4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d109      	bne.n	80051ce <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051c4:	085b      	lsrs	r3, r3, #1
 80051c6:	3b01      	subs	r3, #1
 80051c8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051ca:	429a      	cmp	r2, r3
 80051cc:	d001      	beq.n	80051d2 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	e000      	b.n	80051d4 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 80051d2:	2300      	movs	r3, #0
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3720      	adds	r7, #32
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}
 80051dc:	40021000 	.word	0x40021000

080051e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b086      	sub	sp, #24
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80051ea:	2300      	movs	r3, #0
 80051ec:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d101      	bne.n	80051f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	e11e      	b.n	8005436 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051f8:	4b91      	ldr	r3, [pc, #580]	; (8005440 <HAL_RCC_ClockConfig+0x260>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 030f 	and.w	r3, r3, #15
 8005200:	683a      	ldr	r2, [r7, #0]
 8005202:	429a      	cmp	r2, r3
 8005204:	d910      	bls.n	8005228 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005206:	4b8e      	ldr	r3, [pc, #568]	; (8005440 <HAL_RCC_ClockConfig+0x260>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f023 020f 	bic.w	r2, r3, #15
 800520e:	498c      	ldr	r1, [pc, #560]	; (8005440 <HAL_RCC_ClockConfig+0x260>)
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	4313      	orrs	r3, r2
 8005214:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005216:	4b8a      	ldr	r3, [pc, #552]	; (8005440 <HAL_RCC_ClockConfig+0x260>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 030f 	and.w	r3, r3, #15
 800521e:	683a      	ldr	r2, [r7, #0]
 8005220:	429a      	cmp	r2, r3
 8005222:	d001      	beq.n	8005228 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	e106      	b.n	8005436 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f003 0301 	and.w	r3, r3, #1
 8005230:	2b00      	cmp	r3, #0
 8005232:	d073      	beq.n	800531c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	2b03      	cmp	r3, #3
 800523a:	d129      	bne.n	8005290 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800523c:	4b81      	ldr	r3, [pc, #516]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005244:	2b00      	cmp	r3, #0
 8005246:	d101      	bne.n	800524c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e0f4      	b.n	8005436 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800524c:	f000 f99e 	bl	800558c <RCC_GetSysClockFreqFromPLLSource>
 8005250:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	4a7c      	ldr	r2, [pc, #496]	; (8005448 <HAL_RCC_ClockConfig+0x268>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d93f      	bls.n	80052da <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800525a:	4b7a      	ldr	r3, [pc, #488]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d009      	beq.n	800527a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800526e:	2b00      	cmp	r3, #0
 8005270:	d033      	beq.n	80052da <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005276:	2b00      	cmp	r3, #0
 8005278:	d12f      	bne.n	80052da <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800527a:	4b72      	ldr	r3, [pc, #456]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005282:	4a70      	ldr	r2, [pc, #448]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 8005284:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005288:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800528a:	2380      	movs	r3, #128	; 0x80
 800528c:	617b      	str	r3, [r7, #20]
 800528e:	e024      	b.n	80052da <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	2b02      	cmp	r3, #2
 8005296:	d107      	bne.n	80052a8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005298:	4b6a      	ldr	r3, [pc, #424]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d109      	bne.n	80052b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e0c6      	b.n	8005436 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80052a8:	4b66      	ldr	r3, [pc, #408]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d101      	bne.n	80052b8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	e0be      	b.n	8005436 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80052b8:	f000 f8ce 	bl	8005458 <HAL_RCC_GetSysClockFreq>
 80052bc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	4a61      	ldr	r2, [pc, #388]	; (8005448 <HAL_RCC_ClockConfig+0x268>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d909      	bls.n	80052da <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80052c6:	4b5f      	ldr	r3, [pc, #380]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80052ce:	4a5d      	ldr	r2, [pc, #372]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 80052d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052d4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80052d6:	2380      	movs	r3, #128	; 0x80
 80052d8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80052da:	4b5a      	ldr	r3, [pc, #360]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f023 0203 	bic.w	r2, r3, #3
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	4957      	ldr	r1, [pc, #348]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 80052e8:	4313      	orrs	r3, r2
 80052ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052ec:	f7fd f8f2 	bl	80024d4 <HAL_GetTick>
 80052f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052f2:	e00a      	b.n	800530a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052f4:	f7fd f8ee 	bl	80024d4 <HAL_GetTick>
 80052f8:	4602      	mov	r2, r0
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	1ad3      	subs	r3, r2, r3
 80052fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005302:	4293      	cmp	r3, r2
 8005304:	d901      	bls.n	800530a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e095      	b.n	8005436 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800530a:	4b4e      	ldr	r3, [pc, #312]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	f003 020c 	and.w	r2, r3, #12
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	009b      	lsls	r3, r3, #2
 8005318:	429a      	cmp	r2, r3
 800531a:	d1eb      	bne.n	80052f4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0302 	and.w	r3, r3, #2
 8005324:	2b00      	cmp	r3, #0
 8005326:	d023      	beq.n	8005370 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 0304 	and.w	r3, r3, #4
 8005330:	2b00      	cmp	r3, #0
 8005332:	d005      	beq.n	8005340 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005334:	4b43      	ldr	r3, [pc, #268]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	4a42      	ldr	r2, [pc, #264]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 800533a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800533e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0308 	and.w	r3, r3, #8
 8005348:	2b00      	cmp	r3, #0
 800534a:	d007      	beq.n	800535c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800534c:	4b3d      	ldr	r3, [pc, #244]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005354:	4a3b      	ldr	r2, [pc, #236]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 8005356:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800535a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800535c:	4b39      	ldr	r3, [pc, #228]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	4936      	ldr	r1, [pc, #216]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 800536a:	4313      	orrs	r3, r2
 800536c:	608b      	str	r3, [r1, #8]
 800536e:	e008      	b.n	8005382 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	2b80      	cmp	r3, #128	; 0x80
 8005374:	d105      	bne.n	8005382 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005376:	4b33      	ldr	r3, [pc, #204]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	4a32      	ldr	r2, [pc, #200]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 800537c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005380:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005382:	4b2f      	ldr	r3, [pc, #188]	; (8005440 <HAL_RCC_ClockConfig+0x260>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 030f 	and.w	r3, r3, #15
 800538a:	683a      	ldr	r2, [r7, #0]
 800538c:	429a      	cmp	r2, r3
 800538e:	d21d      	bcs.n	80053cc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005390:	4b2b      	ldr	r3, [pc, #172]	; (8005440 <HAL_RCC_ClockConfig+0x260>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f023 020f 	bic.w	r2, r3, #15
 8005398:	4929      	ldr	r1, [pc, #164]	; (8005440 <HAL_RCC_ClockConfig+0x260>)
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	4313      	orrs	r3, r2
 800539e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80053a0:	f7fd f898 	bl	80024d4 <HAL_GetTick>
 80053a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053a6:	e00a      	b.n	80053be <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053a8:	f7fd f894 	bl	80024d4 <HAL_GetTick>
 80053ac:	4602      	mov	r2, r0
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d901      	bls.n	80053be <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e03b      	b.n	8005436 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053be:	4b20      	ldr	r3, [pc, #128]	; (8005440 <HAL_RCC_ClockConfig+0x260>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 030f 	and.w	r3, r3, #15
 80053c6:	683a      	ldr	r2, [r7, #0]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d1ed      	bne.n	80053a8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 0304 	and.w	r3, r3, #4
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d008      	beq.n	80053ea <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053d8:	4b1a      	ldr	r3, [pc, #104]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	4917      	ldr	r1, [pc, #92]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 80053e6:	4313      	orrs	r3, r2
 80053e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 0308 	and.w	r3, r3, #8
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d009      	beq.n	800540a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80053f6:	4b13      	ldr	r3, [pc, #76]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	691b      	ldr	r3, [r3, #16]
 8005402:	00db      	lsls	r3, r3, #3
 8005404:	490f      	ldr	r1, [pc, #60]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 8005406:	4313      	orrs	r3, r2
 8005408:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800540a:	f000 f825 	bl	8005458 <HAL_RCC_GetSysClockFreq>
 800540e:	4602      	mov	r2, r0
 8005410:	4b0c      	ldr	r3, [pc, #48]	; (8005444 <HAL_RCC_ClockConfig+0x264>)
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	091b      	lsrs	r3, r3, #4
 8005416:	f003 030f 	and.w	r3, r3, #15
 800541a:	490c      	ldr	r1, [pc, #48]	; (800544c <HAL_RCC_ClockConfig+0x26c>)
 800541c:	5ccb      	ldrb	r3, [r1, r3]
 800541e:	f003 031f 	and.w	r3, r3, #31
 8005422:	fa22 f303 	lsr.w	r3, r2, r3
 8005426:	4a0a      	ldr	r2, [pc, #40]	; (8005450 <HAL_RCC_ClockConfig+0x270>)
 8005428:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800542a:	4b0a      	ldr	r3, [pc, #40]	; (8005454 <HAL_RCC_ClockConfig+0x274>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4618      	mov	r0, r3
 8005430:	f7fd f804 	bl	800243c <HAL_InitTick>
 8005434:	4603      	mov	r3, r0
}
 8005436:	4618      	mov	r0, r3
 8005438:	3718      	adds	r7, #24
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}
 800543e:	bf00      	nop
 8005440:	40022000 	.word	0x40022000
 8005444:	40021000 	.word	0x40021000
 8005448:	04c4b400 	.word	0x04c4b400
 800544c:	0800d078 	.word	0x0800d078
 8005450:	2000000c 	.word	0x2000000c
 8005454:	20000010 	.word	0x20000010

08005458 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005458:	b480      	push	{r7}
 800545a:	b087      	sub	sp, #28
 800545c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800545e:	4b2c      	ldr	r3, [pc, #176]	; (8005510 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f003 030c 	and.w	r3, r3, #12
 8005466:	2b04      	cmp	r3, #4
 8005468:	d102      	bne.n	8005470 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800546a:	4b2a      	ldr	r3, [pc, #168]	; (8005514 <HAL_RCC_GetSysClockFreq+0xbc>)
 800546c:	613b      	str	r3, [r7, #16]
 800546e:	e047      	b.n	8005500 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005470:	4b27      	ldr	r3, [pc, #156]	; (8005510 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f003 030c 	and.w	r3, r3, #12
 8005478:	2b08      	cmp	r3, #8
 800547a:	d102      	bne.n	8005482 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800547c:	4b26      	ldr	r3, [pc, #152]	; (8005518 <HAL_RCC_GetSysClockFreq+0xc0>)
 800547e:	613b      	str	r3, [r7, #16]
 8005480:	e03e      	b.n	8005500 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005482:	4b23      	ldr	r3, [pc, #140]	; (8005510 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	f003 030c 	and.w	r3, r3, #12
 800548a:	2b0c      	cmp	r3, #12
 800548c:	d136      	bne.n	80054fc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800548e:	4b20      	ldr	r3, [pc, #128]	; (8005510 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	f003 0303 	and.w	r3, r3, #3
 8005496:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005498:	4b1d      	ldr	r3, [pc, #116]	; (8005510 <HAL_RCC_GetSysClockFreq+0xb8>)
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	091b      	lsrs	r3, r3, #4
 800549e:	f003 030f 	and.w	r3, r3, #15
 80054a2:	3301      	adds	r3, #1
 80054a4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2b03      	cmp	r3, #3
 80054aa:	d10c      	bne.n	80054c6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80054ac:	4a1a      	ldr	r2, [pc, #104]	; (8005518 <HAL_RCC_GetSysClockFreq+0xc0>)
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80054b4:	4a16      	ldr	r2, [pc, #88]	; (8005510 <HAL_RCC_GetSysClockFreq+0xb8>)
 80054b6:	68d2      	ldr	r2, [r2, #12]
 80054b8:	0a12      	lsrs	r2, r2, #8
 80054ba:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80054be:	fb02 f303 	mul.w	r3, r2, r3
 80054c2:	617b      	str	r3, [r7, #20]
      break;
 80054c4:	e00c      	b.n	80054e0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80054c6:	4a13      	ldr	r2, [pc, #76]	; (8005514 <HAL_RCC_GetSysClockFreq+0xbc>)
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80054ce:	4a10      	ldr	r2, [pc, #64]	; (8005510 <HAL_RCC_GetSysClockFreq+0xb8>)
 80054d0:	68d2      	ldr	r2, [r2, #12]
 80054d2:	0a12      	lsrs	r2, r2, #8
 80054d4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80054d8:	fb02 f303 	mul.w	r3, r2, r3
 80054dc:	617b      	str	r3, [r7, #20]
      break;
 80054de:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80054e0:	4b0b      	ldr	r3, [pc, #44]	; (8005510 <HAL_RCC_GetSysClockFreq+0xb8>)
 80054e2:	68db      	ldr	r3, [r3, #12]
 80054e4:	0e5b      	lsrs	r3, r3, #25
 80054e6:	f003 0303 	and.w	r3, r3, #3
 80054ea:	3301      	adds	r3, #1
 80054ec:	005b      	lsls	r3, r3, #1
 80054ee:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80054f0:	697a      	ldr	r2, [r7, #20]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80054f8:	613b      	str	r3, [r7, #16]
 80054fa:	e001      	b.n	8005500 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80054fc:	2300      	movs	r3, #0
 80054fe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005500:	693b      	ldr	r3, [r7, #16]
}
 8005502:	4618      	mov	r0, r3
 8005504:	371c      	adds	r7, #28
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr
 800550e:	bf00      	nop
 8005510:	40021000 	.word	0x40021000
 8005514:	00f42400 	.word	0x00f42400
 8005518:	016e3600 	.word	0x016e3600

0800551c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800551c:	b480      	push	{r7}
 800551e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005520:	4b03      	ldr	r3, [pc, #12]	; (8005530 <HAL_RCC_GetHCLKFreq+0x14>)
 8005522:	681b      	ldr	r3, [r3, #0]
}
 8005524:	4618      	mov	r0, r3
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop
 8005530:	2000000c 	.word	0x2000000c

08005534 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005538:	f7ff fff0 	bl	800551c <HAL_RCC_GetHCLKFreq>
 800553c:	4602      	mov	r2, r0
 800553e:	4b06      	ldr	r3, [pc, #24]	; (8005558 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005540:	689b      	ldr	r3, [r3, #8]
 8005542:	0a1b      	lsrs	r3, r3, #8
 8005544:	f003 0307 	and.w	r3, r3, #7
 8005548:	4904      	ldr	r1, [pc, #16]	; (800555c <HAL_RCC_GetPCLK1Freq+0x28>)
 800554a:	5ccb      	ldrb	r3, [r1, r3]
 800554c:	f003 031f 	and.w	r3, r3, #31
 8005550:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005554:	4618      	mov	r0, r3
 8005556:	bd80      	pop	{r7, pc}
 8005558:	40021000 	.word	0x40021000
 800555c:	0800d088 	.word	0x0800d088

08005560 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005564:	f7ff ffda 	bl	800551c <HAL_RCC_GetHCLKFreq>
 8005568:	4602      	mov	r2, r0
 800556a:	4b06      	ldr	r3, [pc, #24]	; (8005584 <HAL_RCC_GetPCLK2Freq+0x24>)
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	0adb      	lsrs	r3, r3, #11
 8005570:	f003 0307 	and.w	r3, r3, #7
 8005574:	4904      	ldr	r1, [pc, #16]	; (8005588 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005576:	5ccb      	ldrb	r3, [r1, r3]
 8005578:	f003 031f 	and.w	r3, r3, #31
 800557c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005580:	4618      	mov	r0, r3
 8005582:	bd80      	pop	{r7, pc}
 8005584:	40021000 	.word	0x40021000
 8005588:	0800d088 	.word	0x0800d088

0800558c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800558c:	b480      	push	{r7}
 800558e:	b087      	sub	sp, #28
 8005590:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005592:	4b1e      	ldr	r3, [pc, #120]	; (800560c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005594:	68db      	ldr	r3, [r3, #12]
 8005596:	f003 0303 	and.w	r3, r3, #3
 800559a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800559c:	4b1b      	ldr	r3, [pc, #108]	; (800560c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800559e:	68db      	ldr	r3, [r3, #12]
 80055a0:	091b      	lsrs	r3, r3, #4
 80055a2:	f003 030f 	and.w	r3, r3, #15
 80055a6:	3301      	adds	r3, #1
 80055a8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	2b03      	cmp	r3, #3
 80055ae:	d10c      	bne.n	80055ca <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80055b0:	4a17      	ldr	r2, [pc, #92]	; (8005610 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80055b8:	4a14      	ldr	r2, [pc, #80]	; (800560c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80055ba:	68d2      	ldr	r2, [r2, #12]
 80055bc:	0a12      	lsrs	r2, r2, #8
 80055be:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80055c2:	fb02 f303 	mul.w	r3, r2, r3
 80055c6:	617b      	str	r3, [r7, #20]
    break;
 80055c8:	e00c      	b.n	80055e4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80055ca:	4a12      	ldr	r2, [pc, #72]	; (8005614 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80055d2:	4a0e      	ldr	r2, [pc, #56]	; (800560c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80055d4:	68d2      	ldr	r2, [r2, #12]
 80055d6:	0a12      	lsrs	r2, r2, #8
 80055d8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80055dc:	fb02 f303 	mul.w	r3, r2, r3
 80055e0:	617b      	str	r3, [r7, #20]
    break;
 80055e2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80055e4:	4b09      	ldr	r3, [pc, #36]	; (800560c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	0e5b      	lsrs	r3, r3, #25
 80055ea:	f003 0303 	and.w	r3, r3, #3
 80055ee:	3301      	adds	r3, #1
 80055f0:	005b      	lsls	r3, r3, #1
 80055f2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80055f4:	697a      	ldr	r2, [r7, #20]
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80055fc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80055fe:	687b      	ldr	r3, [r7, #4]
}
 8005600:	4618      	mov	r0, r3
 8005602:	371c      	adds	r7, #28
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr
 800560c:	40021000 	.word	0x40021000
 8005610:	016e3600 	.word	0x016e3600
 8005614:	00f42400 	.word	0x00f42400

08005618 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b086      	sub	sp, #24
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005620:	2300      	movs	r3, #0
 8005622:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005624:	2300      	movs	r3, #0
 8005626:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005630:	2b00      	cmp	r3, #0
 8005632:	f000 8098 	beq.w	8005766 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005636:	2300      	movs	r3, #0
 8005638:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800563a:	4b43      	ldr	r3, [pc, #268]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800563c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800563e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005642:	2b00      	cmp	r3, #0
 8005644:	d10d      	bne.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005646:	4b40      	ldr	r3, [pc, #256]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800564a:	4a3f      	ldr	r2, [pc, #252]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800564c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005650:	6593      	str	r3, [r2, #88]	; 0x58
 8005652:	4b3d      	ldr	r3, [pc, #244]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005656:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800565a:	60bb      	str	r3, [r7, #8]
 800565c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800565e:	2301      	movs	r3, #1
 8005660:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005662:	4b3a      	ldr	r3, [pc, #232]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a39      	ldr	r2, [pc, #228]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005668:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800566c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800566e:	f7fc ff31 	bl	80024d4 <HAL_GetTick>
 8005672:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005674:	e009      	b.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005676:	f7fc ff2d 	bl	80024d4 <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	2b02      	cmp	r3, #2
 8005682:	d902      	bls.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005684:	2303      	movs	r3, #3
 8005686:	74fb      	strb	r3, [r7, #19]
        break;
 8005688:	e005      	b.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800568a:	4b30      	ldr	r3, [pc, #192]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005692:	2b00      	cmp	r3, #0
 8005694:	d0ef      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005696:	7cfb      	ldrb	r3, [r7, #19]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d159      	bne.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800569c:	4b2a      	ldr	r3, [pc, #168]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800569e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056a6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d01e      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b2:	697a      	ldr	r2, [r7, #20]
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d019      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80056b8:	4b23      	ldr	r3, [pc, #140]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056c2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80056c4:	4b20      	ldr	r3, [pc, #128]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056ca:	4a1f      	ldr	r2, [pc, #124]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80056d4:	4b1c      	ldr	r3, [pc, #112]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056da:	4a1b      	ldr	r2, [pc, #108]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80056e4:	4a18      	ldr	r2, [pc, #96]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	f003 0301 	and.w	r3, r3, #1
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d016      	beq.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056f6:	f7fc feed 	bl	80024d4 <HAL_GetTick>
 80056fa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056fc:	e00b      	b.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056fe:	f7fc fee9 	bl	80024d4 <HAL_GetTick>
 8005702:	4602      	mov	r2, r0
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	1ad3      	subs	r3, r2, r3
 8005708:	f241 3288 	movw	r2, #5000	; 0x1388
 800570c:	4293      	cmp	r3, r2
 800570e:	d902      	bls.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005710:	2303      	movs	r3, #3
 8005712:	74fb      	strb	r3, [r7, #19]
            break;
 8005714:	e006      	b.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005716:	4b0c      	ldr	r3, [pc, #48]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005718:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800571c:	f003 0302 	and.w	r3, r3, #2
 8005720:	2b00      	cmp	r3, #0
 8005722:	d0ec      	beq.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005724:	7cfb      	ldrb	r3, [r7, #19]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d10b      	bne.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800572a:	4b07      	ldr	r3, [pc, #28]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800572c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005730:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005738:	4903      	ldr	r1, [pc, #12]	; (8005748 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800573a:	4313      	orrs	r3, r2
 800573c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005740:	e008      	b.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005742:	7cfb      	ldrb	r3, [r7, #19]
 8005744:	74bb      	strb	r3, [r7, #18]
 8005746:	e005      	b.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005748:	40021000 	.word	0x40021000
 800574c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005750:	7cfb      	ldrb	r3, [r7, #19]
 8005752:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005754:	7c7b      	ldrb	r3, [r7, #17]
 8005756:	2b01      	cmp	r3, #1
 8005758:	d105      	bne.n	8005766 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800575a:	4ba6      	ldr	r3, [pc, #664]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800575c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800575e:	4aa5      	ldr	r2, [pc, #660]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005760:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005764:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 0301 	and.w	r3, r3, #1
 800576e:	2b00      	cmp	r3, #0
 8005770:	d00a      	beq.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005772:	4ba0      	ldr	r3, [pc, #640]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005774:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005778:	f023 0203 	bic.w	r2, r3, #3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	499c      	ldr	r1, [pc, #624]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005782:	4313      	orrs	r3, r2
 8005784:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f003 0302 	and.w	r3, r3, #2
 8005790:	2b00      	cmp	r3, #0
 8005792:	d00a      	beq.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005794:	4b97      	ldr	r3, [pc, #604]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005796:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800579a:	f023 020c 	bic.w	r2, r3, #12
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	4994      	ldr	r1, [pc, #592]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057a4:	4313      	orrs	r3, r2
 80057a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f003 0304 	and.w	r3, r3, #4
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00a      	beq.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80057b6:	4b8f      	ldr	r3, [pc, #572]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057bc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	498b      	ldr	r1, [pc, #556]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057c6:	4313      	orrs	r3, r2
 80057c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0308 	and.w	r3, r3, #8
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d00a      	beq.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80057d8:	4b86      	ldr	r3, [pc, #536]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057de:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	691b      	ldr	r3, [r3, #16]
 80057e6:	4983      	ldr	r1, [pc, #524]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057e8:	4313      	orrs	r3, r2
 80057ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 0320 	and.w	r3, r3, #32
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00a      	beq.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80057fa:	4b7e      	ldr	r3, [pc, #504]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80057fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005800:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	695b      	ldr	r3, [r3, #20]
 8005808:	497a      	ldr	r1, [pc, #488]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800580a:	4313      	orrs	r3, r2
 800580c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005818:	2b00      	cmp	r3, #0
 800581a:	d00a      	beq.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800581c:	4b75      	ldr	r3, [pc, #468]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800581e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005822:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	699b      	ldr	r3, [r3, #24]
 800582a:	4972      	ldr	r1, [pc, #456]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800582c:	4313      	orrs	r3, r2
 800582e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800583a:	2b00      	cmp	r3, #0
 800583c:	d00a      	beq.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800583e:	4b6d      	ldr	r3, [pc, #436]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005840:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005844:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	69db      	ldr	r3, [r3, #28]
 800584c:	4969      	ldr	r1, [pc, #420]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800584e:	4313      	orrs	r3, r2
 8005850:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800585c:	2b00      	cmp	r3, #0
 800585e:	d00a      	beq.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005860:	4b64      	ldr	r3, [pc, #400]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005862:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005866:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6a1b      	ldr	r3, [r3, #32]
 800586e:	4961      	ldr	r1, [pc, #388]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005870:	4313      	orrs	r3, r2
 8005872:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800587e:	2b00      	cmp	r3, #0
 8005880:	d00a      	beq.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005882:	4b5c      	ldr	r3, [pc, #368]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005884:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005888:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005890:	4958      	ldr	r1, [pc, #352]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005892:	4313      	orrs	r3, r2
 8005894:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d015      	beq.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80058a4:	4b53      	ldr	r3, [pc, #332]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058aa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058b2:	4950      	ldr	r1, [pc, #320]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058b4:	4313      	orrs	r3, r2
 80058b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80058c2:	d105      	bne.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058c4:	4b4b      	ldr	r3, [pc, #300]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	4a4a      	ldr	r2, [pc, #296]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80058ce:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d015      	beq.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80058dc:	4b45      	ldr	r3, [pc, #276]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058e2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058ea:	4942      	ldr	r1, [pc, #264]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058ec:	4313      	orrs	r3, r2
 80058ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80058fa:	d105      	bne.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058fc:	4b3d      	ldr	r3, [pc, #244]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	4a3c      	ldr	r2, [pc, #240]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005902:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005906:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005910:	2b00      	cmp	r3, #0
 8005912:	d015      	beq.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005914:	4b37      	ldr	r3, [pc, #220]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005916:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800591a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005922:	4934      	ldr	r1, [pc, #208]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005924:	4313      	orrs	r3, r2
 8005926:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800592e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005932:	d105      	bne.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005934:	4b2f      	ldr	r3, [pc, #188]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	4a2e      	ldr	r2, [pc, #184]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800593a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800593e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005948:	2b00      	cmp	r3, #0
 800594a:	d015      	beq.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800594c:	4b29      	ldr	r3, [pc, #164]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800594e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005952:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800595a:	4926      	ldr	r1, [pc, #152]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800595c:	4313      	orrs	r3, r2
 800595e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005966:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800596a:	d105      	bne.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800596c:	4b21      	ldr	r3, [pc, #132]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	4a20      	ldr	r2, [pc, #128]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005972:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005976:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005980:	2b00      	cmp	r3, #0
 8005982:	d015      	beq.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005984:	4b1b      	ldr	r3, [pc, #108]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800598a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005992:	4918      	ldr	r1, [pc, #96]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005994:	4313      	orrs	r3, r2
 8005996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80059a2:	d105      	bne.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059a4:	4b13      	ldr	r3, [pc, #76]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059a6:	68db      	ldr	r3, [r3, #12]
 80059a8:	4a12      	ldr	r2, [pc, #72]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80059ae:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d015      	beq.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80059bc:	4b0d      	ldr	r3, [pc, #52]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059c2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059ca:	490a      	ldr	r1, [pc, #40]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059cc:	4313      	orrs	r3, r2
 80059ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80059da:	d105      	bne.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80059dc:	4b05      	ldr	r3, [pc, #20]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	4a04      	ldr	r2, [pc, #16]	; (80059f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059e6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80059e8:	7cbb      	ldrb	r3, [r7, #18]
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3718      	adds	r7, #24
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	bf00      	nop
 80059f4:	40021000 	.word	0x40021000

080059f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b082      	sub	sp, #8
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d101      	bne.n	8005a0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e049      	b.n	8005a9e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a10:	b2db      	uxtb	r3, r3
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d106      	bne.n	8005a24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f7fc fbba 	bl	8002198 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2202      	movs	r2, #2
 8005a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681a      	ldr	r2, [r3, #0]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	3304      	adds	r3, #4
 8005a34:	4619      	mov	r1, r3
 8005a36:	4610      	mov	r0, r2
 8005a38:	f000 fe7a 	bl	8006730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a9c:	2300      	movs	r3, #0
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3708      	adds	r7, #8
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
	...

08005aa8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d001      	beq.n	8005ac0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	e04a      	b.n	8005b56 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2202      	movs	r2, #2
 8005ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	68da      	ldr	r2, [r3, #12]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f042 0201 	orr.w	r2, r2, #1
 8005ad6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a21      	ldr	r2, [pc, #132]	; (8005b64 <HAL_TIM_Base_Start_IT+0xbc>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d018      	beq.n	8005b14 <HAL_TIM_Base_Start_IT+0x6c>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aea:	d013      	beq.n	8005b14 <HAL_TIM_Base_Start_IT+0x6c>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a1d      	ldr	r2, [pc, #116]	; (8005b68 <HAL_TIM_Base_Start_IT+0xc0>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d00e      	beq.n	8005b14 <HAL_TIM_Base_Start_IT+0x6c>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a1c      	ldr	r2, [pc, #112]	; (8005b6c <HAL_TIM_Base_Start_IT+0xc4>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d009      	beq.n	8005b14 <HAL_TIM_Base_Start_IT+0x6c>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a1a      	ldr	r2, [pc, #104]	; (8005b70 <HAL_TIM_Base_Start_IT+0xc8>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d004      	beq.n	8005b14 <HAL_TIM_Base_Start_IT+0x6c>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a19      	ldr	r2, [pc, #100]	; (8005b74 <HAL_TIM_Base_Start_IT+0xcc>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d115      	bne.n	8005b40 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	689a      	ldr	r2, [r3, #8]
 8005b1a:	4b17      	ldr	r3, [pc, #92]	; (8005b78 <HAL_TIM_Base_Start_IT+0xd0>)
 8005b1c:	4013      	ands	r3, r2
 8005b1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2b06      	cmp	r3, #6
 8005b24:	d015      	beq.n	8005b52 <HAL_TIM_Base_Start_IT+0xaa>
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b2c:	d011      	beq.n	8005b52 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f042 0201 	orr.w	r2, r2, #1
 8005b3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b3e:	e008      	b.n	8005b52 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f042 0201 	orr.w	r2, r2, #1
 8005b4e:	601a      	str	r2, [r3, #0]
 8005b50:	e000      	b.n	8005b54 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b52:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3714      	adds	r7, #20
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b60:	4770      	bx	lr
 8005b62:	bf00      	nop
 8005b64:	40012c00 	.word	0x40012c00
 8005b68:	40000400 	.word	0x40000400
 8005b6c:	40000800 	.word	0x40000800
 8005b70:	40013400 	.word	0x40013400
 8005b74:	40014000 	.word	0x40014000
 8005b78:	00010007 	.word	0x00010007

08005b7c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b082      	sub	sp, #8
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d101      	bne.n	8005b8e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e049      	b.n	8005c22 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d106      	bne.n	8005ba8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f7fc fa98 	bl	80020d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2202      	movs	r2, #2
 8005bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	3304      	adds	r3, #4
 8005bb8:	4619      	mov	r1, r3
 8005bba:	4610      	mov	r0, r2
 8005bbc:	f000 fdb8 	bl	8006730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c20:	2300      	movs	r3, #0
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3708      	adds	r7, #8
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
	...

08005c2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d109      	bne.n	8005c50 <HAL_TIM_PWM_Start+0x24>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c42:	b2db      	uxtb	r3, r3
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	bf14      	ite	ne
 8005c48:	2301      	movne	r3, #1
 8005c4a:	2300      	moveq	r3, #0
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	e03c      	b.n	8005cca <HAL_TIM_PWM_Start+0x9e>
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	2b04      	cmp	r3, #4
 8005c54:	d109      	bne.n	8005c6a <HAL_TIM_PWM_Start+0x3e>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	bf14      	ite	ne
 8005c62:	2301      	movne	r3, #1
 8005c64:	2300      	moveq	r3, #0
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	e02f      	b.n	8005cca <HAL_TIM_PWM_Start+0x9e>
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	2b08      	cmp	r3, #8
 8005c6e:	d109      	bne.n	8005c84 <HAL_TIM_PWM_Start+0x58>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c76:	b2db      	uxtb	r3, r3
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	bf14      	ite	ne
 8005c7c:	2301      	movne	r3, #1
 8005c7e:	2300      	moveq	r3, #0
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	e022      	b.n	8005cca <HAL_TIM_PWM_Start+0x9e>
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	2b0c      	cmp	r3, #12
 8005c88:	d109      	bne.n	8005c9e <HAL_TIM_PWM_Start+0x72>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	bf14      	ite	ne
 8005c96:	2301      	movne	r3, #1
 8005c98:	2300      	moveq	r3, #0
 8005c9a:	b2db      	uxtb	r3, r3
 8005c9c:	e015      	b.n	8005cca <HAL_TIM_PWM_Start+0x9e>
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	2b10      	cmp	r3, #16
 8005ca2:	d109      	bne.n	8005cb8 <HAL_TIM_PWM_Start+0x8c>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	bf14      	ite	ne
 8005cb0:	2301      	movne	r3, #1
 8005cb2:	2300      	moveq	r3, #0
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	e008      	b.n	8005cca <HAL_TIM_PWM_Start+0x9e>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005cbe:	b2db      	uxtb	r3, r3
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	bf14      	ite	ne
 8005cc4:	2301      	movne	r3, #1
 8005cc6:	2300      	moveq	r3, #0
 8005cc8:	b2db      	uxtb	r3, r3
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d001      	beq.n	8005cd2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	e097      	b.n	8005e02 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d104      	bne.n	8005ce2 <HAL_TIM_PWM_Start+0xb6>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2202      	movs	r2, #2
 8005cdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ce0:	e023      	b.n	8005d2a <HAL_TIM_PWM_Start+0xfe>
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	2b04      	cmp	r3, #4
 8005ce6:	d104      	bne.n	8005cf2 <HAL_TIM_PWM_Start+0xc6>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2202      	movs	r2, #2
 8005cec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005cf0:	e01b      	b.n	8005d2a <HAL_TIM_PWM_Start+0xfe>
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	2b08      	cmp	r3, #8
 8005cf6:	d104      	bne.n	8005d02 <HAL_TIM_PWM_Start+0xd6>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2202      	movs	r2, #2
 8005cfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d00:	e013      	b.n	8005d2a <HAL_TIM_PWM_Start+0xfe>
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	2b0c      	cmp	r3, #12
 8005d06:	d104      	bne.n	8005d12 <HAL_TIM_PWM_Start+0xe6>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2202      	movs	r2, #2
 8005d0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005d10:	e00b      	b.n	8005d2a <HAL_TIM_PWM_Start+0xfe>
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	2b10      	cmp	r3, #16
 8005d16:	d104      	bne.n	8005d22 <HAL_TIM_PWM_Start+0xf6>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2202      	movs	r2, #2
 8005d1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d20:	e003      	b.n	8005d2a <HAL_TIM_PWM_Start+0xfe>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2202      	movs	r2, #2
 8005d26:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	6839      	ldr	r1, [r7, #0]
 8005d32:	4618      	mov	r0, r3
 8005d34:	f001 f882 	bl	8006e3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a33      	ldr	r2, [pc, #204]	; (8005e0c <HAL_TIM_PWM_Start+0x1e0>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d013      	beq.n	8005d6a <HAL_TIM_PWM_Start+0x13e>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a32      	ldr	r2, [pc, #200]	; (8005e10 <HAL_TIM_PWM_Start+0x1e4>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d00e      	beq.n	8005d6a <HAL_TIM_PWM_Start+0x13e>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a30      	ldr	r2, [pc, #192]	; (8005e14 <HAL_TIM_PWM_Start+0x1e8>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d009      	beq.n	8005d6a <HAL_TIM_PWM_Start+0x13e>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a2f      	ldr	r2, [pc, #188]	; (8005e18 <HAL_TIM_PWM_Start+0x1ec>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d004      	beq.n	8005d6a <HAL_TIM_PWM_Start+0x13e>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a2d      	ldr	r2, [pc, #180]	; (8005e1c <HAL_TIM_PWM_Start+0x1f0>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d101      	bne.n	8005d6e <HAL_TIM_PWM_Start+0x142>
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e000      	b.n	8005d70 <HAL_TIM_PWM_Start+0x144>
 8005d6e:	2300      	movs	r3, #0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d007      	beq.n	8005d84 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d82:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a20      	ldr	r2, [pc, #128]	; (8005e0c <HAL_TIM_PWM_Start+0x1e0>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d018      	beq.n	8005dc0 <HAL_TIM_PWM_Start+0x194>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d96:	d013      	beq.n	8005dc0 <HAL_TIM_PWM_Start+0x194>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a20      	ldr	r2, [pc, #128]	; (8005e20 <HAL_TIM_PWM_Start+0x1f4>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d00e      	beq.n	8005dc0 <HAL_TIM_PWM_Start+0x194>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a1f      	ldr	r2, [pc, #124]	; (8005e24 <HAL_TIM_PWM_Start+0x1f8>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d009      	beq.n	8005dc0 <HAL_TIM_PWM_Start+0x194>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a17      	ldr	r2, [pc, #92]	; (8005e10 <HAL_TIM_PWM_Start+0x1e4>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d004      	beq.n	8005dc0 <HAL_TIM_PWM_Start+0x194>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a16      	ldr	r2, [pc, #88]	; (8005e14 <HAL_TIM_PWM_Start+0x1e8>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d115      	bne.n	8005dec <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	689a      	ldr	r2, [r3, #8]
 8005dc6:	4b18      	ldr	r3, [pc, #96]	; (8005e28 <HAL_TIM_PWM_Start+0x1fc>)
 8005dc8:	4013      	ands	r3, r2
 8005dca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2b06      	cmp	r3, #6
 8005dd0:	d015      	beq.n	8005dfe <HAL_TIM_PWM_Start+0x1d2>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005dd8:	d011      	beq.n	8005dfe <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f042 0201 	orr.w	r2, r2, #1
 8005de8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dea:	e008      	b.n	8005dfe <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f042 0201 	orr.w	r2, r2, #1
 8005dfa:	601a      	str	r2, [r3, #0]
 8005dfc:	e000      	b.n	8005e00 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dfe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005e00:	2300      	movs	r3, #0
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3710      	adds	r7, #16
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}
 8005e0a:	bf00      	nop
 8005e0c:	40012c00 	.word	0x40012c00
 8005e10:	40013400 	.word	0x40013400
 8005e14:	40014000 	.word	0x40014000
 8005e18:	40014400 	.word	0x40014400
 8005e1c:	40014800 	.word	0x40014800
 8005e20:	40000400 	.word	0x40000400
 8005e24:	40000800 	.word	0x40000800
 8005e28:	00010007 	.word	0x00010007

08005e2c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b082      	sub	sp, #8
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	6839      	ldr	r1, [r7, #0]
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f000 fffc 	bl	8006e3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a3e      	ldr	r2, [pc, #248]	; (8005f44 <HAL_TIM_PWM_Stop+0x118>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d013      	beq.n	8005e76 <HAL_TIM_PWM_Stop+0x4a>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a3d      	ldr	r2, [pc, #244]	; (8005f48 <HAL_TIM_PWM_Stop+0x11c>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d00e      	beq.n	8005e76 <HAL_TIM_PWM_Stop+0x4a>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a3b      	ldr	r2, [pc, #236]	; (8005f4c <HAL_TIM_PWM_Stop+0x120>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d009      	beq.n	8005e76 <HAL_TIM_PWM_Stop+0x4a>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a3a      	ldr	r2, [pc, #232]	; (8005f50 <HAL_TIM_PWM_Stop+0x124>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d004      	beq.n	8005e76 <HAL_TIM_PWM_Stop+0x4a>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a38      	ldr	r2, [pc, #224]	; (8005f54 <HAL_TIM_PWM_Stop+0x128>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d101      	bne.n	8005e7a <HAL_TIM_PWM_Stop+0x4e>
 8005e76:	2301      	movs	r3, #1
 8005e78:	e000      	b.n	8005e7c <HAL_TIM_PWM_Stop+0x50>
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d017      	beq.n	8005eb0 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	6a1a      	ldr	r2, [r3, #32]
 8005e86:	f241 1311 	movw	r3, #4369	; 0x1111
 8005e8a:	4013      	ands	r3, r2
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d10f      	bne.n	8005eb0 <HAL_TIM_PWM_Stop+0x84>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	6a1a      	ldr	r2, [r3, #32]
 8005e96:	f244 4344 	movw	r3, #17476	; 0x4444
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d107      	bne.n	8005eb0 <HAL_TIM_PWM_Stop+0x84>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005eae:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	6a1a      	ldr	r2, [r3, #32]
 8005eb6:	f241 1311 	movw	r3, #4369	; 0x1111
 8005eba:	4013      	ands	r3, r2
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d10f      	bne.n	8005ee0 <HAL_TIM_PWM_Stop+0xb4>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	6a1a      	ldr	r2, [r3, #32]
 8005ec6:	f244 4344 	movw	r3, #17476	; 0x4444
 8005eca:	4013      	ands	r3, r2
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d107      	bne.n	8005ee0 <HAL_TIM_PWM_Stop+0xb4>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f022 0201 	bic.w	r2, r2, #1
 8005ede:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d104      	bne.n	8005ef0 <HAL_TIM_PWM_Stop+0xc4>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2201      	movs	r2, #1
 8005eea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005eee:	e023      	b.n	8005f38 <HAL_TIM_PWM_Stop+0x10c>
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	2b04      	cmp	r3, #4
 8005ef4:	d104      	bne.n	8005f00 <HAL_TIM_PWM_Stop+0xd4>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2201      	movs	r2, #1
 8005efa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005efe:	e01b      	b.n	8005f38 <HAL_TIM_PWM_Stop+0x10c>
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	2b08      	cmp	r3, #8
 8005f04:	d104      	bne.n	8005f10 <HAL_TIM_PWM_Stop+0xe4>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f0e:	e013      	b.n	8005f38 <HAL_TIM_PWM_Stop+0x10c>
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	2b0c      	cmp	r3, #12
 8005f14:	d104      	bne.n	8005f20 <HAL_TIM_PWM_Stop+0xf4>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f1e:	e00b      	b.n	8005f38 <HAL_TIM_PWM_Stop+0x10c>
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	2b10      	cmp	r3, #16
 8005f24:	d104      	bne.n	8005f30 <HAL_TIM_PWM_Stop+0x104>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2201      	movs	r2, #1
 8005f2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f2e:	e003      	b.n	8005f38 <HAL_TIM_PWM_Stop+0x10c>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8005f38:	2300      	movs	r3, #0
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	3708      	adds	r7, #8
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}
 8005f42:	bf00      	nop
 8005f44:	40012c00 	.word	0x40012c00
 8005f48:	40013400 	.word	0x40013400
 8005f4c:	40014000 	.word	0x40014000
 8005f50:	40014400 	.word	0x40014400
 8005f54:	40014800 	.word	0x40014800

08005f58 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b086      	sub	sp, #24
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d101      	bne.n	8005f6c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	e097      	b.n	800609c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d106      	bne.n	8005f86 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	f7fc f8c9 	bl	8002118 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2202      	movs	r2, #2
 8005f8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	687a      	ldr	r2, [r7, #4]
 8005f96:	6812      	ldr	r2, [r2, #0]
 8005f98:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8005f9c:	f023 0307 	bic.w	r3, r3, #7
 8005fa0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	3304      	adds	r3, #4
 8005faa:	4619      	mov	r1, r3
 8005fac:	4610      	mov	r0, r2
 8005fae:	f000 fbbf 	bl	8006730 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	699b      	ldr	r3, [r3, #24]
 8005fc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	6a1b      	ldr	r3, [r3, #32]
 8005fc8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	697a      	ldr	r2, [r7, #20]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fda:	f023 0303 	bic.w	r3, r3, #3
 8005fde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	689a      	ldr	r2, [r3, #8]
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	699b      	ldr	r3, [r3, #24]
 8005fe8:	021b      	lsls	r3, r3, #8
 8005fea:	4313      	orrs	r3, r2
 8005fec:	693a      	ldr	r2, [r7, #16]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005ff8:	f023 030c 	bic.w	r3, r3, #12
 8005ffc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006004:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006008:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	68da      	ldr	r2, [r3, #12]
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	69db      	ldr	r3, [r3, #28]
 8006012:	021b      	lsls	r3, r3, #8
 8006014:	4313      	orrs	r3, r2
 8006016:	693a      	ldr	r2, [r7, #16]
 8006018:	4313      	orrs	r3, r2
 800601a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	691b      	ldr	r3, [r3, #16]
 8006020:	011a      	lsls	r2, r3, #4
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	6a1b      	ldr	r3, [r3, #32]
 8006026:	031b      	lsls	r3, r3, #12
 8006028:	4313      	orrs	r3, r2
 800602a:	693a      	ldr	r2, [r7, #16]
 800602c:	4313      	orrs	r3, r2
 800602e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006036:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800603e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	685a      	ldr	r2, [r3, #4]
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	695b      	ldr	r3, [r3, #20]
 8006048:	011b      	lsls	r3, r3, #4
 800604a:	4313      	orrs	r3, r2
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	4313      	orrs	r3, r2
 8006050:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	697a      	ldr	r2, [r7, #20]
 8006058:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	693a      	ldr	r2, [r7, #16]
 8006060:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	68fa      	ldr	r2, [r7, #12]
 8006068:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2201      	movs	r2, #1
 800606e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2201      	movs	r2, #1
 8006076:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2201      	movs	r2, #1
 800607e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2201      	movs	r2, #1
 8006086:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2201      	movs	r2, #1
 800608e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2201      	movs	r2, #1
 8006096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3718      	adds	r7, #24
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}

080060a4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b084      	sub	sp, #16
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060b4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80060bc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80060c4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80060cc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d110      	bne.n	80060f6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80060d4:	7bfb      	ldrb	r3, [r7, #15]
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d102      	bne.n	80060e0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80060da:	7b7b      	ldrb	r3, [r7, #13]
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d001      	beq.n	80060e4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80060e0:	2301      	movs	r3, #1
 80060e2:	e069      	b.n	80061b8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2202      	movs	r2, #2
 80060e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2202      	movs	r2, #2
 80060f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80060f4:	e031      	b.n	800615a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	2b04      	cmp	r3, #4
 80060fa:	d110      	bne.n	800611e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80060fc:	7bbb      	ldrb	r3, [r7, #14]
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d102      	bne.n	8006108 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006102:	7b3b      	ldrb	r3, [r7, #12]
 8006104:	2b01      	cmp	r3, #1
 8006106:	d001      	beq.n	800610c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	e055      	b.n	80061b8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2202      	movs	r2, #2
 8006110:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2202      	movs	r2, #2
 8006118:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800611c:	e01d      	b.n	800615a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800611e:	7bfb      	ldrb	r3, [r7, #15]
 8006120:	2b01      	cmp	r3, #1
 8006122:	d108      	bne.n	8006136 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006124:	7bbb      	ldrb	r3, [r7, #14]
 8006126:	2b01      	cmp	r3, #1
 8006128:	d105      	bne.n	8006136 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800612a:	7b7b      	ldrb	r3, [r7, #13]
 800612c:	2b01      	cmp	r3, #1
 800612e:	d102      	bne.n	8006136 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006130:	7b3b      	ldrb	r3, [r7, #12]
 8006132:	2b01      	cmp	r3, #1
 8006134:	d001      	beq.n	800613a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e03e      	b.n	80061b8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2202      	movs	r2, #2
 800613e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2202      	movs	r2, #2
 8006146:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2202      	movs	r2, #2
 800614e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2202      	movs	r2, #2
 8006156:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d003      	beq.n	8006168 <HAL_TIM_Encoder_Start+0xc4>
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	2b04      	cmp	r3, #4
 8006164:	d008      	beq.n	8006178 <HAL_TIM_Encoder_Start+0xd4>
 8006166:	e00f      	b.n	8006188 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2201      	movs	r2, #1
 800616e:	2100      	movs	r1, #0
 8006170:	4618      	mov	r0, r3
 8006172:	f000 fe63 	bl	8006e3c <TIM_CCxChannelCmd>
      break;
 8006176:	e016      	b.n	80061a6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	2201      	movs	r2, #1
 800617e:	2104      	movs	r1, #4
 8006180:	4618      	mov	r0, r3
 8006182:	f000 fe5b 	bl	8006e3c <TIM_CCxChannelCmd>
      break;
 8006186:	e00e      	b.n	80061a6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	2201      	movs	r2, #1
 800618e:	2100      	movs	r1, #0
 8006190:	4618      	mov	r0, r3
 8006192:	f000 fe53 	bl	8006e3c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	2201      	movs	r2, #1
 800619c:	2104      	movs	r1, #4
 800619e:	4618      	mov	r0, r3
 80061a0:	f000 fe4c 	bl	8006e3c <TIM_CCxChannelCmd>
      break;
 80061a4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f042 0201 	orr.w	r2, r2, #1
 80061b4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80061b6:	2300      	movs	r3, #0
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3710      	adds	r7, #16
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}

080061c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b082      	sub	sp, #8
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	f003 0302 	and.w	r3, r3, #2
 80061d2:	2b02      	cmp	r3, #2
 80061d4:	d122      	bne.n	800621c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	68db      	ldr	r3, [r3, #12]
 80061dc:	f003 0302 	and.w	r3, r3, #2
 80061e0:	2b02      	cmp	r3, #2
 80061e2:	d11b      	bne.n	800621c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f06f 0202 	mvn.w	r2, #2
 80061ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2201      	movs	r2, #1
 80061f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	699b      	ldr	r3, [r3, #24]
 80061fa:	f003 0303 	and.w	r3, r3, #3
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d003      	beq.n	800620a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f000 fa76 	bl	80066f4 <HAL_TIM_IC_CaptureCallback>
 8006208:	e005      	b.n	8006216 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f000 fa68 	bl	80066e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f000 fa79 	bl	8006708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	691b      	ldr	r3, [r3, #16]
 8006222:	f003 0304 	and.w	r3, r3, #4
 8006226:	2b04      	cmp	r3, #4
 8006228:	d122      	bne.n	8006270 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	f003 0304 	and.w	r3, r3, #4
 8006234:	2b04      	cmp	r3, #4
 8006236:	d11b      	bne.n	8006270 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f06f 0204 	mvn.w	r2, #4
 8006240:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2202      	movs	r2, #2
 8006246:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	699b      	ldr	r3, [r3, #24]
 800624e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006252:	2b00      	cmp	r3, #0
 8006254:	d003      	beq.n	800625e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 fa4c 	bl	80066f4 <HAL_TIM_IC_CaptureCallback>
 800625c:	e005      	b.n	800626a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	f000 fa3e 	bl	80066e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f000 fa4f 	bl	8006708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	691b      	ldr	r3, [r3, #16]
 8006276:	f003 0308 	and.w	r3, r3, #8
 800627a:	2b08      	cmp	r3, #8
 800627c:	d122      	bne.n	80062c4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	f003 0308 	and.w	r3, r3, #8
 8006288:	2b08      	cmp	r3, #8
 800628a:	d11b      	bne.n	80062c4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f06f 0208 	mvn.w	r2, #8
 8006294:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2204      	movs	r2, #4
 800629a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	69db      	ldr	r3, [r3, #28]
 80062a2:	f003 0303 	and.w	r3, r3, #3
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d003      	beq.n	80062b2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f000 fa22 	bl	80066f4 <HAL_TIM_IC_CaptureCallback>
 80062b0:	e005      	b.n	80062be <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f000 fa14 	bl	80066e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f000 fa25 	bl	8006708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	f003 0310 	and.w	r3, r3, #16
 80062ce:	2b10      	cmp	r3, #16
 80062d0:	d122      	bne.n	8006318 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	f003 0310 	and.w	r3, r3, #16
 80062dc:	2b10      	cmp	r3, #16
 80062de:	d11b      	bne.n	8006318 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f06f 0210 	mvn.w	r2, #16
 80062e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2208      	movs	r2, #8
 80062ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	69db      	ldr	r3, [r3, #28]
 80062f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d003      	beq.n	8006306 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f000 f9f8 	bl	80066f4 <HAL_TIM_IC_CaptureCallback>
 8006304:	e005      	b.n	8006312 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f000 f9ea 	bl	80066e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	f000 f9fb 	bl	8006708 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2200      	movs	r2, #0
 8006316:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	691b      	ldr	r3, [r3, #16]
 800631e:	f003 0301 	and.w	r3, r3, #1
 8006322:	2b01      	cmp	r3, #1
 8006324:	d10e      	bne.n	8006344 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	f003 0301 	and.w	r3, r3, #1
 8006330:	2b01      	cmp	r3, #1
 8006332:	d107      	bne.n	8006344 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f06f 0201 	mvn.w	r2, #1
 800633c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f7fb fbd2 	bl	8001ae8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	691b      	ldr	r3, [r3, #16]
 800634a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800634e:	2b80      	cmp	r3, #128	; 0x80
 8006350:	d10e      	bne.n	8006370 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	68db      	ldr	r3, [r3, #12]
 8006358:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800635c:	2b80      	cmp	r3, #128	; 0x80
 800635e:	d107      	bne.n	8006370 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006368:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f000 ffca 	bl	8007304 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	691b      	ldr	r3, [r3, #16]
 8006376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800637a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800637e:	d10e      	bne.n	800639e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	68db      	ldr	r3, [r3, #12]
 8006386:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800638a:	2b80      	cmp	r3, #128	; 0x80
 800638c:	d107      	bne.n	800639e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006396:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f000 ffbd 	bl	8007318 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	691b      	ldr	r3, [r3, #16]
 80063a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063a8:	2b40      	cmp	r3, #64	; 0x40
 80063aa:	d10e      	bne.n	80063ca <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063b6:	2b40      	cmp	r3, #64	; 0x40
 80063b8:	d107      	bne.n	80063ca <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80063c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 f9a9 	bl	800671c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	691b      	ldr	r3, [r3, #16]
 80063d0:	f003 0320 	and.w	r3, r3, #32
 80063d4:	2b20      	cmp	r3, #32
 80063d6:	d10e      	bne.n	80063f6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	68db      	ldr	r3, [r3, #12]
 80063de:	f003 0320 	and.w	r3, r3, #32
 80063e2:	2b20      	cmp	r3, #32
 80063e4:	d107      	bne.n	80063f6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f06f 0220 	mvn.w	r2, #32
 80063ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f000 ff7d 	bl	80072f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	691b      	ldr	r3, [r3, #16]
 80063fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006400:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006404:	d10f      	bne.n	8006426 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	68db      	ldr	r3, [r3, #12]
 800640c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006410:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006414:	d107      	bne.n	8006426 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800641e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f000 ff83 	bl	800732c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	691b      	ldr	r3, [r3, #16]
 800642c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006430:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006434:	d10f      	bne.n	8006456 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	68db      	ldr	r3, [r3, #12]
 800643c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006440:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006444:	d107      	bne.n	8006456 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800644e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f000 ff75 	bl	8007340 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	691b      	ldr	r3, [r3, #16]
 800645c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006460:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006464:	d10f      	bne.n	8006486 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006470:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006474:	d107      	bne.n	8006486 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800647e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f000 ff67 	bl	8007354 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	691b      	ldr	r3, [r3, #16]
 800648c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006490:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006494:	d10f      	bne.n	80064b6 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	68db      	ldr	r3, [r3, #12]
 800649c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80064a0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80064a4:	d107      	bne.n	80064b6 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80064ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f000 ff59 	bl	8007368 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064b6:	bf00      	nop
 80064b8:	3708      	adds	r7, #8
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
	...

080064c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b084      	sub	sp, #16
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	60b9      	str	r1, [r7, #8]
 80064ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d101      	bne.n	80064da <HAL_TIM_PWM_ConfigChannel+0x1a>
 80064d6:	2302      	movs	r3, #2
 80064d8:	e0fd      	b.n	80066d6 <HAL_TIM_PWM_ConfigChannel+0x216>
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2201      	movs	r2, #1
 80064de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2b14      	cmp	r3, #20
 80064e6:	f200 80f0 	bhi.w	80066ca <HAL_TIM_PWM_ConfigChannel+0x20a>
 80064ea:	a201      	add	r2, pc, #4	; (adr r2, 80064f0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80064ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064f0:	08006545 	.word	0x08006545
 80064f4:	080066cb 	.word	0x080066cb
 80064f8:	080066cb 	.word	0x080066cb
 80064fc:	080066cb 	.word	0x080066cb
 8006500:	08006585 	.word	0x08006585
 8006504:	080066cb 	.word	0x080066cb
 8006508:	080066cb 	.word	0x080066cb
 800650c:	080066cb 	.word	0x080066cb
 8006510:	080065c7 	.word	0x080065c7
 8006514:	080066cb 	.word	0x080066cb
 8006518:	080066cb 	.word	0x080066cb
 800651c:	080066cb 	.word	0x080066cb
 8006520:	08006607 	.word	0x08006607
 8006524:	080066cb 	.word	0x080066cb
 8006528:	080066cb 	.word	0x080066cb
 800652c:	080066cb 	.word	0x080066cb
 8006530:	08006649 	.word	0x08006649
 8006534:	080066cb 	.word	0x080066cb
 8006538:	080066cb 	.word	0x080066cb
 800653c:	080066cb 	.word	0x080066cb
 8006540:	08006689 	.word	0x08006689
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68b9      	ldr	r1, [r7, #8]
 800654a:	4618      	mov	r0, r3
 800654c:	f000 f980 	bl	8006850 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	699a      	ldr	r2, [r3, #24]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f042 0208 	orr.w	r2, r2, #8
 800655e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	699a      	ldr	r2, [r3, #24]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f022 0204 	bic.w	r2, r2, #4
 800656e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	6999      	ldr	r1, [r3, #24]
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	691a      	ldr	r2, [r3, #16]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	430a      	orrs	r2, r1
 8006580:	619a      	str	r2, [r3, #24]
      break;
 8006582:	e0a3      	b.n	80066cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	68b9      	ldr	r1, [r7, #8]
 800658a:	4618      	mov	r0, r3
 800658c:	f000 f9f0 	bl	8006970 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	699a      	ldr	r2, [r3, #24]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800659e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	699a      	ldr	r2, [r3, #24]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	6999      	ldr	r1, [r3, #24]
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	691b      	ldr	r3, [r3, #16]
 80065ba:	021a      	lsls	r2, r3, #8
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	430a      	orrs	r2, r1
 80065c2:	619a      	str	r2, [r3, #24]
      break;
 80065c4:	e082      	b.n	80066cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	68b9      	ldr	r1, [r7, #8]
 80065cc:	4618      	mov	r0, r3
 80065ce:	f000 fa59 	bl	8006a84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	69da      	ldr	r2, [r3, #28]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f042 0208 	orr.w	r2, r2, #8
 80065e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	69da      	ldr	r2, [r3, #28]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f022 0204 	bic.w	r2, r2, #4
 80065f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	69d9      	ldr	r1, [r3, #28]
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	691a      	ldr	r2, [r3, #16]
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	430a      	orrs	r2, r1
 8006602:	61da      	str	r2, [r3, #28]
      break;
 8006604:	e062      	b.n	80066cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68b9      	ldr	r1, [r7, #8]
 800660c:	4618      	mov	r0, r3
 800660e:	f000 fac1 	bl	8006b94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	69da      	ldr	r2, [r3, #28]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006620:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	69da      	ldr	r2, [r3, #28]
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006630:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	69d9      	ldr	r1, [r3, #28]
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	691b      	ldr	r3, [r3, #16]
 800663c:	021a      	lsls	r2, r3, #8
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	430a      	orrs	r2, r1
 8006644:	61da      	str	r2, [r3, #28]
      break;
 8006646:	e041      	b.n	80066cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	68b9      	ldr	r1, [r7, #8]
 800664e:	4618      	mov	r0, r3
 8006650:	f000 fb2a 	bl	8006ca8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f042 0208 	orr.w	r2, r2, #8
 8006662:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f022 0204 	bic.w	r2, r2, #4
 8006672:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	691a      	ldr	r2, [r3, #16]
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	430a      	orrs	r2, r1
 8006684:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006686:	e021      	b.n	80066cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	68b9      	ldr	r1, [r7, #8]
 800668e:	4618      	mov	r0, r3
 8006690:	f000 fb6e 	bl	8006d70 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066a2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066b2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	691b      	ldr	r3, [r3, #16]
 80066be:	021a      	lsls	r2, r3, #8
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	430a      	orrs	r2, r1
 80066c6:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80066c8:	e000      	b.n	80066cc <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 80066ca:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2200      	movs	r2, #0
 80066d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066d4:	2300      	movs	r3, #0
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3710      	adds	r7, #16
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}
 80066de:	bf00      	nop

080066e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b083      	sub	sp, #12
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80066e8:	bf00      	nop
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b083      	sub	sp, #12
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80066fc:	bf00      	nop
 80066fe:	370c      	adds	r7, #12
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr

08006708 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006708:	b480      	push	{r7}
 800670a:	b083      	sub	sp, #12
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006710:	bf00      	nop
 8006712:	370c      	adds	r7, #12
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800671c:	b480      	push	{r7}
 800671e:	b083      	sub	sp, #12
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006724:	bf00      	nop
 8006726:	370c      	adds	r7, #12
 8006728:	46bd      	mov	sp, r7
 800672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672e:	4770      	bx	lr

08006730 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006730:	b480      	push	{r7}
 8006732:	b085      	sub	sp, #20
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a3c      	ldr	r2, [pc, #240]	; (8006834 <TIM_Base_SetConfig+0x104>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d00f      	beq.n	8006768 <TIM_Base_SetConfig+0x38>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800674e:	d00b      	beq.n	8006768 <TIM_Base_SetConfig+0x38>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a39      	ldr	r2, [pc, #228]	; (8006838 <TIM_Base_SetConfig+0x108>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d007      	beq.n	8006768 <TIM_Base_SetConfig+0x38>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a38      	ldr	r2, [pc, #224]	; (800683c <TIM_Base_SetConfig+0x10c>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d003      	beq.n	8006768 <TIM_Base_SetConfig+0x38>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	4a37      	ldr	r2, [pc, #220]	; (8006840 <TIM_Base_SetConfig+0x110>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d108      	bne.n	800677a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800676e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	68fa      	ldr	r2, [r7, #12]
 8006776:	4313      	orrs	r3, r2
 8006778:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a2d      	ldr	r2, [pc, #180]	; (8006834 <TIM_Base_SetConfig+0x104>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d01b      	beq.n	80067ba <TIM_Base_SetConfig+0x8a>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006788:	d017      	beq.n	80067ba <TIM_Base_SetConfig+0x8a>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a2a      	ldr	r2, [pc, #168]	; (8006838 <TIM_Base_SetConfig+0x108>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d013      	beq.n	80067ba <TIM_Base_SetConfig+0x8a>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a29      	ldr	r2, [pc, #164]	; (800683c <TIM_Base_SetConfig+0x10c>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d00f      	beq.n	80067ba <TIM_Base_SetConfig+0x8a>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a28      	ldr	r2, [pc, #160]	; (8006840 <TIM_Base_SetConfig+0x110>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d00b      	beq.n	80067ba <TIM_Base_SetConfig+0x8a>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a27      	ldr	r2, [pc, #156]	; (8006844 <TIM_Base_SetConfig+0x114>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d007      	beq.n	80067ba <TIM_Base_SetConfig+0x8a>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a26      	ldr	r2, [pc, #152]	; (8006848 <TIM_Base_SetConfig+0x118>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d003      	beq.n	80067ba <TIM_Base_SetConfig+0x8a>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a25      	ldr	r2, [pc, #148]	; (800684c <TIM_Base_SetConfig+0x11c>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d108      	bne.n	80067cc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	68db      	ldr	r3, [r3, #12]
 80067c6:	68fa      	ldr	r2, [r7, #12]
 80067c8:	4313      	orrs	r3, r2
 80067ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	695b      	ldr	r3, [r3, #20]
 80067d6:	4313      	orrs	r3, r2
 80067d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	68fa      	ldr	r2, [r7, #12]
 80067de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	689a      	ldr	r2, [r3, #8]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	4a10      	ldr	r2, [pc, #64]	; (8006834 <TIM_Base_SetConfig+0x104>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d00f      	beq.n	8006818 <TIM_Base_SetConfig+0xe8>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	4a11      	ldr	r2, [pc, #68]	; (8006840 <TIM_Base_SetConfig+0x110>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d00b      	beq.n	8006818 <TIM_Base_SetConfig+0xe8>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	4a10      	ldr	r2, [pc, #64]	; (8006844 <TIM_Base_SetConfig+0x114>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d007      	beq.n	8006818 <TIM_Base_SetConfig+0xe8>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4a0f      	ldr	r2, [pc, #60]	; (8006848 <TIM_Base_SetConfig+0x118>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d003      	beq.n	8006818 <TIM_Base_SetConfig+0xe8>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	4a0e      	ldr	r2, [pc, #56]	; (800684c <TIM_Base_SetConfig+0x11c>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d103      	bne.n	8006820 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	691a      	ldr	r2, [r3, #16]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2201      	movs	r2, #1
 8006824:	615a      	str	r2, [r3, #20]
}
 8006826:	bf00      	nop
 8006828:	3714      	adds	r7, #20
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr
 8006832:	bf00      	nop
 8006834:	40012c00 	.word	0x40012c00
 8006838:	40000400 	.word	0x40000400
 800683c:	40000800 	.word	0x40000800
 8006840:	40013400 	.word	0x40013400
 8006844:	40014000 	.word	0x40014000
 8006848:	40014400 	.word	0x40014400
 800684c:	40014800 	.word	0x40014800

08006850 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006850:	b480      	push	{r7}
 8006852:	b087      	sub	sp, #28
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
 8006858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6a1b      	ldr	r3, [r3, #32]
 800685e:	f023 0201 	bic.w	r2, r3, #1
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6a1b      	ldr	r3, [r3, #32]
 800686a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	699b      	ldr	r3, [r3, #24]
 8006876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800687e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	f023 0303 	bic.w	r3, r3, #3
 800688a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	68fa      	ldr	r2, [r7, #12]
 8006892:	4313      	orrs	r3, r2
 8006894:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	f023 0302 	bic.w	r3, r3, #2
 800689c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	697a      	ldr	r2, [r7, #20]
 80068a4:	4313      	orrs	r3, r2
 80068a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	4a2c      	ldr	r2, [pc, #176]	; (800695c <TIM_OC1_SetConfig+0x10c>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d00f      	beq.n	80068d0 <TIM_OC1_SetConfig+0x80>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	4a2b      	ldr	r2, [pc, #172]	; (8006960 <TIM_OC1_SetConfig+0x110>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d00b      	beq.n	80068d0 <TIM_OC1_SetConfig+0x80>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	4a2a      	ldr	r2, [pc, #168]	; (8006964 <TIM_OC1_SetConfig+0x114>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d007      	beq.n	80068d0 <TIM_OC1_SetConfig+0x80>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	4a29      	ldr	r2, [pc, #164]	; (8006968 <TIM_OC1_SetConfig+0x118>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d003      	beq.n	80068d0 <TIM_OC1_SetConfig+0x80>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	4a28      	ldr	r2, [pc, #160]	; (800696c <TIM_OC1_SetConfig+0x11c>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d10c      	bne.n	80068ea <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	f023 0308 	bic.w	r3, r3, #8
 80068d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	68db      	ldr	r3, [r3, #12]
 80068dc:	697a      	ldr	r2, [r7, #20]
 80068de:	4313      	orrs	r3, r2
 80068e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	f023 0304 	bic.w	r3, r3, #4
 80068e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	4a1b      	ldr	r2, [pc, #108]	; (800695c <TIM_OC1_SetConfig+0x10c>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d00f      	beq.n	8006912 <TIM_OC1_SetConfig+0xc2>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	4a1a      	ldr	r2, [pc, #104]	; (8006960 <TIM_OC1_SetConfig+0x110>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d00b      	beq.n	8006912 <TIM_OC1_SetConfig+0xc2>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	4a19      	ldr	r2, [pc, #100]	; (8006964 <TIM_OC1_SetConfig+0x114>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d007      	beq.n	8006912 <TIM_OC1_SetConfig+0xc2>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4a18      	ldr	r2, [pc, #96]	; (8006968 <TIM_OC1_SetConfig+0x118>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d003      	beq.n	8006912 <TIM_OC1_SetConfig+0xc2>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	4a17      	ldr	r2, [pc, #92]	; (800696c <TIM_OC1_SetConfig+0x11c>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d111      	bne.n	8006936 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006918:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006920:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	695b      	ldr	r3, [r3, #20]
 8006926:	693a      	ldr	r2, [r7, #16]
 8006928:	4313      	orrs	r3, r2
 800692a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	699b      	ldr	r3, [r3, #24]
 8006930:	693a      	ldr	r2, [r7, #16]
 8006932:	4313      	orrs	r3, r2
 8006934:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	693a      	ldr	r2, [r7, #16]
 800693a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	68fa      	ldr	r2, [r7, #12]
 8006940:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	685a      	ldr	r2, [r3, #4]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	697a      	ldr	r2, [r7, #20]
 800694e:	621a      	str	r2, [r3, #32]
}
 8006950:	bf00      	nop
 8006952:	371c      	adds	r7, #28
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr
 800695c:	40012c00 	.word	0x40012c00
 8006960:	40013400 	.word	0x40013400
 8006964:	40014000 	.word	0x40014000
 8006968:	40014400 	.word	0x40014400
 800696c:	40014800 	.word	0x40014800

08006970 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006970:	b480      	push	{r7}
 8006972:	b087      	sub	sp, #28
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6a1b      	ldr	r3, [r3, #32]
 800697e:	f023 0210 	bic.w	r2, r3, #16
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6a1b      	ldr	r3, [r3, #32]
 800698a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	699b      	ldr	r3, [r3, #24]
 8006996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800699e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	021b      	lsls	r3, r3, #8
 80069b2:	68fa      	ldr	r2, [r7, #12]
 80069b4:	4313      	orrs	r3, r2
 80069b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	f023 0320 	bic.w	r3, r3, #32
 80069be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	011b      	lsls	r3, r3, #4
 80069c6:	697a      	ldr	r2, [r7, #20]
 80069c8:	4313      	orrs	r3, r2
 80069ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a28      	ldr	r2, [pc, #160]	; (8006a70 <TIM_OC2_SetConfig+0x100>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d003      	beq.n	80069dc <TIM_OC2_SetConfig+0x6c>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	4a27      	ldr	r2, [pc, #156]	; (8006a74 <TIM_OC2_SetConfig+0x104>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d10d      	bne.n	80069f8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	011b      	lsls	r3, r3, #4
 80069ea:	697a      	ldr	r2, [r7, #20]
 80069ec:	4313      	orrs	r3, r2
 80069ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069f6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4a1d      	ldr	r2, [pc, #116]	; (8006a70 <TIM_OC2_SetConfig+0x100>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d00f      	beq.n	8006a20 <TIM_OC2_SetConfig+0xb0>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	4a1c      	ldr	r2, [pc, #112]	; (8006a74 <TIM_OC2_SetConfig+0x104>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d00b      	beq.n	8006a20 <TIM_OC2_SetConfig+0xb0>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	4a1b      	ldr	r2, [pc, #108]	; (8006a78 <TIM_OC2_SetConfig+0x108>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d007      	beq.n	8006a20 <TIM_OC2_SetConfig+0xb0>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	4a1a      	ldr	r2, [pc, #104]	; (8006a7c <TIM_OC2_SetConfig+0x10c>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d003      	beq.n	8006a20 <TIM_OC2_SetConfig+0xb0>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	4a19      	ldr	r2, [pc, #100]	; (8006a80 <TIM_OC2_SetConfig+0x110>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d113      	bne.n	8006a48 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	695b      	ldr	r3, [r3, #20]
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	693a      	ldr	r2, [r7, #16]
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	699b      	ldr	r3, [r3, #24]
 8006a40:	009b      	lsls	r3, r3, #2
 8006a42:	693a      	ldr	r2, [r7, #16]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	693a      	ldr	r2, [r7, #16]
 8006a4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	68fa      	ldr	r2, [r7, #12]
 8006a52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	685a      	ldr	r2, [r3, #4]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	697a      	ldr	r2, [r7, #20]
 8006a60:	621a      	str	r2, [r3, #32]
}
 8006a62:	bf00      	nop
 8006a64:	371c      	adds	r7, #28
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr
 8006a6e:	bf00      	nop
 8006a70:	40012c00 	.word	0x40012c00
 8006a74:	40013400 	.word	0x40013400
 8006a78:	40014000 	.word	0x40014000
 8006a7c:	40014400 	.word	0x40014400
 8006a80:	40014800 	.word	0x40014800

08006a84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b087      	sub	sp, #28
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a1b      	ldr	r3, [r3, #32]
 8006a92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6a1b      	ldr	r3, [r3, #32]
 8006a9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	69db      	ldr	r3, [r3, #28]
 8006aaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f023 0303 	bic.w	r3, r3, #3
 8006abe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	68fa      	ldr	r2, [r7, #12]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ad0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	021b      	lsls	r3, r3, #8
 8006ad8:	697a      	ldr	r2, [r7, #20]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a27      	ldr	r2, [pc, #156]	; (8006b80 <TIM_OC3_SetConfig+0xfc>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d003      	beq.n	8006aee <TIM_OC3_SetConfig+0x6a>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4a26      	ldr	r2, [pc, #152]	; (8006b84 <TIM_OC3_SetConfig+0x100>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d10d      	bne.n	8006b0a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006af4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	68db      	ldr	r3, [r3, #12]
 8006afa:	021b      	lsls	r3, r3, #8
 8006afc:	697a      	ldr	r2, [r7, #20]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	4a1c      	ldr	r2, [pc, #112]	; (8006b80 <TIM_OC3_SetConfig+0xfc>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d00f      	beq.n	8006b32 <TIM_OC3_SetConfig+0xae>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	4a1b      	ldr	r2, [pc, #108]	; (8006b84 <TIM_OC3_SetConfig+0x100>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d00b      	beq.n	8006b32 <TIM_OC3_SetConfig+0xae>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	4a1a      	ldr	r2, [pc, #104]	; (8006b88 <TIM_OC3_SetConfig+0x104>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d007      	beq.n	8006b32 <TIM_OC3_SetConfig+0xae>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	4a19      	ldr	r2, [pc, #100]	; (8006b8c <TIM_OC3_SetConfig+0x108>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d003      	beq.n	8006b32 <TIM_OC3_SetConfig+0xae>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4a18      	ldr	r2, [pc, #96]	; (8006b90 <TIM_OC3_SetConfig+0x10c>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d113      	bne.n	8006b5a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	695b      	ldr	r3, [r3, #20]
 8006b46:	011b      	lsls	r3, r3, #4
 8006b48:	693a      	ldr	r2, [r7, #16]
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	699b      	ldr	r3, [r3, #24]
 8006b52:	011b      	lsls	r3, r3, #4
 8006b54:	693a      	ldr	r2, [r7, #16]
 8006b56:	4313      	orrs	r3, r2
 8006b58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	693a      	ldr	r2, [r7, #16]
 8006b5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	68fa      	ldr	r2, [r7, #12]
 8006b64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	685a      	ldr	r2, [r3, #4]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	697a      	ldr	r2, [r7, #20]
 8006b72:	621a      	str	r2, [r3, #32]
}
 8006b74:	bf00      	nop
 8006b76:	371c      	adds	r7, #28
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr
 8006b80:	40012c00 	.word	0x40012c00
 8006b84:	40013400 	.word	0x40013400
 8006b88:	40014000 	.word	0x40014000
 8006b8c:	40014400 	.word	0x40014400
 8006b90:	40014800 	.word	0x40014800

08006b94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b087      	sub	sp, #28
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6a1b      	ldr	r3, [r3, #32]
 8006ba2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a1b      	ldr	r3, [r3, #32]
 8006bae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	69db      	ldr	r3, [r3, #28]
 8006bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006bc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	021b      	lsls	r3, r3, #8
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006be2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	031b      	lsls	r3, r3, #12
 8006bea:	697a      	ldr	r2, [r7, #20]
 8006bec:	4313      	orrs	r3, r2
 8006bee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	4a28      	ldr	r2, [pc, #160]	; (8006c94 <TIM_OC4_SetConfig+0x100>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d003      	beq.n	8006c00 <TIM_OC4_SetConfig+0x6c>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	4a27      	ldr	r2, [pc, #156]	; (8006c98 <TIM_OC4_SetConfig+0x104>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d10d      	bne.n	8006c1c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006c06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	68db      	ldr	r3, [r3, #12]
 8006c0c:	031b      	lsls	r3, r3, #12
 8006c0e:	697a      	ldr	r2, [r7, #20]
 8006c10:	4313      	orrs	r3, r2
 8006c12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006c1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a1d      	ldr	r2, [pc, #116]	; (8006c94 <TIM_OC4_SetConfig+0x100>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d00f      	beq.n	8006c44 <TIM_OC4_SetConfig+0xb0>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	4a1c      	ldr	r2, [pc, #112]	; (8006c98 <TIM_OC4_SetConfig+0x104>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d00b      	beq.n	8006c44 <TIM_OC4_SetConfig+0xb0>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	4a1b      	ldr	r2, [pc, #108]	; (8006c9c <TIM_OC4_SetConfig+0x108>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d007      	beq.n	8006c44 <TIM_OC4_SetConfig+0xb0>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	4a1a      	ldr	r2, [pc, #104]	; (8006ca0 <TIM_OC4_SetConfig+0x10c>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d003      	beq.n	8006c44 <TIM_OC4_SetConfig+0xb0>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4a19      	ldr	r2, [pc, #100]	; (8006ca4 <TIM_OC4_SetConfig+0x110>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d113      	bne.n	8006c6c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006c4a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006c52:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	695b      	ldr	r3, [r3, #20]
 8006c58:	019b      	lsls	r3, r3, #6
 8006c5a:	693a      	ldr	r2, [r7, #16]
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	699b      	ldr	r3, [r3, #24]
 8006c64:	019b      	lsls	r3, r3, #6
 8006c66:	693a      	ldr	r2, [r7, #16]
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	693a      	ldr	r2, [r7, #16]
 8006c70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	68fa      	ldr	r2, [r7, #12]
 8006c76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	685a      	ldr	r2, [r3, #4]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	697a      	ldr	r2, [r7, #20]
 8006c84:	621a      	str	r2, [r3, #32]
}
 8006c86:	bf00      	nop
 8006c88:	371c      	adds	r7, #28
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr
 8006c92:	bf00      	nop
 8006c94:	40012c00 	.word	0x40012c00
 8006c98:	40013400 	.word	0x40013400
 8006c9c:	40014000 	.word	0x40014000
 8006ca0:	40014400 	.word	0x40014400
 8006ca4:	40014800 	.word	0x40014800

08006ca8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b087      	sub	sp, #28
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
 8006cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6a1b      	ldr	r3, [r3, #32]
 8006cb6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6a1b      	ldr	r3, [r3, #32]
 8006cc2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	68fa      	ldr	r2, [r7, #12]
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006cec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	689b      	ldr	r3, [r3, #8]
 8006cf2:	041b      	lsls	r3, r3, #16
 8006cf4:	693a      	ldr	r2, [r7, #16]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	4a17      	ldr	r2, [pc, #92]	; (8006d5c <TIM_OC5_SetConfig+0xb4>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d00f      	beq.n	8006d22 <TIM_OC5_SetConfig+0x7a>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	4a16      	ldr	r2, [pc, #88]	; (8006d60 <TIM_OC5_SetConfig+0xb8>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d00b      	beq.n	8006d22 <TIM_OC5_SetConfig+0x7a>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	4a15      	ldr	r2, [pc, #84]	; (8006d64 <TIM_OC5_SetConfig+0xbc>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d007      	beq.n	8006d22 <TIM_OC5_SetConfig+0x7a>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	4a14      	ldr	r2, [pc, #80]	; (8006d68 <TIM_OC5_SetConfig+0xc0>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d003      	beq.n	8006d22 <TIM_OC5_SetConfig+0x7a>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	4a13      	ldr	r2, [pc, #76]	; (8006d6c <TIM_OC5_SetConfig+0xc4>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d109      	bne.n	8006d36 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d28:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	695b      	ldr	r3, [r3, #20]
 8006d2e:	021b      	lsls	r3, r3, #8
 8006d30:	697a      	ldr	r2, [r7, #20]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	697a      	ldr	r2, [r7, #20]
 8006d3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	68fa      	ldr	r2, [r7, #12]
 8006d40:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	685a      	ldr	r2, [r3, #4]
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	693a      	ldr	r2, [r7, #16]
 8006d4e:	621a      	str	r2, [r3, #32]
}
 8006d50:	bf00      	nop
 8006d52:	371c      	adds	r7, #28
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr
 8006d5c:	40012c00 	.word	0x40012c00
 8006d60:	40013400 	.word	0x40013400
 8006d64:	40014000 	.word	0x40014000
 8006d68:	40014400 	.word	0x40014400
 8006d6c:	40014800 	.word	0x40014800

08006d70 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b087      	sub	sp, #28
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
 8006d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6a1b      	ldr	r3, [r3, #32]
 8006d7e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6a1b      	ldr	r3, [r3, #32]
 8006d8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006da2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	021b      	lsls	r3, r3, #8
 8006daa:	68fa      	ldr	r2, [r7, #12]
 8006dac:	4313      	orrs	r3, r2
 8006dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006db6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	689b      	ldr	r3, [r3, #8]
 8006dbc:	051b      	lsls	r3, r3, #20
 8006dbe:	693a      	ldr	r2, [r7, #16]
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	4a18      	ldr	r2, [pc, #96]	; (8006e28 <TIM_OC6_SetConfig+0xb8>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d00f      	beq.n	8006dec <TIM_OC6_SetConfig+0x7c>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	4a17      	ldr	r2, [pc, #92]	; (8006e2c <TIM_OC6_SetConfig+0xbc>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d00b      	beq.n	8006dec <TIM_OC6_SetConfig+0x7c>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	4a16      	ldr	r2, [pc, #88]	; (8006e30 <TIM_OC6_SetConfig+0xc0>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d007      	beq.n	8006dec <TIM_OC6_SetConfig+0x7c>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	4a15      	ldr	r2, [pc, #84]	; (8006e34 <TIM_OC6_SetConfig+0xc4>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d003      	beq.n	8006dec <TIM_OC6_SetConfig+0x7c>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	4a14      	ldr	r2, [pc, #80]	; (8006e38 <TIM_OC6_SetConfig+0xc8>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d109      	bne.n	8006e00 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006df2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	695b      	ldr	r3, [r3, #20]
 8006df8:	029b      	lsls	r3, r3, #10
 8006dfa:	697a      	ldr	r2, [r7, #20]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	697a      	ldr	r2, [r7, #20]
 8006e04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	68fa      	ldr	r2, [r7, #12]
 8006e0a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	685a      	ldr	r2, [r3, #4]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	693a      	ldr	r2, [r7, #16]
 8006e18:	621a      	str	r2, [r3, #32]
}
 8006e1a:	bf00      	nop
 8006e1c:	371c      	adds	r7, #28
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr
 8006e26:	bf00      	nop
 8006e28:	40012c00 	.word	0x40012c00
 8006e2c:	40013400 	.word	0x40013400
 8006e30:	40014000 	.word	0x40014000
 8006e34:	40014400 	.word	0x40014400
 8006e38:	40014800 	.word	0x40014800

08006e3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b087      	sub	sp, #28
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	60f8      	str	r0, [r7, #12]
 8006e44:	60b9      	str	r1, [r7, #8]
 8006e46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	f003 031f 	and.w	r3, r3, #31
 8006e4e:	2201      	movs	r2, #1
 8006e50:	fa02 f303 	lsl.w	r3, r2, r3
 8006e54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	6a1a      	ldr	r2, [r3, #32]
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	43db      	mvns	r3, r3
 8006e5e:	401a      	ands	r2, r3
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	6a1a      	ldr	r2, [r3, #32]
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	f003 031f 	and.w	r3, r3, #31
 8006e6e:	6879      	ldr	r1, [r7, #4]
 8006e70:	fa01 f303 	lsl.w	r3, r1, r3
 8006e74:	431a      	orrs	r2, r3
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	621a      	str	r2, [r3, #32]
}
 8006e7a:	bf00      	nop
 8006e7c:	371c      	adds	r7, #28
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr
	...

08006e88 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b084      	sub	sp, #16
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d109      	bne.n	8006eac <HAL_TIMEx_PWMN_Start+0x24>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	bf14      	ite	ne
 8006ea4:	2301      	movne	r3, #1
 8006ea6:	2300      	moveq	r3, #0
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	e022      	b.n	8006ef2 <HAL_TIMEx_PWMN_Start+0x6a>
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	2b04      	cmp	r3, #4
 8006eb0:	d109      	bne.n	8006ec6 <HAL_TIMEx_PWMN_Start+0x3e>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006eb8:	b2db      	uxtb	r3, r3
 8006eba:	2b01      	cmp	r3, #1
 8006ebc:	bf14      	ite	ne
 8006ebe:	2301      	movne	r3, #1
 8006ec0:	2300      	moveq	r3, #0
 8006ec2:	b2db      	uxtb	r3, r3
 8006ec4:	e015      	b.n	8006ef2 <HAL_TIMEx_PWMN_Start+0x6a>
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	2b08      	cmp	r3, #8
 8006eca:	d109      	bne.n	8006ee0 <HAL_TIMEx_PWMN_Start+0x58>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006ed2:	b2db      	uxtb	r3, r3
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	bf14      	ite	ne
 8006ed8:	2301      	movne	r3, #1
 8006eda:	2300      	moveq	r3, #0
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	e008      	b.n	8006ef2 <HAL_TIMEx_PWMN_Start+0x6a>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	bf14      	ite	ne
 8006eec:	2301      	movne	r3, #1
 8006eee:	2300      	moveq	r3, #0
 8006ef0:	b2db      	uxtb	r3, r3
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d001      	beq.n	8006efa <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e069      	b.n	8006fce <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d104      	bne.n	8006f0a <HAL_TIMEx_PWMN_Start+0x82>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2202      	movs	r2, #2
 8006f04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f08:	e013      	b.n	8006f32 <HAL_TIMEx_PWMN_Start+0xaa>
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	2b04      	cmp	r3, #4
 8006f0e:	d104      	bne.n	8006f1a <HAL_TIMEx_PWMN_Start+0x92>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2202      	movs	r2, #2
 8006f14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f18:	e00b      	b.n	8006f32 <HAL_TIMEx_PWMN_Start+0xaa>
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	2b08      	cmp	r3, #8
 8006f1e:	d104      	bne.n	8006f2a <HAL_TIMEx_PWMN_Start+0xa2>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2202      	movs	r2, #2
 8006f24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006f28:	e003      	b.n	8006f32 <HAL_TIMEx_PWMN_Start+0xaa>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2202      	movs	r2, #2
 8006f2e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	2204      	movs	r2, #4
 8006f38:	6839      	ldr	r1, [r7, #0]
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f000 fa1e 	bl	800737c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006f4e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a20      	ldr	r2, [pc, #128]	; (8006fd8 <HAL_TIMEx_PWMN_Start+0x150>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d018      	beq.n	8006f8c <HAL_TIMEx_PWMN_Start+0x104>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f62:	d013      	beq.n	8006f8c <HAL_TIMEx_PWMN_Start+0x104>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4a1c      	ldr	r2, [pc, #112]	; (8006fdc <HAL_TIMEx_PWMN_Start+0x154>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d00e      	beq.n	8006f8c <HAL_TIMEx_PWMN_Start+0x104>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a1b      	ldr	r2, [pc, #108]	; (8006fe0 <HAL_TIMEx_PWMN_Start+0x158>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d009      	beq.n	8006f8c <HAL_TIMEx_PWMN_Start+0x104>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4a19      	ldr	r2, [pc, #100]	; (8006fe4 <HAL_TIMEx_PWMN_Start+0x15c>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d004      	beq.n	8006f8c <HAL_TIMEx_PWMN_Start+0x104>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a18      	ldr	r2, [pc, #96]	; (8006fe8 <HAL_TIMEx_PWMN_Start+0x160>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d115      	bne.n	8006fb8 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	689a      	ldr	r2, [r3, #8]
 8006f92:	4b16      	ldr	r3, [pc, #88]	; (8006fec <HAL_TIMEx_PWMN_Start+0x164>)
 8006f94:	4013      	ands	r3, r2
 8006f96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2b06      	cmp	r3, #6
 8006f9c:	d015      	beq.n	8006fca <HAL_TIMEx_PWMN_Start+0x142>
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fa4:	d011      	beq.n	8006fca <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	681a      	ldr	r2, [r3, #0]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f042 0201 	orr.w	r2, r2, #1
 8006fb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fb6:	e008      	b.n	8006fca <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f042 0201 	orr.w	r2, r2, #1
 8006fc6:	601a      	str	r2, [r3, #0]
 8006fc8:	e000      	b.n	8006fcc <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006fcc:	2300      	movs	r3, #0
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3710      	adds	r7, #16
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}
 8006fd6:	bf00      	nop
 8006fd8:	40012c00 	.word	0x40012c00
 8006fdc:	40000400 	.word	0x40000400
 8006fe0:	40000800 	.word	0x40000800
 8006fe4:	40013400 	.word	0x40013400
 8006fe8:	40014000 	.word	0x40014000
 8006fec:	00010007 	.word	0x00010007

08006ff0 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b082      	sub	sp, #8
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
 8006ff8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	2200      	movs	r2, #0
 8007000:	6839      	ldr	r1, [r7, #0]
 8007002:	4618      	mov	r0, r3
 8007004:	f000 f9ba 	bl	800737c <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	6a1a      	ldr	r2, [r3, #32]
 800700e:	f241 1311 	movw	r3, #4369	; 0x1111
 8007012:	4013      	ands	r3, r2
 8007014:	2b00      	cmp	r3, #0
 8007016:	d10f      	bne.n	8007038 <HAL_TIMEx_PWMN_Stop+0x48>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	6a1a      	ldr	r2, [r3, #32]
 800701e:	f244 4344 	movw	r3, #17476	; 0x4444
 8007022:	4013      	ands	r3, r2
 8007024:	2b00      	cmp	r3, #0
 8007026:	d107      	bne.n	8007038 <HAL_TIMEx_PWMN_Stop+0x48>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007036:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	6a1a      	ldr	r2, [r3, #32]
 800703e:	f241 1311 	movw	r3, #4369	; 0x1111
 8007042:	4013      	ands	r3, r2
 8007044:	2b00      	cmp	r3, #0
 8007046:	d10f      	bne.n	8007068 <HAL_TIMEx_PWMN_Stop+0x78>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	6a1a      	ldr	r2, [r3, #32]
 800704e:	f244 4344 	movw	r3, #17476	; 0x4444
 8007052:	4013      	ands	r3, r2
 8007054:	2b00      	cmp	r3, #0
 8007056:	d107      	bne.n	8007068 <HAL_TIMEx_PWMN_Stop+0x78>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f022 0201 	bic.w	r2, r2, #1
 8007066:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d104      	bne.n	8007078 <HAL_TIMEx_PWMN_Stop+0x88>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2201      	movs	r2, #1
 8007072:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007076:	e013      	b.n	80070a0 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	2b04      	cmp	r3, #4
 800707c:	d104      	bne.n	8007088 <HAL_TIMEx_PWMN_Stop+0x98>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2201      	movs	r2, #1
 8007082:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007086:	e00b      	b.n	80070a0 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	2b08      	cmp	r3, #8
 800708c:	d104      	bne.n	8007098 <HAL_TIMEx_PWMN_Stop+0xa8>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2201      	movs	r2, #1
 8007092:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007096:	e003      	b.n	80070a0 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2201      	movs	r2, #1
 800709c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 80070a0:	2300      	movs	r3, #0
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3708      	adds	r7, #8
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}
	...

080070ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b085      	sub	sp, #20
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070bc:	2b01      	cmp	r3, #1
 80070be:	d101      	bne.n	80070c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80070c0:	2302      	movs	r3, #2
 80070c2:	e065      	b.n	8007190 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2202      	movs	r2, #2
 80070d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	685b      	ldr	r3, [r3, #4]
 80070da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	689b      	ldr	r3, [r3, #8]
 80070e2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a2c      	ldr	r2, [pc, #176]	; (800719c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d004      	beq.n	80070f8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a2b      	ldr	r2, [pc, #172]	; (80071a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d108      	bne.n	800710a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80070fe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	68fa      	ldr	r2, [r7, #12]
 8007106:	4313      	orrs	r3, r2
 8007108:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007110:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007114:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	68fa      	ldr	r2, [r7, #12]
 800711c:	4313      	orrs	r3, r2
 800711e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	68fa      	ldr	r2, [r7, #12]
 8007126:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a1b      	ldr	r2, [pc, #108]	; (800719c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d018      	beq.n	8007164 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800713a:	d013      	beq.n	8007164 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a18      	ldr	r2, [pc, #96]	; (80071a4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d00e      	beq.n	8007164 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4a17      	ldr	r2, [pc, #92]	; (80071a8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d009      	beq.n	8007164 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a12      	ldr	r2, [pc, #72]	; (80071a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d004      	beq.n	8007164 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a13      	ldr	r2, [pc, #76]	; (80071ac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d10c      	bne.n	800717e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800716a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	68ba      	ldr	r2, [r7, #8]
 8007172:	4313      	orrs	r3, r2
 8007174:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	68ba      	ldr	r2, [r7, #8]
 800717c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2201      	movs	r2, #1
 8007182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2200      	movs	r2, #0
 800718a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800718e:	2300      	movs	r3, #0
}
 8007190:	4618      	mov	r0, r3
 8007192:	3714      	adds	r7, #20
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr
 800719c:	40012c00 	.word	0x40012c00
 80071a0:	40013400 	.word	0x40013400
 80071a4:	40000400 	.word	0x40000400
 80071a8:	40000800 	.word	0x40000800
 80071ac:	40014000 	.word	0x40014000

080071b0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b085      	sub	sp, #20
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
 80071b8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80071ba:	2300      	movs	r3, #0
 80071bc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071c4:	2b01      	cmp	r3, #1
 80071c6:	d101      	bne.n	80071cc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80071c8:	2302      	movs	r3, #2
 80071ca:	e087      	b.n	80072dc <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2201      	movs	r2, #1
 80071d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	68db      	ldr	r3, [r3, #12]
 80071de:	4313      	orrs	r3, r2
 80071e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	689b      	ldr	r3, [r3, #8]
 80071ec:	4313      	orrs	r3, r2
 80071ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	4313      	orrs	r3, r2
 80071fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4313      	orrs	r3, r2
 800720a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	691b      	ldr	r3, [r3, #16]
 8007216:	4313      	orrs	r3, r2
 8007218:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	695b      	ldr	r3, [r3, #20]
 8007224:	4313      	orrs	r3, r2
 8007226:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007232:	4313      	orrs	r3, r2
 8007234:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	699b      	ldr	r3, [r3, #24]
 8007240:	041b      	lsls	r3, r3, #16
 8007242:	4313      	orrs	r3, r2
 8007244:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a27      	ldr	r2, [pc, #156]	; (80072e8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d004      	beq.n	800725a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a25      	ldr	r2, [pc, #148]	; (80072ec <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d106      	bne.n	8007268 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	69db      	ldr	r3, [r3, #28]
 8007264:	4313      	orrs	r3, r2
 8007266:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a1e      	ldr	r2, [pc, #120]	; (80072e8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d004      	beq.n	800727c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a1d      	ldr	r2, [pc, #116]	; (80072ec <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d126      	bne.n	80072ca <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007286:	051b      	lsls	r3, r3, #20
 8007288:	4313      	orrs	r3, r2
 800728a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	6a1b      	ldr	r3, [r3, #32]
 8007296:	4313      	orrs	r3, r2
 8007298:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a4:	4313      	orrs	r3, r2
 80072a6:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a0e      	ldr	r2, [pc, #56]	; (80072e8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d004      	beq.n	80072bc <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a0d      	ldr	r2, [pc, #52]	; (80072ec <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d106      	bne.n	80072ca <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072c6:	4313      	orrs	r3, r2
 80072c8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	68fa      	ldr	r2, [r7, #12]
 80072d0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80072da:	2300      	movs	r3, #0
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3714      	adds	r7, #20
 80072e0:	46bd      	mov	sp, r7
 80072e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e6:	4770      	bx	lr
 80072e8:	40012c00 	.word	0x40012c00
 80072ec:	40013400 	.word	0x40013400

080072f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80072f0:	b480      	push	{r7}
 80072f2:	b083      	sub	sp, #12
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80072f8:	bf00      	nop
 80072fa:	370c      	adds	r7, #12
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr

08007304 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007304:	b480      	push	{r7}
 8007306:	b083      	sub	sp, #12
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800730c:	bf00      	nop
 800730e:	370c      	adds	r7, #12
 8007310:	46bd      	mov	sp, r7
 8007312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007316:	4770      	bx	lr

08007318 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007318:	b480      	push	{r7}
 800731a:	b083      	sub	sp, #12
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007320:	bf00      	nop
 8007322:	370c      	adds	r7, #12
 8007324:	46bd      	mov	sp, r7
 8007326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732a:	4770      	bx	lr

0800732c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007334:	bf00      	nop
 8007336:	370c      	adds	r7, #12
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr

08007340 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8007340:	b480      	push	{r7}
 8007342:	b083      	sub	sp, #12
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007348:	bf00      	nop
 800734a:	370c      	adds	r7, #12
 800734c:	46bd      	mov	sp, r7
 800734e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007352:	4770      	bx	lr

08007354 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007354:	b480      	push	{r7}
 8007356:	b083      	sub	sp, #12
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800735c:	bf00      	nop
 800735e:	370c      	adds	r7, #12
 8007360:	46bd      	mov	sp, r7
 8007362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007366:	4770      	bx	lr

08007368 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007368:	b480      	push	{r7}
 800736a:	b083      	sub	sp, #12
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007370:	bf00      	nop
 8007372:	370c      	adds	r7, #12
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr

0800737c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800737c:	b480      	push	{r7}
 800737e:	b087      	sub	sp, #28
 8007380:	af00      	add	r7, sp, #0
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	60b9      	str	r1, [r7, #8]
 8007386:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	f003 031f 	and.w	r3, r3, #31
 800738e:	2204      	movs	r2, #4
 8007390:	fa02 f303 	lsl.w	r3, r2, r3
 8007394:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	6a1a      	ldr	r2, [r3, #32]
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	43db      	mvns	r3, r3
 800739e:	401a      	ands	r2, r3
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	6a1a      	ldr	r2, [r3, #32]
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	f003 031f 	and.w	r3, r3, #31
 80073ae:	6879      	ldr	r1, [r7, #4]
 80073b0:	fa01 f303 	lsl.w	r3, r1, r3
 80073b4:	431a      	orrs	r2, r3
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	621a      	str	r2, [r3, #32]
}
 80073ba:	bf00      	nop
 80073bc:	371c      	adds	r7, #28
 80073be:	46bd      	mov	sp, r7
 80073c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c4:	4770      	bx	lr

080073c6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80073c6:	b580      	push	{r7, lr}
 80073c8:	b082      	sub	sp, #8
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d101      	bne.n	80073d8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80073d4:	2301      	movs	r3, #1
 80073d6:	e042      	b.n	800745e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d106      	bne.n	80073f0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f7fa ff9a 	bl	8002324 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2224      	movs	r2, #36	; 0x24
 80073f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f022 0201 	bic.w	r2, r2, #1
 8007406:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f000 fb5d 	bl	8007ac8 <UART_SetConfig>
 800740e:	4603      	mov	r3, r0
 8007410:	2b01      	cmp	r3, #1
 8007412:	d101      	bne.n	8007418 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	e022      	b.n	800745e <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800741c:	2b00      	cmp	r3, #0
 800741e:	d002      	beq.n	8007426 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f000 fdef 	bl	8008004 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	685a      	ldr	r2, [r3, #4]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007434:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	689a      	ldr	r2, [r3, #8]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007444:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f042 0201 	orr.w	r2, r2, #1
 8007454:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f000 fe76 	bl	8008148 <UART_CheckIdleState>
 800745c:	4603      	mov	r3, r0
}
 800745e:	4618      	mov	r0, r3
 8007460:	3708      	adds	r7, #8
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}

08007466 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007466:	b580      	push	{r7, lr}
 8007468:	b08a      	sub	sp, #40	; 0x28
 800746a:	af02      	add	r7, sp, #8
 800746c:	60f8      	str	r0, [r7, #12]
 800746e:	60b9      	str	r1, [r7, #8]
 8007470:	603b      	str	r3, [r7, #0]
 8007472:	4613      	mov	r3, r2
 8007474:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800747c:	2b20      	cmp	r3, #32
 800747e:	f040 8083 	bne.w	8007588 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d002      	beq.n	800748e <HAL_UART_Transmit+0x28>
 8007488:	88fb      	ldrh	r3, [r7, #6]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d101      	bne.n	8007492 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800748e:	2301      	movs	r3, #1
 8007490:	e07b      	b.n	800758a <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007498:	2b01      	cmp	r3, #1
 800749a:	d101      	bne.n	80074a0 <HAL_UART_Transmit+0x3a>
 800749c:	2302      	movs	r3, #2
 800749e:	e074      	b.n	800758a <HAL_UART_Transmit+0x124>
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	2201      	movs	r2, #1
 80074a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2200      	movs	r2, #0
 80074ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2221      	movs	r2, #33	; 0x21
 80074b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80074b8:	f7fb f80c 	bl	80024d4 <HAL_GetTick>
 80074bc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	88fa      	ldrh	r2, [r7, #6]
 80074c2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	88fa      	ldrh	r2, [r7, #6]
 80074ca:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	689b      	ldr	r3, [r3, #8]
 80074d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074d6:	d108      	bne.n	80074ea <HAL_UART_Transmit+0x84>
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	691b      	ldr	r3, [r3, #16]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d104      	bne.n	80074ea <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80074e0:	2300      	movs	r3, #0
 80074e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	61bb      	str	r3, [r7, #24]
 80074e8:	e003      	b.n	80074f2 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80074ee:	2300      	movs	r3, #0
 80074f0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	2200      	movs	r2, #0
 80074f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80074fa:	e02c      	b.n	8007556 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	9300      	str	r3, [sp, #0]
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	2200      	movs	r2, #0
 8007504:	2180      	movs	r1, #128	; 0x80
 8007506:	68f8      	ldr	r0, [r7, #12]
 8007508:	f000 fe69 	bl	80081de <UART_WaitOnFlagUntilTimeout>
 800750c:	4603      	mov	r3, r0
 800750e:	2b00      	cmp	r3, #0
 8007510:	d001      	beq.n	8007516 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8007512:	2303      	movs	r3, #3
 8007514:	e039      	b.n	800758a <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8007516:	69fb      	ldr	r3, [r7, #28]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d10b      	bne.n	8007534 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800751c:	69bb      	ldr	r3, [r7, #24]
 800751e:	881b      	ldrh	r3, [r3, #0]
 8007520:	461a      	mov	r2, r3
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800752a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800752c:	69bb      	ldr	r3, [r7, #24]
 800752e:	3302      	adds	r3, #2
 8007530:	61bb      	str	r3, [r7, #24]
 8007532:	e007      	b.n	8007544 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007534:	69fb      	ldr	r3, [r7, #28]
 8007536:	781a      	ldrb	r2, [r3, #0]
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800753e:	69fb      	ldr	r3, [r7, #28]
 8007540:	3301      	adds	r3, #1
 8007542:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800754a:	b29b      	uxth	r3, r3
 800754c:	3b01      	subs	r3, #1
 800754e:	b29a      	uxth	r2, r3
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800755c:	b29b      	uxth	r3, r3
 800755e:	2b00      	cmp	r3, #0
 8007560:	d1cc      	bne.n	80074fc <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	9300      	str	r3, [sp, #0]
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	2200      	movs	r2, #0
 800756a:	2140      	movs	r1, #64	; 0x40
 800756c:	68f8      	ldr	r0, [r7, #12]
 800756e:	f000 fe36 	bl	80081de <UART_WaitOnFlagUntilTimeout>
 8007572:	4603      	mov	r3, r0
 8007574:	2b00      	cmp	r3, #0
 8007576:	d001      	beq.n	800757c <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8007578:	2303      	movs	r3, #3
 800757a:	e006      	b.n	800758a <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2220      	movs	r2, #32
 8007580:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8007584:	2300      	movs	r3, #0
 8007586:	e000      	b.n	800758a <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8007588:	2302      	movs	r3, #2
  }
}
 800758a:	4618      	mov	r0, r3
 800758c:	3720      	adds	r7, #32
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}
	...

08007594 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b084      	sub	sp, #16
 8007598:	af00      	add	r7, sp, #0
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	60b9      	str	r1, [r7, #8]
 800759e:	4613      	mov	r3, r2
 80075a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075a8:	2b20      	cmp	r3, #32
 80075aa:	d131      	bne.n	8007610 <HAL_UART_Receive_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d002      	beq.n	80075b8 <HAL_UART_Receive_IT+0x24>
 80075b2:	88fb      	ldrh	r3, [r7, #6]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d101      	bne.n	80075bc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80075b8:	2301      	movs	r3, #1
 80075ba:	e02a      	b.n	8007612 <HAL_UART_Receive_IT+0x7e>
    }

    __HAL_LOCK(huart);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80075c2:	2b01      	cmp	r3, #1
 80075c4:	d101      	bne.n	80075ca <HAL_UART_Receive_IT+0x36>
 80075c6:	2302      	movs	r3, #2
 80075c8:	e023      	b.n	8007612 <HAL_UART_Receive_IT+0x7e>
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2201      	movs	r2, #1
 80075ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2200      	movs	r2, #0
 80075d6:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a0f      	ldr	r2, [pc, #60]	; (800761c <HAL_UART_Receive_IT+0x88>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d00e      	beq.n	8007600 <HAL_UART_Receive_IT+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d007      	beq.n	8007600 <HAL_UART_Receive_IT+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	681a      	ldr	r2, [r3, #0]
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80075fe:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007600:	88fb      	ldrh	r3, [r7, #6]
 8007602:	461a      	mov	r2, r3
 8007604:	68b9      	ldr	r1, [r7, #8]
 8007606:	68f8      	ldr	r0, [r7, #12]
 8007608:	f000 fe6a 	bl	80082e0 <UART_Start_Receive_IT>
 800760c:	4603      	mov	r3, r0
 800760e:	e000      	b.n	8007612 <HAL_UART_Receive_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8007610:	2302      	movs	r3, #2
  }
}
 8007612:	4618      	mov	r0, r3
 8007614:	3710      	adds	r7, #16
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}
 800761a:	bf00      	nop
 800761c:	40008000 	.word	0x40008000

08007620 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b088      	sub	sp, #32
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	69db      	ldr	r3, [r3, #28]
 800762e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	689b      	ldr	r3, [r3, #8]
 800763e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007640:	69fa      	ldr	r2, [r7, #28]
 8007642:	f640 030f 	movw	r3, #2063	; 0x80f
 8007646:	4013      	ands	r3, r2
 8007648:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d118      	bne.n	8007682 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007650:	69fb      	ldr	r3, [r7, #28]
 8007652:	f003 0320 	and.w	r3, r3, #32
 8007656:	2b00      	cmp	r3, #0
 8007658:	d013      	beq.n	8007682 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800765a:	69bb      	ldr	r3, [r7, #24]
 800765c:	f003 0320 	and.w	r3, r3, #32
 8007660:	2b00      	cmp	r3, #0
 8007662:	d104      	bne.n	800766e <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800766a:	2b00      	cmp	r3, #0
 800766c:	d009      	beq.n	8007682 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007672:	2b00      	cmp	r3, #0
 8007674:	f000 81fb 	beq.w	8007a6e <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	4798      	blx	r3
      }
      return;
 8007680:	e1f5      	b.n	8007a6e <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	2b00      	cmp	r3, #0
 8007686:	f000 80ef 	beq.w	8007868 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800768a:	697a      	ldr	r2, [r7, #20]
 800768c:	4b73      	ldr	r3, [pc, #460]	; (800785c <HAL_UART_IRQHandler+0x23c>)
 800768e:	4013      	ands	r3, r2
 8007690:	2b00      	cmp	r3, #0
 8007692:	d105      	bne.n	80076a0 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007694:	69ba      	ldr	r2, [r7, #24]
 8007696:	4b72      	ldr	r3, [pc, #456]	; (8007860 <HAL_UART_IRQHandler+0x240>)
 8007698:	4013      	ands	r3, r2
 800769a:	2b00      	cmp	r3, #0
 800769c:	f000 80e4 	beq.w	8007868 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80076a0:	69fb      	ldr	r3, [r7, #28]
 80076a2:	f003 0301 	and.w	r3, r3, #1
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d010      	beq.n	80076cc <HAL_UART_IRQHandler+0xac>
 80076aa:	69bb      	ldr	r3, [r7, #24]
 80076ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d00b      	beq.n	80076cc <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	2201      	movs	r2, #1
 80076ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076c2:	f043 0201 	orr.w	r2, r3, #1
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076cc:	69fb      	ldr	r3, [r7, #28]
 80076ce:	f003 0302 	and.w	r3, r3, #2
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d010      	beq.n	80076f8 <HAL_UART_IRQHandler+0xd8>
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	f003 0301 	and.w	r3, r3, #1
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d00b      	beq.n	80076f8 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	2202      	movs	r2, #2
 80076e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076ee:	f043 0204 	orr.w	r2, r3, #4
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076f8:	69fb      	ldr	r3, [r7, #28]
 80076fa:	f003 0304 	and.w	r3, r3, #4
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d010      	beq.n	8007724 <HAL_UART_IRQHandler+0x104>
 8007702:	697b      	ldr	r3, [r7, #20]
 8007704:	f003 0301 	and.w	r3, r3, #1
 8007708:	2b00      	cmp	r3, #0
 800770a:	d00b      	beq.n	8007724 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	2204      	movs	r2, #4
 8007712:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800771a:	f043 0202 	orr.w	r2, r3, #2
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007724:	69fb      	ldr	r3, [r7, #28]
 8007726:	f003 0308 	and.w	r3, r3, #8
 800772a:	2b00      	cmp	r3, #0
 800772c:	d015      	beq.n	800775a <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800772e:	69bb      	ldr	r3, [r7, #24]
 8007730:	f003 0320 	and.w	r3, r3, #32
 8007734:	2b00      	cmp	r3, #0
 8007736:	d104      	bne.n	8007742 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007738:	697a      	ldr	r2, [r7, #20]
 800773a:	4b48      	ldr	r3, [pc, #288]	; (800785c <HAL_UART_IRQHandler+0x23c>)
 800773c:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800773e:	2b00      	cmp	r3, #0
 8007740:	d00b      	beq.n	800775a <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	2208      	movs	r2, #8
 8007748:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007750:	f043 0208 	orr.w	r2, r3, #8
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007760:	2b00      	cmp	r3, #0
 8007762:	d011      	beq.n	8007788 <HAL_UART_IRQHandler+0x168>
 8007764:	69bb      	ldr	r3, [r7, #24]
 8007766:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800776a:	2b00      	cmp	r3, #0
 800776c:	d00c      	beq.n	8007788 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007776:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800777e:	f043 0220 	orr.w	r2, r3, #32
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800778e:	2b00      	cmp	r3, #0
 8007790:	f000 816f 	beq.w	8007a72 <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007794:	69fb      	ldr	r3, [r7, #28]
 8007796:	f003 0320 	and.w	r3, r3, #32
 800779a:	2b00      	cmp	r3, #0
 800779c:	d011      	beq.n	80077c2 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800779e:	69bb      	ldr	r3, [r7, #24]
 80077a0:	f003 0320 	and.w	r3, r3, #32
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d104      	bne.n	80077b2 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d007      	beq.n	80077c2 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d003      	beq.n	80077c2 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077c8:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077d4:	2b40      	cmp	r3, #64	; 0x40
 80077d6:	d004      	beq.n	80077e2 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d031      	beq.n	8007846 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f000 fe3a 	bl	800845c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	689b      	ldr	r3, [r3, #8]
 80077ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077f2:	2b40      	cmp	r3, #64	; 0x40
 80077f4:	d123      	bne.n	800783e <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	689a      	ldr	r2, [r3, #8]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007804:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800780a:	2b00      	cmp	r3, #0
 800780c:	d013      	beq.n	8007836 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007812:	4a14      	ldr	r2, [pc, #80]	; (8007864 <HAL_UART_IRQHandler+0x244>)
 8007814:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800781a:	4618      	mov	r0, r3
 800781c:	f7fc fdac 	bl	8004378 <HAL_DMA_Abort_IT>
 8007820:	4603      	mov	r3, r0
 8007822:	2b00      	cmp	r3, #0
 8007824:	d017      	beq.n	8007856 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800782a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800782c:	687a      	ldr	r2, [r7, #4]
 800782e:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8007830:	4610      	mov	r0, r2
 8007832:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007834:	e00f      	b.n	8007856 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f000 f930 	bl	8007a9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800783c:	e00b      	b.n	8007856 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f000 f92c 	bl	8007a9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007844:	e007      	b.n	8007856 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f000 f928 	bl	8007a9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2200      	movs	r2, #0
 8007850:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8007854:	e10d      	b.n	8007a72 <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007856:	bf00      	nop
    return;
 8007858:	e10b      	b.n	8007a72 <HAL_UART_IRQHandler+0x452>
 800785a:	bf00      	nop
 800785c:	10000001 	.word	0x10000001
 8007860:	04000120 	.word	0x04000120
 8007864:	080084c1 	.word	0x080084c1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800786c:	2b01      	cmp	r3, #1
 800786e:	f040 80ab 	bne.w	80079c8 <HAL_UART_IRQHandler+0x3a8>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007872:	69fb      	ldr	r3, [r7, #28]
 8007874:	f003 0310 	and.w	r3, r3, #16
 8007878:	2b00      	cmp	r3, #0
 800787a:	f000 80a5 	beq.w	80079c8 <HAL_UART_IRQHandler+0x3a8>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800787e:	69bb      	ldr	r3, [r7, #24]
 8007880:	f003 0310 	and.w	r3, r3, #16
 8007884:	2b00      	cmp	r3, #0
 8007886:	f000 809f 	beq.w	80079c8 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	2210      	movs	r2, #16
 8007890:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800789c:	2b40      	cmp	r3, #64	; 0x40
 800789e:	d155      	bne.n	800794c <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 80078aa:	893b      	ldrh	r3, [r7, #8]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	f000 80e2 	beq.w	8007a76 <HAL_UART_IRQHandler+0x456>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80078b8:	893a      	ldrh	r2, [r7, #8]
 80078ba:	429a      	cmp	r2, r3
 80078bc:	f080 80db 	bcs.w	8007a76 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	893a      	ldrh	r2, [r7, #8]
 80078c4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f003 0320 	and.w	r3, r3, #32
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d12b      	bne.n	8007930 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80078e6:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	689a      	ldr	r2, [r3, #8]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f022 0201 	bic.w	r2, r2, #1
 80078f6:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	689a      	ldr	r2, [r3, #8]
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007906:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2220      	movs	r2, #32
 800790c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2200      	movs	r2, #0
 8007914:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	681a      	ldr	r2, [r3, #0]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f022 0210 	bic.w	r2, r2, #16
 8007924:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800792a:	4618      	mov	r0, r3
 800792c:	f7fc fccb 	bl	80042c6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800793c:	b29b      	uxth	r3, r3
 800793e:	1ad3      	subs	r3, r2, r3
 8007940:	b29b      	uxth	r3, r3
 8007942:	4619      	mov	r1, r3
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	f000 f8b3 	bl	8007ab0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800794a:	e094      	b.n	8007a76 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007958:	b29b      	uxth	r3, r3
 800795a:	1ad3      	subs	r3, r2, r3
 800795c:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007964:	b29b      	uxth	r3, r3
 8007966:	2b00      	cmp	r3, #0
 8007968:	f000 8087 	beq.w	8007a7a <HAL_UART_IRQHandler+0x45a>
          && (nb_rx_data > 0U))
 800796c:	897b      	ldrh	r3, [r7, #10]
 800796e:	2b00      	cmp	r3, #0
 8007970:	f000 8083 	beq.w	8007a7a <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	681a      	ldr	r2, [r3, #0]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007982:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	689b      	ldr	r3, [r3, #8]
 800798a:	687a      	ldr	r2, [r7, #4]
 800798c:	6812      	ldr	r2, [r2, #0]
 800798e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007992:	f023 0301 	bic.w	r3, r3, #1
 8007996:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2220      	movs	r2, #32
 800799c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2200      	movs	r2, #0
 80079a4:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2200      	movs	r2, #0
 80079aa:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	681a      	ldr	r2, [r3, #0]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f022 0210 	bic.w	r2, r2, #16
 80079ba:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80079bc:	897b      	ldrh	r3, [r7, #10]
 80079be:	4619      	mov	r1, r3
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f000 f875 	bl	8007ab0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80079c6:	e058      	b.n	8007a7a <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80079c8:	69fb      	ldr	r3, [r7, #28]
 80079ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d00d      	beq.n	80079ee <HAL_UART_IRQHandler+0x3ce>
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d008      	beq.n	80079ee <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80079e4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	f001 f876 	bl	8008ad8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80079ec:	e048      	b.n	8007a80 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80079ee:	69fb      	ldr	r3, [r7, #28]
 80079f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d012      	beq.n	8007a1e <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80079f8:	69bb      	ldr	r3, [r7, #24]
 80079fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d104      	bne.n	8007a0c <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007a02:	697b      	ldr	r3, [r7, #20]
 8007a04:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d008      	beq.n	8007a1e <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d034      	beq.n	8007a7e <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	4798      	blx	r3
    }
    return;
 8007a1c:	e02f      	b.n	8007a7e <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007a1e:	69fb      	ldr	r3, [r7, #28]
 8007a20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d008      	beq.n	8007a3a <HAL_UART_IRQHandler+0x41a>
 8007a28:	69bb      	ldr	r3, [r7, #24]
 8007a2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d003      	beq.n	8007a3a <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	f000 fd5a 	bl	80084ec <UART_EndTransmit_IT>
    return;
 8007a38:	e022      	b.n	8007a80 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007a3a:	69fb      	ldr	r3, [r7, #28]
 8007a3c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d008      	beq.n	8007a56 <HAL_UART_IRQHandler+0x436>
 8007a44:	69bb      	ldr	r3, [r7, #24]
 8007a46:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d003      	beq.n	8007a56 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f001 f856 	bl	8008b00 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a54:	e014      	b.n	8007a80 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007a56:	69fb      	ldr	r3, [r7, #28]
 8007a58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d00f      	beq.n	8007a80 <HAL_UART_IRQHandler+0x460>
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	da0c      	bge.n	8007a80 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f001 f840 	bl	8008aec <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a6c:	e008      	b.n	8007a80 <HAL_UART_IRQHandler+0x460>
      return;
 8007a6e:	bf00      	nop
 8007a70:	e006      	b.n	8007a80 <HAL_UART_IRQHandler+0x460>
    return;
 8007a72:	bf00      	nop
 8007a74:	e004      	b.n	8007a80 <HAL_UART_IRQHandler+0x460>
      return;
 8007a76:	bf00      	nop
 8007a78:	e002      	b.n	8007a80 <HAL_UART_IRQHandler+0x460>
      return;
 8007a7a:	bf00      	nop
 8007a7c:	e000      	b.n	8007a80 <HAL_UART_IRQHandler+0x460>
    return;
 8007a7e:	bf00      	nop
  }
}
 8007a80:	3720      	adds	r7, #32
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}
 8007a86:	bf00      	nop

08007a88 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b083      	sub	sp, #12
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007a90:	bf00      	nop
 8007a92:	370c      	adds	r7, #12
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007aa4:	bf00      	nop
 8007aa6:	370c      	adds	r7, #12
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr

08007ab0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b083      	sub	sp, #12
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	460b      	mov	r3, r1
 8007aba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007abc:	bf00      	nop
 8007abe:	370c      	adds	r7, #12
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr

08007ac8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ac8:	b5b0      	push	{r4, r5, r7, lr}
 8007aca:	b088      	sub	sp, #32
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	689a      	ldr	r2, [r3, #8]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	691b      	ldr	r3, [r3, #16]
 8007adc:	431a      	orrs	r2, r3
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	695b      	ldr	r3, [r3, #20]
 8007ae2:	431a      	orrs	r2, r3
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	69db      	ldr	r3, [r3, #28]
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	681a      	ldr	r2, [r3, #0]
 8007af2:	4baf      	ldr	r3, [pc, #700]	; (8007db0 <UART_SetConfig+0x2e8>)
 8007af4:	4013      	ands	r3, r2
 8007af6:	687a      	ldr	r2, [r7, #4]
 8007af8:	6812      	ldr	r2, [r2, #0]
 8007afa:	69f9      	ldr	r1, [r7, #28]
 8007afc:	430b      	orrs	r3, r1
 8007afe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	68da      	ldr	r2, [r3, #12]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	430a      	orrs	r2, r1
 8007b14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	699b      	ldr	r3, [r3, #24]
 8007b1a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4aa4      	ldr	r2, [pc, #656]	; (8007db4 <UART_SetConfig+0x2ec>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d004      	beq.n	8007b30 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6a1b      	ldr	r3, [r3, #32]
 8007b2a:	69fa      	ldr	r2, [r7, #28]
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007b3a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007b3e:	687a      	ldr	r2, [r7, #4]
 8007b40:	6812      	ldr	r2, [r2, #0]
 8007b42:	69f9      	ldr	r1, [r7, #28]
 8007b44:	430b      	orrs	r3, r1
 8007b46:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b4e:	f023 010f 	bic.w	r1, r3, #15
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	430a      	orrs	r2, r1
 8007b5c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4a95      	ldr	r2, [pc, #596]	; (8007db8 <UART_SetConfig+0x2f0>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d120      	bne.n	8007baa <UART_SetConfig+0xe2>
 8007b68:	4b94      	ldr	r3, [pc, #592]	; (8007dbc <UART_SetConfig+0x2f4>)
 8007b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b6e:	f003 0303 	and.w	r3, r3, #3
 8007b72:	2b03      	cmp	r3, #3
 8007b74:	d816      	bhi.n	8007ba4 <UART_SetConfig+0xdc>
 8007b76:	a201      	add	r2, pc, #4	; (adr r2, 8007b7c <UART_SetConfig+0xb4>)
 8007b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b7c:	08007b8d 	.word	0x08007b8d
 8007b80:	08007b99 	.word	0x08007b99
 8007b84:	08007b93 	.word	0x08007b93
 8007b88:	08007b9f 	.word	0x08007b9f
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	76fb      	strb	r3, [r7, #27]
 8007b90:	e0bc      	b.n	8007d0c <UART_SetConfig+0x244>
 8007b92:	2302      	movs	r3, #2
 8007b94:	76fb      	strb	r3, [r7, #27]
 8007b96:	e0b9      	b.n	8007d0c <UART_SetConfig+0x244>
 8007b98:	2304      	movs	r3, #4
 8007b9a:	76fb      	strb	r3, [r7, #27]
 8007b9c:	e0b6      	b.n	8007d0c <UART_SetConfig+0x244>
 8007b9e:	2308      	movs	r3, #8
 8007ba0:	76fb      	strb	r3, [r7, #27]
 8007ba2:	e0b3      	b.n	8007d0c <UART_SetConfig+0x244>
 8007ba4:	2310      	movs	r3, #16
 8007ba6:	76fb      	strb	r3, [r7, #27]
 8007ba8:	e0b0      	b.n	8007d0c <UART_SetConfig+0x244>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a84      	ldr	r2, [pc, #528]	; (8007dc0 <UART_SetConfig+0x2f8>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d132      	bne.n	8007c1a <UART_SetConfig+0x152>
 8007bb4:	4b81      	ldr	r3, [pc, #516]	; (8007dbc <UART_SetConfig+0x2f4>)
 8007bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bba:	f003 030c 	and.w	r3, r3, #12
 8007bbe:	2b0c      	cmp	r3, #12
 8007bc0:	d828      	bhi.n	8007c14 <UART_SetConfig+0x14c>
 8007bc2:	a201      	add	r2, pc, #4	; (adr r2, 8007bc8 <UART_SetConfig+0x100>)
 8007bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bc8:	08007bfd 	.word	0x08007bfd
 8007bcc:	08007c15 	.word	0x08007c15
 8007bd0:	08007c15 	.word	0x08007c15
 8007bd4:	08007c15 	.word	0x08007c15
 8007bd8:	08007c09 	.word	0x08007c09
 8007bdc:	08007c15 	.word	0x08007c15
 8007be0:	08007c15 	.word	0x08007c15
 8007be4:	08007c15 	.word	0x08007c15
 8007be8:	08007c03 	.word	0x08007c03
 8007bec:	08007c15 	.word	0x08007c15
 8007bf0:	08007c15 	.word	0x08007c15
 8007bf4:	08007c15 	.word	0x08007c15
 8007bf8:	08007c0f 	.word	0x08007c0f
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	76fb      	strb	r3, [r7, #27]
 8007c00:	e084      	b.n	8007d0c <UART_SetConfig+0x244>
 8007c02:	2302      	movs	r3, #2
 8007c04:	76fb      	strb	r3, [r7, #27]
 8007c06:	e081      	b.n	8007d0c <UART_SetConfig+0x244>
 8007c08:	2304      	movs	r3, #4
 8007c0a:	76fb      	strb	r3, [r7, #27]
 8007c0c:	e07e      	b.n	8007d0c <UART_SetConfig+0x244>
 8007c0e:	2308      	movs	r3, #8
 8007c10:	76fb      	strb	r3, [r7, #27]
 8007c12:	e07b      	b.n	8007d0c <UART_SetConfig+0x244>
 8007c14:	2310      	movs	r3, #16
 8007c16:	76fb      	strb	r3, [r7, #27]
 8007c18:	e078      	b.n	8007d0c <UART_SetConfig+0x244>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a69      	ldr	r2, [pc, #420]	; (8007dc4 <UART_SetConfig+0x2fc>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d120      	bne.n	8007c66 <UART_SetConfig+0x19e>
 8007c24:	4b65      	ldr	r3, [pc, #404]	; (8007dbc <UART_SetConfig+0x2f4>)
 8007c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c2a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007c2e:	2b30      	cmp	r3, #48	; 0x30
 8007c30:	d013      	beq.n	8007c5a <UART_SetConfig+0x192>
 8007c32:	2b30      	cmp	r3, #48	; 0x30
 8007c34:	d814      	bhi.n	8007c60 <UART_SetConfig+0x198>
 8007c36:	2b20      	cmp	r3, #32
 8007c38:	d009      	beq.n	8007c4e <UART_SetConfig+0x186>
 8007c3a:	2b20      	cmp	r3, #32
 8007c3c:	d810      	bhi.n	8007c60 <UART_SetConfig+0x198>
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d002      	beq.n	8007c48 <UART_SetConfig+0x180>
 8007c42:	2b10      	cmp	r3, #16
 8007c44:	d006      	beq.n	8007c54 <UART_SetConfig+0x18c>
 8007c46:	e00b      	b.n	8007c60 <UART_SetConfig+0x198>
 8007c48:	2300      	movs	r3, #0
 8007c4a:	76fb      	strb	r3, [r7, #27]
 8007c4c:	e05e      	b.n	8007d0c <UART_SetConfig+0x244>
 8007c4e:	2302      	movs	r3, #2
 8007c50:	76fb      	strb	r3, [r7, #27]
 8007c52:	e05b      	b.n	8007d0c <UART_SetConfig+0x244>
 8007c54:	2304      	movs	r3, #4
 8007c56:	76fb      	strb	r3, [r7, #27]
 8007c58:	e058      	b.n	8007d0c <UART_SetConfig+0x244>
 8007c5a:	2308      	movs	r3, #8
 8007c5c:	76fb      	strb	r3, [r7, #27]
 8007c5e:	e055      	b.n	8007d0c <UART_SetConfig+0x244>
 8007c60:	2310      	movs	r3, #16
 8007c62:	76fb      	strb	r3, [r7, #27]
 8007c64:	e052      	b.n	8007d0c <UART_SetConfig+0x244>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	4a57      	ldr	r2, [pc, #348]	; (8007dc8 <UART_SetConfig+0x300>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d120      	bne.n	8007cb2 <UART_SetConfig+0x1ea>
 8007c70:	4b52      	ldr	r3, [pc, #328]	; (8007dbc <UART_SetConfig+0x2f4>)
 8007c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c76:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007c7a:	2bc0      	cmp	r3, #192	; 0xc0
 8007c7c:	d013      	beq.n	8007ca6 <UART_SetConfig+0x1de>
 8007c7e:	2bc0      	cmp	r3, #192	; 0xc0
 8007c80:	d814      	bhi.n	8007cac <UART_SetConfig+0x1e4>
 8007c82:	2b80      	cmp	r3, #128	; 0x80
 8007c84:	d009      	beq.n	8007c9a <UART_SetConfig+0x1d2>
 8007c86:	2b80      	cmp	r3, #128	; 0x80
 8007c88:	d810      	bhi.n	8007cac <UART_SetConfig+0x1e4>
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d002      	beq.n	8007c94 <UART_SetConfig+0x1cc>
 8007c8e:	2b40      	cmp	r3, #64	; 0x40
 8007c90:	d006      	beq.n	8007ca0 <UART_SetConfig+0x1d8>
 8007c92:	e00b      	b.n	8007cac <UART_SetConfig+0x1e4>
 8007c94:	2300      	movs	r3, #0
 8007c96:	76fb      	strb	r3, [r7, #27]
 8007c98:	e038      	b.n	8007d0c <UART_SetConfig+0x244>
 8007c9a:	2302      	movs	r3, #2
 8007c9c:	76fb      	strb	r3, [r7, #27]
 8007c9e:	e035      	b.n	8007d0c <UART_SetConfig+0x244>
 8007ca0:	2304      	movs	r3, #4
 8007ca2:	76fb      	strb	r3, [r7, #27]
 8007ca4:	e032      	b.n	8007d0c <UART_SetConfig+0x244>
 8007ca6:	2308      	movs	r3, #8
 8007ca8:	76fb      	strb	r3, [r7, #27]
 8007caa:	e02f      	b.n	8007d0c <UART_SetConfig+0x244>
 8007cac:	2310      	movs	r3, #16
 8007cae:	76fb      	strb	r3, [r7, #27]
 8007cb0:	e02c      	b.n	8007d0c <UART_SetConfig+0x244>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4a3f      	ldr	r2, [pc, #252]	; (8007db4 <UART_SetConfig+0x2ec>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d125      	bne.n	8007d08 <UART_SetConfig+0x240>
 8007cbc:	4b3f      	ldr	r3, [pc, #252]	; (8007dbc <UART_SetConfig+0x2f4>)
 8007cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cc2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007cc6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007cca:	d017      	beq.n	8007cfc <UART_SetConfig+0x234>
 8007ccc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007cd0:	d817      	bhi.n	8007d02 <UART_SetConfig+0x23a>
 8007cd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007cd6:	d00b      	beq.n	8007cf0 <UART_SetConfig+0x228>
 8007cd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007cdc:	d811      	bhi.n	8007d02 <UART_SetConfig+0x23a>
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d003      	beq.n	8007cea <UART_SetConfig+0x222>
 8007ce2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ce6:	d006      	beq.n	8007cf6 <UART_SetConfig+0x22e>
 8007ce8:	e00b      	b.n	8007d02 <UART_SetConfig+0x23a>
 8007cea:	2300      	movs	r3, #0
 8007cec:	76fb      	strb	r3, [r7, #27]
 8007cee:	e00d      	b.n	8007d0c <UART_SetConfig+0x244>
 8007cf0:	2302      	movs	r3, #2
 8007cf2:	76fb      	strb	r3, [r7, #27]
 8007cf4:	e00a      	b.n	8007d0c <UART_SetConfig+0x244>
 8007cf6:	2304      	movs	r3, #4
 8007cf8:	76fb      	strb	r3, [r7, #27]
 8007cfa:	e007      	b.n	8007d0c <UART_SetConfig+0x244>
 8007cfc:	2308      	movs	r3, #8
 8007cfe:	76fb      	strb	r3, [r7, #27]
 8007d00:	e004      	b.n	8007d0c <UART_SetConfig+0x244>
 8007d02:	2310      	movs	r3, #16
 8007d04:	76fb      	strb	r3, [r7, #27]
 8007d06:	e001      	b.n	8007d0c <UART_SetConfig+0x244>
 8007d08:	2310      	movs	r3, #16
 8007d0a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a28      	ldr	r2, [pc, #160]	; (8007db4 <UART_SetConfig+0x2ec>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	f040 809e 	bne.w	8007e54 <UART_SetConfig+0x38c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007d18:	7efb      	ldrb	r3, [r7, #27]
 8007d1a:	2b08      	cmp	r3, #8
 8007d1c:	d823      	bhi.n	8007d66 <UART_SetConfig+0x29e>
 8007d1e:	a201      	add	r2, pc, #4	; (adr r2, 8007d24 <UART_SetConfig+0x25c>)
 8007d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d24:	08007d49 	.word	0x08007d49
 8007d28:	08007d67 	.word	0x08007d67
 8007d2c:	08007d51 	.word	0x08007d51
 8007d30:	08007d67 	.word	0x08007d67
 8007d34:	08007d57 	.word	0x08007d57
 8007d38:	08007d67 	.word	0x08007d67
 8007d3c:	08007d67 	.word	0x08007d67
 8007d40:	08007d67 	.word	0x08007d67
 8007d44:	08007d5f 	.word	0x08007d5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d48:	f7fd fbf4 	bl	8005534 <HAL_RCC_GetPCLK1Freq>
 8007d4c:	6178      	str	r0, [r7, #20]
        break;
 8007d4e:	e00f      	b.n	8007d70 <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d50:	4b1e      	ldr	r3, [pc, #120]	; (8007dcc <UART_SetConfig+0x304>)
 8007d52:	617b      	str	r3, [r7, #20]
        break;
 8007d54:	e00c      	b.n	8007d70 <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d56:	f7fd fb7f 	bl	8005458 <HAL_RCC_GetSysClockFreq>
 8007d5a:	6178      	str	r0, [r7, #20]
        break;
 8007d5c:	e008      	b.n	8007d70 <UART_SetConfig+0x2a8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d62:	617b      	str	r3, [r7, #20]
        break;
 8007d64:	e004      	b.n	8007d70 <UART_SetConfig+0x2a8>
      default:
        pclk = 0U;
 8007d66:	2300      	movs	r3, #0
 8007d68:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	76bb      	strb	r3, [r7, #26]
        break;
 8007d6e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	f000 812e 	beq.w	8007fd4 <UART_SetConfig+0x50c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d7c:	4a14      	ldr	r2, [pc, #80]	; (8007dd0 <UART_SetConfig+0x308>)
 8007d7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d82:	461a      	mov	r2, r3
 8007d84:	697b      	ldr	r3, [r7, #20]
 8007d86:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d8a:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	685a      	ldr	r2, [r3, #4]
 8007d90:	4613      	mov	r3, r2
 8007d92:	005b      	lsls	r3, r3, #1
 8007d94:	4413      	add	r3, r2
 8007d96:	68ba      	ldr	r2, [r7, #8]
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	d305      	bcc.n	8007da8 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007da2:	68ba      	ldr	r2, [r7, #8]
 8007da4:	429a      	cmp	r2, r3
 8007da6:	d915      	bls.n	8007dd4 <UART_SetConfig+0x30c>
      {
        ret = HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	76bb      	strb	r3, [r7, #26]
 8007dac:	e112      	b.n	8007fd4 <UART_SetConfig+0x50c>
 8007dae:	bf00      	nop
 8007db0:	cfff69f3 	.word	0xcfff69f3
 8007db4:	40008000 	.word	0x40008000
 8007db8:	40013800 	.word	0x40013800
 8007dbc:	40021000 	.word	0x40021000
 8007dc0:	40004400 	.word	0x40004400
 8007dc4:	40004800 	.word	0x40004800
 8007dc8:	40004c00 	.word	0x40004c00
 8007dcc:	00f42400 	.word	0x00f42400
 8007dd0:	0800d090 	.word	0x0800d090
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f04f 0100 	mov.w	r1, #0
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007de0:	4a86      	ldr	r2, [pc, #536]	; (8007ffc <UART_SetConfig+0x534>)
 8007de2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007de6:	b29a      	uxth	r2, r3
 8007de8:	f04f 0300 	mov.w	r3, #0
 8007dec:	f7f8 ff74 	bl	8000cd8 <__aeabi_uldivmod>
 8007df0:	4602      	mov	r2, r0
 8007df2:	460b      	mov	r3, r1
 8007df4:	4610      	mov	r0, r2
 8007df6:	4619      	mov	r1, r3
 8007df8:	f04f 0200 	mov.w	r2, #0
 8007dfc:	f04f 0300 	mov.w	r3, #0
 8007e00:	020b      	lsls	r3, r1, #8
 8007e02:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007e06:	0202      	lsls	r2, r0, #8
 8007e08:	6879      	ldr	r1, [r7, #4]
 8007e0a:	6849      	ldr	r1, [r1, #4]
 8007e0c:	0849      	lsrs	r1, r1, #1
 8007e0e:	4608      	mov	r0, r1
 8007e10:	f04f 0100 	mov.w	r1, #0
 8007e14:	1814      	adds	r4, r2, r0
 8007e16:	eb43 0501 	adc.w	r5, r3, r1
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	461a      	mov	r2, r3
 8007e20:	f04f 0300 	mov.w	r3, #0
 8007e24:	4620      	mov	r0, r4
 8007e26:	4629      	mov	r1, r5
 8007e28:	f7f8 ff56 	bl	8000cd8 <__aeabi_uldivmod>
 8007e2c:	4602      	mov	r2, r0
 8007e2e:	460b      	mov	r3, r1
 8007e30:	4613      	mov	r3, r2
 8007e32:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e3a:	d308      	bcc.n	8007e4e <UART_SetConfig+0x386>
 8007e3c:	693b      	ldr	r3, [r7, #16]
 8007e3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e42:	d204      	bcs.n	8007e4e <UART_SetConfig+0x386>
        {
          huart->Instance->BRR = usartdiv;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	693a      	ldr	r2, [r7, #16]
 8007e4a:	60da      	str	r2, [r3, #12]
 8007e4c:	e0c2      	b.n	8007fd4 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 8007e4e:	2301      	movs	r3, #1
 8007e50:	76bb      	strb	r3, [r7, #26]
 8007e52:	e0bf      	b.n	8007fd4 <UART_SetConfig+0x50c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	69db      	ldr	r3, [r3, #28]
 8007e58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e5c:	d165      	bne.n	8007f2a <UART_SetConfig+0x462>
  {
    switch (clocksource)
 8007e5e:	7efb      	ldrb	r3, [r7, #27]
 8007e60:	2b08      	cmp	r3, #8
 8007e62:	d828      	bhi.n	8007eb6 <UART_SetConfig+0x3ee>
 8007e64:	a201      	add	r2, pc, #4	; (adr r2, 8007e6c <UART_SetConfig+0x3a4>)
 8007e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e6a:	bf00      	nop
 8007e6c:	08007e91 	.word	0x08007e91
 8007e70:	08007e99 	.word	0x08007e99
 8007e74:	08007ea1 	.word	0x08007ea1
 8007e78:	08007eb7 	.word	0x08007eb7
 8007e7c:	08007ea7 	.word	0x08007ea7
 8007e80:	08007eb7 	.word	0x08007eb7
 8007e84:	08007eb7 	.word	0x08007eb7
 8007e88:	08007eb7 	.word	0x08007eb7
 8007e8c:	08007eaf 	.word	0x08007eaf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e90:	f7fd fb50 	bl	8005534 <HAL_RCC_GetPCLK1Freq>
 8007e94:	6178      	str	r0, [r7, #20]
        break;
 8007e96:	e013      	b.n	8007ec0 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e98:	f7fd fb62 	bl	8005560 <HAL_RCC_GetPCLK2Freq>
 8007e9c:	6178      	str	r0, [r7, #20]
        break;
 8007e9e:	e00f      	b.n	8007ec0 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ea0:	4b57      	ldr	r3, [pc, #348]	; (8008000 <UART_SetConfig+0x538>)
 8007ea2:	617b      	str	r3, [r7, #20]
        break;
 8007ea4:	e00c      	b.n	8007ec0 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ea6:	f7fd fad7 	bl	8005458 <HAL_RCC_GetSysClockFreq>
 8007eaa:	6178      	str	r0, [r7, #20]
        break;
 8007eac:	e008      	b.n	8007ec0 <UART_SetConfig+0x3f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007eae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007eb2:	617b      	str	r3, [r7, #20]
        break;
 8007eb4:	e004      	b.n	8007ec0 <UART_SetConfig+0x3f8>
      default:
        pclk = 0U;
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	76bb      	strb	r3, [r7, #26]
        break;
 8007ebe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	f000 8086 	beq.w	8007fd4 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ecc:	4a4b      	ldr	r2, [pc, #300]	; (8007ffc <UART_SetConfig+0x534>)
 8007ece:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	fbb3 f3f2 	udiv	r3, r3, r2
 8007eda:	005a      	lsls	r2, r3, #1
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	685b      	ldr	r3, [r3, #4]
 8007ee0:	085b      	lsrs	r3, r3, #1
 8007ee2:	441a      	add	r2, r3
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007eec:	b29b      	uxth	r3, r3
 8007eee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ef0:	693b      	ldr	r3, [r7, #16]
 8007ef2:	2b0f      	cmp	r3, #15
 8007ef4:	d916      	bls.n	8007f24 <UART_SetConfig+0x45c>
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007efc:	d212      	bcs.n	8007f24 <UART_SetConfig+0x45c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	b29b      	uxth	r3, r3
 8007f02:	f023 030f 	bic.w	r3, r3, #15
 8007f06:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	085b      	lsrs	r3, r3, #1
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	f003 0307 	and.w	r3, r3, #7
 8007f12:	b29a      	uxth	r2, r3
 8007f14:	89fb      	ldrh	r3, [r7, #14]
 8007f16:	4313      	orrs	r3, r2
 8007f18:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	89fa      	ldrh	r2, [r7, #14]
 8007f20:	60da      	str	r2, [r3, #12]
 8007f22:	e057      	b.n	8007fd4 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8007f24:	2301      	movs	r3, #1
 8007f26:	76bb      	strb	r3, [r7, #26]
 8007f28:	e054      	b.n	8007fd4 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007f2a:	7efb      	ldrb	r3, [r7, #27]
 8007f2c:	2b08      	cmp	r3, #8
 8007f2e:	d828      	bhi.n	8007f82 <UART_SetConfig+0x4ba>
 8007f30:	a201      	add	r2, pc, #4	; (adr r2, 8007f38 <UART_SetConfig+0x470>)
 8007f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f36:	bf00      	nop
 8007f38:	08007f5d 	.word	0x08007f5d
 8007f3c:	08007f65 	.word	0x08007f65
 8007f40:	08007f6d 	.word	0x08007f6d
 8007f44:	08007f83 	.word	0x08007f83
 8007f48:	08007f73 	.word	0x08007f73
 8007f4c:	08007f83 	.word	0x08007f83
 8007f50:	08007f83 	.word	0x08007f83
 8007f54:	08007f83 	.word	0x08007f83
 8007f58:	08007f7b 	.word	0x08007f7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f5c:	f7fd faea 	bl	8005534 <HAL_RCC_GetPCLK1Freq>
 8007f60:	6178      	str	r0, [r7, #20]
        break;
 8007f62:	e013      	b.n	8007f8c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f64:	f7fd fafc 	bl	8005560 <HAL_RCC_GetPCLK2Freq>
 8007f68:	6178      	str	r0, [r7, #20]
        break;
 8007f6a:	e00f      	b.n	8007f8c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f6c:	4b24      	ldr	r3, [pc, #144]	; (8008000 <UART_SetConfig+0x538>)
 8007f6e:	617b      	str	r3, [r7, #20]
        break;
 8007f70:	e00c      	b.n	8007f8c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f72:	f7fd fa71 	bl	8005458 <HAL_RCC_GetSysClockFreq>
 8007f76:	6178      	str	r0, [r7, #20]
        break;
 8007f78:	e008      	b.n	8007f8c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f7e:	617b      	str	r3, [r7, #20]
        break;
 8007f80:	e004      	b.n	8007f8c <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 8007f82:	2300      	movs	r3, #0
 8007f84:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007f86:	2301      	movs	r3, #1
 8007f88:	76bb      	strb	r3, [r7, #26]
        break;
 8007f8a:	bf00      	nop
    }

    if (pclk != 0U)
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d020      	beq.n	8007fd4 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f96:	4a19      	ldr	r2, [pc, #100]	; (8007ffc <UART_SetConfig+0x534>)
 8007f98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f9c:	461a      	mov	r2, r3
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	fbb3 f2f2 	udiv	r2, r3, r2
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	085b      	lsrs	r3, r3, #1
 8007faa:	441a      	add	r2, r3
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	2b0f      	cmp	r3, #15
 8007fbc:	d908      	bls.n	8007fd0 <UART_SetConfig+0x508>
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007fc4:	d204      	bcs.n	8007fd0 <UART_SetConfig+0x508>
      {
        huart->Instance->BRR = usartdiv;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	693a      	ldr	r2, [r7, #16]
 8007fcc:	60da      	str	r2, [r3, #12]
 8007fce:	e001      	b.n	8007fd4 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2201      	movs	r2, #1
 8007fe0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2200      	movs	r2, #0
 8007fee:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8007ff0:	7ebb      	ldrb	r3, [r7, #26]
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	3720      	adds	r7, #32
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bdb0      	pop	{r4, r5, r7, pc}
 8007ffa:	bf00      	nop
 8007ffc:	0800d090 	.word	0x0800d090
 8008000:	00f42400 	.word	0x00f42400

08008004 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008004:	b480      	push	{r7}
 8008006:	b083      	sub	sp, #12
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008010:	f003 0301 	and.w	r3, r3, #1
 8008014:	2b00      	cmp	r3, #0
 8008016:	d00a      	beq.n	800802e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	430a      	orrs	r2, r1
 800802c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008032:	f003 0302 	and.w	r3, r3, #2
 8008036:	2b00      	cmp	r3, #0
 8008038:	d00a      	beq.n	8008050 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	430a      	orrs	r2, r1
 800804e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008054:	f003 0304 	and.w	r3, r3, #4
 8008058:	2b00      	cmp	r3, #0
 800805a:	d00a      	beq.n	8008072 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	430a      	orrs	r2, r1
 8008070:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008076:	f003 0308 	and.w	r3, r3, #8
 800807a:	2b00      	cmp	r3, #0
 800807c:	d00a      	beq.n	8008094 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	685b      	ldr	r3, [r3, #4]
 8008084:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	430a      	orrs	r2, r1
 8008092:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008098:	f003 0310 	and.w	r3, r3, #16
 800809c:	2b00      	cmp	r3, #0
 800809e:	d00a      	beq.n	80080b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	689b      	ldr	r3, [r3, #8]
 80080a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	430a      	orrs	r2, r1
 80080b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080ba:	f003 0320 	and.w	r3, r3, #32
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d00a      	beq.n	80080d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	689b      	ldr	r3, [r3, #8]
 80080c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	430a      	orrs	r2, r1
 80080d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d01a      	beq.n	800811a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	685b      	ldr	r3, [r3, #4]
 80080ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	430a      	orrs	r2, r1
 80080f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008102:	d10a      	bne.n	800811a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	430a      	orrs	r2, r1
 8008118:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800811e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008122:	2b00      	cmp	r3, #0
 8008124:	d00a      	beq.n	800813c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	430a      	orrs	r2, r1
 800813a:	605a      	str	r2, [r3, #4]
  }
}
 800813c:	bf00      	nop
 800813e:	370c      	adds	r7, #12
 8008140:	46bd      	mov	sp, r7
 8008142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008146:	4770      	bx	lr

08008148 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b086      	sub	sp, #24
 800814c:	af02      	add	r7, sp, #8
 800814e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2200      	movs	r2, #0
 8008154:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008158:	f7fa f9bc 	bl	80024d4 <HAL_GetTick>
 800815c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f003 0308 	and.w	r3, r3, #8
 8008168:	2b08      	cmp	r3, #8
 800816a:	d10e      	bne.n	800818a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800816c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008170:	9300      	str	r3, [sp, #0]
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2200      	movs	r2, #0
 8008176:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800817a:	6878      	ldr	r0, [r7, #4]
 800817c:	f000 f82f 	bl	80081de <UART_WaitOnFlagUntilTimeout>
 8008180:	4603      	mov	r3, r0
 8008182:	2b00      	cmp	r3, #0
 8008184:	d001      	beq.n	800818a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008186:	2303      	movs	r3, #3
 8008188:	e025      	b.n	80081d6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f003 0304 	and.w	r3, r3, #4
 8008194:	2b04      	cmp	r3, #4
 8008196:	d10e      	bne.n	80081b6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008198:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800819c:	9300      	str	r3, [sp, #0]
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2200      	movs	r2, #0
 80081a2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f000 f819 	bl	80081de <UART_WaitOnFlagUntilTimeout>
 80081ac:	4603      	mov	r3, r0
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d001      	beq.n	80081b6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081b2:	2303      	movs	r3, #3
 80081b4:	e00f      	b.n	80081d6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2220      	movs	r2, #32
 80081ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2220      	movs	r2, #32
 80081c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2200      	movs	r2, #0
 80081ca:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2200      	movs	r2, #0
 80081d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80081d4:	2300      	movs	r3, #0
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	3710      	adds	r7, #16
 80081da:	46bd      	mov	sp, r7
 80081dc:	bd80      	pop	{r7, pc}

080081de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80081de:	b580      	push	{r7, lr}
 80081e0:	b084      	sub	sp, #16
 80081e2:	af00      	add	r7, sp, #0
 80081e4:	60f8      	str	r0, [r7, #12]
 80081e6:	60b9      	str	r1, [r7, #8]
 80081e8:	603b      	str	r3, [r7, #0]
 80081ea:	4613      	mov	r3, r2
 80081ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081ee:	e062      	b.n	80082b6 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80081f0:	69bb      	ldr	r3, [r7, #24]
 80081f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081f6:	d05e      	beq.n	80082b6 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081f8:	f7fa f96c 	bl	80024d4 <HAL_GetTick>
 80081fc:	4602      	mov	r2, r0
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	1ad3      	subs	r3, r2, r3
 8008202:	69ba      	ldr	r2, [r7, #24]
 8008204:	429a      	cmp	r2, r3
 8008206:	d302      	bcc.n	800820e <UART_WaitOnFlagUntilTimeout+0x30>
 8008208:	69bb      	ldr	r3, [r7, #24]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d11d      	bne.n	800824a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	681a      	ldr	r2, [r3, #0]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800821c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	689a      	ldr	r2, [r3, #8]
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f022 0201 	bic.w	r2, r2, #1
 800822c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2220      	movs	r2, #32
 8008232:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	2220      	movs	r2, #32
 800823a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	2200      	movs	r2, #0
 8008242:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8008246:	2303      	movs	r3, #3
 8008248:	e045      	b.n	80082d6 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f003 0304 	and.w	r3, r3, #4
 8008254:	2b00      	cmp	r3, #0
 8008256:	d02e      	beq.n	80082b6 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	69db      	ldr	r3, [r3, #28]
 800825e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008262:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008266:	d126      	bne.n	80082b6 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008270:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	681a      	ldr	r2, [r3, #0]
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008280:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	689a      	ldr	r2, [r3, #8]
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f022 0201 	bic.w	r2, r2, #1
 8008290:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	2220      	movs	r2, #32
 8008296:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	2220      	movs	r2, #32
 800829e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2220      	movs	r2, #32
 80082a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	2200      	movs	r2, #0
 80082ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80082b2:	2303      	movs	r3, #3
 80082b4:	e00f      	b.n	80082d6 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	69da      	ldr	r2, [r3, #28]
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	4013      	ands	r3, r2
 80082c0:	68ba      	ldr	r2, [r7, #8]
 80082c2:	429a      	cmp	r2, r3
 80082c4:	bf0c      	ite	eq
 80082c6:	2301      	moveq	r3, #1
 80082c8:	2300      	movne	r3, #0
 80082ca:	b2db      	uxtb	r3, r3
 80082cc:	461a      	mov	r2, r3
 80082ce:	79fb      	ldrb	r3, [r7, #7]
 80082d0:	429a      	cmp	r2, r3
 80082d2:	d08d      	beq.n	80081f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80082d4:	2300      	movs	r3, #0
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3710      	adds	r7, #16
 80082da:	46bd      	mov	sp, r7
 80082dc:	bd80      	pop	{r7, pc}
	...

080082e0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b085      	sub	sp, #20
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	60f8      	str	r0, [r7, #12]
 80082e8:	60b9      	str	r1, [r7, #8]
 80082ea:	4613      	mov	r3, r2
 80082ec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	68ba      	ldr	r2, [r7, #8]
 80082f2:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	88fa      	ldrh	r2, [r7, #6]
 80082f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	88fa      	ldrh	r2, [r7, #6]
 8008300:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2200      	movs	r2, #0
 8008308:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	689b      	ldr	r3, [r3, #8]
 800830e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008312:	d10e      	bne.n	8008332 <UART_Start_Receive_IT+0x52>
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	691b      	ldr	r3, [r3, #16]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d105      	bne.n	8008328 <UART_Start_Receive_IT+0x48>
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008322:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008326:	e02d      	b.n	8008384 <UART_Start_Receive_IT+0xa4>
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	22ff      	movs	r2, #255	; 0xff
 800832c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008330:	e028      	b.n	8008384 <UART_Start_Receive_IT+0xa4>
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	689b      	ldr	r3, [r3, #8]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d10d      	bne.n	8008356 <UART_Start_Receive_IT+0x76>
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	691b      	ldr	r3, [r3, #16]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d104      	bne.n	800834c <UART_Start_Receive_IT+0x6c>
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	22ff      	movs	r2, #255	; 0xff
 8008346:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800834a:	e01b      	b.n	8008384 <UART_Start_Receive_IT+0xa4>
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	227f      	movs	r2, #127	; 0x7f
 8008350:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008354:	e016      	b.n	8008384 <UART_Start_Receive_IT+0xa4>
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	689b      	ldr	r3, [r3, #8]
 800835a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800835e:	d10d      	bne.n	800837c <UART_Start_Receive_IT+0x9c>
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	691b      	ldr	r3, [r3, #16]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d104      	bne.n	8008372 <UART_Start_Receive_IT+0x92>
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	227f      	movs	r2, #127	; 0x7f
 800836c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008370:	e008      	b.n	8008384 <UART_Start_Receive_IT+0xa4>
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	223f      	movs	r2, #63	; 0x3f
 8008376:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800837a:	e003      	b.n	8008384 <UART_Start_Receive_IT+0xa4>
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2200      	movs	r2, #0
 8008380:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	2200      	movs	r2, #0
 8008388:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	2222      	movs	r2, #34	; 0x22
 8008390:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	689a      	ldr	r2, [r3, #8]
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f042 0201 	orr.w	r2, r2, #1
 80083a2:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80083ac:	d12a      	bne.n	8008404 <UART_Start_Receive_IT+0x124>
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80083b4:	88fa      	ldrh	r2, [r7, #6]
 80083b6:	429a      	cmp	r2, r3
 80083b8:	d324      	bcc.n	8008404 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083c2:	d107      	bne.n	80083d4 <UART_Start_Receive_IT+0xf4>
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	691b      	ldr	r3, [r3, #16]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d103      	bne.n	80083d4 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	4a1f      	ldr	r2, [pc, #124]	; (800844c <UART_Start_Receive_IT+0x16c>)
 80083d0:	671a      	str	r2, [r3, #112]	; 0x70
 80083d2:	e002      	b.n	80083da <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	4a1e      	ldr	r2, [pc, #120]	; (8008450 <UART_Start_Receive_IT+0x170>)
 80083d8:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	2200      	movs	r2, #0
 80083de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	681a      	ldr	r2, [r3, #0]
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80083f0:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	689a      	ldr	r2, [r3, #8]
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008400:	609a      	str	r2, [r3, #8]
 8008402:	e01b      	b.n	800843c <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	689b      	ldr	r3, [r3, #8]
 8008408:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800840c:	d107      	bne.n	800841e <UART_Start_Receive_IT+0x13e>
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	691b      	ldr	r3, [r3, #16]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d103      	bne.n	800841e <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	4a0e      	ldr	r2, [pc, #56]	; (8008454 <UART_Start_Receive_IT+0x174>)
 800841a:	671a      	str	r2, [r3, #112]	; 0x70
 800841c:	e002      	b.n	8008424 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	4a0d      	ldr	r2, [pc, #52]	; (8008458 <UART_Start_Receive_IT+0x178>)
 8008422:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2200      	movs	r2, #0
 8008428:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	681a      	ldr	r2, [r3, #0]
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800843a:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800843c:	2300      	movs	r3, #0
}
 800843e:	4618      	mov	r0, r3
 8008440:	3714      	adds	r7, #20
 8008442:	46bd      	mov	sp, r7
 8008444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008448:	4770      	bx	lr
 800844a:	bf00      	nop
 800844c:	080088d5 	.word	0x080088d5
 8008450:	080086d1 	.word	0x080086d1
 8008454:	080085f9 	.word	0x080085f9
 8008458:	08008521 	.word	0x08008521

0800845c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800845c:	b480      	push	{r7}
 800845e:	b083      	sub	sp, #12
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	681a      	ldr	r2, [r3, #0]
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008472:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	689b      	ldr	r3, [r3, #8]
 800847a:	687a      	ldr	r2, [r7, #4]
 800847c:	6812      	ldr	r2, [r2, #0]
 800847e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008482:	f023 0301 	bic.w	r3, r3, #1
 8008486:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800848c:	2b01      	cmp	r3, #1
 800848e:	d107      	bne.n	80084a0 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	681a      	ldr	r2, [r3, #0]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f022 0210 	bic.w	r2, r2, #16
 800849e:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2220      	movs	r2, #32
 80084a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2200      	movs	r2, #0
 80084ac:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2200      	movs	r2, #0
 80084b2:	671a      	str	r2, [r3, #112]	; 0x70
}
 80084b4:	bf00      	nop
 80084b6:	370c      	adds	r7, #12
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr

080084c0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b084      	sub	sp, #16
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2200      	movs	r2, #0
 80084d2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	2200      	movs	r2, #0
 80084da:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80084de:	68f8      	ldr	r0, [r7, #12]
 80084e0:	f7ff fadc 	bl	8007a9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084e4:	bf00      	nop
 80084e6:	3710      	adds	r7, #16
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}

080084ec <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b082      	sub	sp, #8
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	681a      	ldr	r2, [r3, #0]
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008502:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2220      	movs	r2, #32
 8008508:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2200      	movs	r2, #0
 8008510:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008512:	6878      	ldr	r0, [r7, #4]
 8008514:	f7ff fab8 	bl	8007a88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008518:	bf00      	nop
 800851a:	3708      	adds	r7, #8
 800851c:	46bd      	mov	sp, r7
 800851e:	bd80      	pop	{r7, pc}

08008520 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b084      	sub	sp, #16
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800852e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008536:	2b22      	cmp	r3, #34	; 0x22
 8008538:	d152      	bne.n	80085e0 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008540:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008542:	89bb      	ldrh	r3, [r7, #12]
 8008544:	b2d9      	uxtb	r1, r3
 8008546:	89fb      	ldrh	r3, [r7, #14]
 8008548:	b2da      	uxtb	r2, r3
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800854e:	400a      	ands	r2, r1
 8008550:	b2d2      	uxtb	r2, r2
 8008552:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008558:	1c5a      	adds	r2, r3, #1
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008564:	b29b      	uxth	r3, r3
 8008566:	3b01      	subs	r3, #1
 8008568:	b29a      	uxth	r2, r3
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008576:	b29b      	uxth	r3, r3
 8008578:	2b00      	cmp	r3, #0
 800857a:	d139      	bne.n	80085f0 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	681a      	ldr	r2, [r3, #0]
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800858a:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	689a      	ldr	r2, [r3, #8]
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f022 0201 	bic.w	r2, r2, #1
 800859a:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2220      	movs	r2, #32
 80085a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80085ae:	2b01      	cmp	r3, #1
 80085b0:	d10f      	bne.n	80085d2 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	681a      	ldr	r2, [r3, #0]
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f022 0210 	bic.w	r2, r2, #16
 80085c0:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80085c8:	4619      	mov	r1, r3
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	f7ff fa70 	bl	8007ab0 <HAL_UARTEx_RxEventCallback>
 80085d0:	e002      	b.n	80085d8 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f7f9 fad8 	bl	8001b88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2200      	movs	r2, #0
 80085dc:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80085de:	e007      	b.n	80085f0 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	699a      	ldr	r2, [r3, #24]
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f042 0208 	orr.w	r2, r2, #8
 80085ee:	619a      	str	r2, [r3, #24]
}
 80085f0:	bf00      	nop
 80085f2:	3710      	adds	r7, #16
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b084      	sub	sp, #16
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008606:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800860e:	2b22      	cmp	r3, #34	; 0x22
 8008610:	d152      	bne.n	80086b8 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008618:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800861e:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008620:	89ba      	ldrh	r2, [r7, #12]
 8008622:	89fb      	ldrh	r3, [r7, #14]
 8008624:	4013      	ands	r3, r2
 8008626:	b29a      	uxth	r2, r3
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008630:	1c9a      	adds	r2, r3, #2
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800863c:	b29b      	uxth	r3, r3
 800863e:	3b01      	subs	r3, #1
 8008640:	b29a      	uxth	r2, r3
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800864e:	b29b      	uxth	r3, r3
 8008650:	2b00      	cmp	r3, #0
 8008652:	d139      	bne.n	80086c8 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	681a      	ldr	r2, [r3, #0]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008662:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	689a      	ldr	r2, [r3, #8]
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f022 0201 	bic.w	r2, r2, #1
 8008672:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2220      	movs	r2, #32
 8008678:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2200      	movs	r2, #0
 8008680:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008686:	2b01      	cmp	r3, #1
 8008688:	d10f      	bne.n	80086aa <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	681a      	ldr	r2, [r3, #0]
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f022 0210 	bic.w	r2, r2, #16
 8008698:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80086a0:	4619      	mov	r1, r3
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f7ff fa04 	bl	8007ab0 <HAL_UARTEx_RxEventCallback>
 80086a8:	e002      	b.n	80086b0 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f7f9 fa6c 	bl	8001b88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2200      	movs	r2, #0
 80086b4:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80086b6:	e007      	b.n	80086c8 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	699a      	ldr	r2, [r3, #24]
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f042 0208 	orr.w	r2, r2, #8
 80086c6:	619a      	str	r2, [r3, #24]
}
 80086c8:	bf00      	nop
 80086ca:	3710      	adds	r7, #16
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bd80      	pop	{r7, pc}

080086d0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b088      	sub	sp, #32
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80086de:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	69db      	ldr	r3, [r3, #28]
 80086e6:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086fe:	2b22      	cmp	r3, #34	; 0x22
 8008700:	f040 80da 	bne.w	80088b8 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800870a:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800870c:	e0aa      	b.n	8008864 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008714:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008716:	89bb      	ldrh	r3, [r7, #12]
 8008718:	b2d9      	uxtb	r1, r3
 800871a:	8b7b      	ldrh	r3, [r7, #26]
 800871c:	b2da      	uxtb	r2, r3
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008722:	400a      	ands	r2, r1
 8008724:	b2d2      	uxtb	r2, r2
 8008726:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800872c:	1c5a      	adds	r2, r3, #1
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008738:	b29b      	uxth	r3, r3
 800873a:	3b01      	subs	r3, #1
 800873c:	b29a      	uxth	r2, r3
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	69db      	ldr	r3, [r3, #28]
 800874a:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800874c:	69fb      	ldr	r3, [r7, #28]
 800874e:	f003 0307 	and.w	r3, r3, #7
 8008752:	2b00      	cmp	r3, #0
 8008754:	d04d      	beq.n	80087f2 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008756:	69fb      	ldr	r3, [r7, #28]
 8008758:	f003 0301 	and.w	r3, r3, #1
 800875c:	2b00      	cmp	r3, #0
 800875e:	d010      	beq.n	8008782 <UART_RxISR_8BIT_FIFOEN+0xb2>
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008766:	2b00      	cmp	r3, #0
 8008768:	d00b      	beq.n	8008782 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	2201      	movs	r2, #1
 8008770:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008778:	f043 0201 	orr.w	r2, r3, #1
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008782:	69fb      	ldr	r3, [r7, #28]
 8008784:	f003 0302 	and.w	r3, r3, #2
 8008788:	2b00      	cmp	r3, #0
 800878a:	d010      	beq.n	80087ae <UART_RxISR_8BIT_FIFOEN+0xde>
 800878c:	693b      	ldr	r3, [r7, #16]
 800878e:	f003 0301 	and.w	r3, r3, #1
 8008792:	2b00      	cmp	r3, #0
 8008794:	d00b      	beq.n	80087ae <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	2202      	movs	r2, #2
 800879c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087a4:	f043 0204 	orr.w	r2, r3, #4
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087ae:	69fb      	ldr	r3, [r7, #28]
 80087b0:	f003 0304 	and.w	r3, r3, #4
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d010      	beq.n	80087da <UART_RxISR_8BIT_FIFOEN+0x10a>
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	f003 0301 	and.w	r3, r3, #1
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d00b      	beq.n	80087da <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	2204      	movs	r2, #4
 80087c8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087d0:	f043 0202 	orr.w	r2, r3, #2
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d006      	beq.n	80087f2 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	f7ff f959 	bl	8007a9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2200      	movs	r2, #0
 80087ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80087f8:	b29b      	uxth	r3, r3
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d132      	bne.n	8008864 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	681a      	ldr	r2, [r3, #0]
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800880c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	689b      	ldr	r3, [r3, #8]
 8008814:	687a      	ldr	r2, [r7, #4]
 8008816:	6812      	ldr	r2, [r2, #0]
 8008818:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800881c:	f023 0301 	bic.w	r3, r3, #1
 8008820:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2220      	movs	r2, #32
 8008826:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2200      	movs	r2, #0
 800882e:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008834:	2b01      	cmp	r3, #1
 8008836:	d10f      	bne.n	8008858 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	681a      	ldr	r2, [r3, #0]
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f022 0210 	bic.w	r2, r2, #16
 8008846:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800884e:	4619      	mov	r1, r3
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f7ff f92d 	bl	8007ab0 <HAL_UARTEx_RxEventCallback>
 8008856:	e002      	b.n	800885e <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f7f9 f995 	bl	8001b88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2200      	movs	r2, #0
 8008862:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008864:	89fb      	ldrh	r3, [r7, #14]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d005      	beq.n	8008876 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 800886a:	69fb      	ldr	r3, [r7, #28]
 800886c:	f003 0320 	and.w	r3, r3, #32
 8008870:	2b00      	cmp	r3, #0
 8008872:	f47f af4c 	bne.w	800870e <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800887c:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800887e:	897b      	ldrh	r3, [r7, #10]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d021      	beq.n	80088c8 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800888a:	897a      	ldrh	r2, [r7, #10]
 800888c:	429a      	cmp	r2, r3
 800888e:	d21b      	bcs.n	80088c8 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	689a      	ldr	r2, [r3, #8]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800889e:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	4a0b      	ldr	r2, [pc, #44]	; (80088d0 <UART_RxISR_8BIT_FIFOEN+0x200>)
 80088a4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	681a      	ldr	r2, [r3, #0]
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f042 0220 	orr.w	r2, r2, #32
 80088b4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80088b6:	e007      	b.n	80088c8 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	699a      	ldr	r2, [r3, #24]
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f042 0208 	orr.w	r2, r2, #8
 80088c6:	619a      	str	r2, [r3, #24]
}
 80088c8:	bf00      	nop
 80088ca:	3720      	adds	r7, #32
 80088cc:	46bd      	mov	sp, r7
 80088ce:	bd80      	pop	{r7, pc}
 80088d0:	08008521 	.word	0x08008521

080088d4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b08a      	sub	sp, #40	; 0x28
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80088e2:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	69db      	ldr	r3, [r3, #28]
 80088ea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	689b      	ldr	r3, [r3, #8]
 80088fa:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008902:	2b22      	cmp	r3, #34	; 0x22
 8008904:	f040 80da 	bne.w	8008abc <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800890e:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008910:	e0aa      	b.n	8008a68 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008918:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800891e:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 8008920:	8aba      	ldrh	r2, [r7, #20]
 8008922:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008924:	4013      	ands	r3, r2
 8008926:	b29a      	uxth	r2, r3
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008930:	1c9a      	adds	r2, r3, #2
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800893c:	b29b      	uxth	r3, r3
 800893e:	3b01      	subs	r3, #1
 8008940:	b29a      	uxth	r2, r3
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	69db      	ldr	r3, [r3, #28]
 800894e:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008952:	f003 0307 	and.w	r3, r3, #7
 8008956:	2b00      	cmp	r3, #0
 8008958:	d04d      	beq.n	80089f6 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800895a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800895c:	f003 0301 	and.w	r3, r3, #1
 8008960:	2b00      	cmp	r3, #0
 8008962:	d010      	beq.n	8008986 <UART_RxISR_16BIT_FIFOEN+0xb2>
 8008964:	69fb      	ldr	r3, [r7, #28]
 8008966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800896a:	2b00      	cmp	r3, #0
 800896c:	d00b      	beq.n	8008986 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	2201      	movs	r2, #1
 8008974:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800897c:	f043 0201 	orr.w	r2, r3, #1
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008988:	f003 0302 	and.w	r3, r3, #2
 800898c:	2b00      	cmp	r3, #0
 800898e:	d010      	beq.n	80089b2 <UART_RxISR_16BIT_FIFOEN+0xde>
 8008990:	69bb      	ldr	r3, [r7, #24]
 8008992:	f003 0301 	and.w	r3, r3, #1
 8008996:	2b00      	cmp	r3, #0
 8008998:	d00b      	beq.n	80089b2 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	2202      	movs	r2, #2
 80089a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80089a8:	f043 0204 	orr.w	r2, r3, #4
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80089b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b4:	f003 0304 	and.w	r3, r3, #4
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d010      	beq.n	80089de <UART_RxISR_16BIT_FIFOEN+0x10a>
 80089bc:	69bb      	ldr	r3, [r7, #24]
 80089be:	f003 0301 	and.w	r3, r3, #1
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d00b      	beq.n	80089de <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	2204      	movs	r2, #4
 80089cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80089d4:	f043 0202 	orr.w	r2, r3, #2
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d006      	beq.n	80089f6 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	f7ff f857 	bl	8007a9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2200      	movs	r2, #0
 80089f2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80089fc:	b29b      	uxth	r3, r3
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d132      	bne.n	8008a68 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	681a      	ldr	r2, [r3, #0]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008a10:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	689b      	ldr	r3, [r3, #8]
 8008a18:	687a      	ldr	r2, [r7, #4]
 8008a1a:	6812      	ldr	r2, [r2, #0]
 8008a1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008a20:	f023 0301 	bic.w	r3, r3, #1
 8008a24:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2220      	movs	r2, #32
 8008a2a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2200      	movs	r2, #0
 8008a32:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	d10f      	bne.n	8008a5c <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f022 0210 	bic.w	r2, r2, #16
 8008a4a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008a52:	4619      	mov	r1, r3
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f7ff f82b 	bl	8007ab0 <HAL_UARTEx_RxEventCallback>
 8008a5a:	e002      	b.n	8008a62 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f7f9 f893 	bl	8001b88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2200      	movs	r2, #0
 8008a66:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a68:	8afb      	ldrh	r3, [r7, #22]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d005      	beq.n	8008a7a <UART_RxISR_16BIT_FIFOEN+0x1a6>
 8008a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a70:	f003 0320 	and.w	r3, r3, #32
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	f47f af4c 	bne.w	8008912 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008a80:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008a82:	89fb      	ldrh	r3, [r7, #14]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d021      	beq.n	8008acc <UART_RxISR_16BIT_FIFOEN+0x1f8>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008a8e:	89fa      	ldrh	r2, [r7, #14]
 8008a90:	429a      	cmp	r2, r3
 8008a92:	d21b      	bcs.n	8008acc <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	689a      	ldr	r2, [r3, #8]
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8008aa2:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	4a0b      	ldr	r2, [pc, #44]	; (8008ad4 <UART_RxISR_16BIT_FIFOEN+0x200>)
 8008aa8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	681a      	ldr	r2, [r3, #0]
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f042 0220 	orr.w	r2, r2, #32
 8008ab8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008aba:	e007      	b.n	8008acc <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	699a      	ldr	r2, [r3, #24]
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f042 0208 	orr.w	r2, r2, #8
 8008aca:	619a      	str	r2, [r3, #24]
}
 8008acc:	bf00      	nop
 8008ace:	3728      	adds	r7, #40	; 0x28
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bd80      	pop	{r7, pc}
 8008ad4:	080085f9 	.word	0x080085f9

08008ad8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b083      	sub	sp, #12
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008ae0:	bf00      	nop
 8008ae2:	370c      	adds	r7, #12
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aea:	4770      	bx	lr

08008aec <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b083      	sub	sp, #12
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008af4:	bf00      	nop
 8008af6:	370c      	adds	r7, #12
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr

08008b00 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b083      	sub	sp, #12
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008b08:	bf00      	nop
 8008b0a:	370c      	adds	r7, #12
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b12:	4770      	bx	lr

08008b14 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008b14:	b480      	push	{r7}
 8008b16:	b085      	sub	sp, #20
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008b22:	2b01      	cmp	r3, #1
 8008b24:	d101      	bne.n	8008b2a <HAL_UARTEx_DisableFifoMode+0x16>
 8008b26:	2302      	movs	r3, #2
 8008b28:	e027      	b.n	8008b7a <HAL_UARTEx_DisableFifoMode+0x66>
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2201      	movs	r2, #1
 8008b2e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2224      	movs	r2, #36	; 0x24
 8008b36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	681a      	ldr	r2, [r3, #0]
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f022 0201 	bic.w	r2, r2, #1
 8008b50:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008b58:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	68fa      	ldr	r2, [r7, #12]
 8008b66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2220      	movs	r2, #32
 8008b6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2200      	movs	r2, #0
 8008b74:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008b78:	2300      	movs	r3, #0
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3714      	adds	r7, #20
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b84:	4770      	bx	lr

08008b86 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008b86:	b580      	push	{r7, lr}
 8008b88:	b084      	sub	sp, #16
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	6078      	str	r0, [r7, #4]
 8008b8e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008b96:	2b01      	cmp	r3, #1
 8008b98:	d101      	bne.n	8008b9e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008b9a:	2302      	movs	r3, #2
 8008b9c:	e02d      	b.n	8008bfa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2201      	movs	r2, #1
 8008ba2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2224      	movs	r2, #36	; 0x24
 8008baa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	681a      	ldr	r2, [r3, #0]
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f022 0201 	bic.w	r2, r2, #1
 8008bc4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	689b      	ldr	r3, [r3, #8]
 8008bcc:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	683a      	ldr	r2, [r7, #0]
 8008bd6:	430a      	orrs	r2, r1
 8008bd8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f000 f850 	bl	8008c80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	68fa      	ldr	r2, [r7, #12]
 8008be6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2220      	movs	r2, #32
 8008bec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008bf8:	2300      	movs	r3, #0
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3710      	adds	r7, #16
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}

08008c02 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008c02:	b580      	push	{r7, lr}
 8008c04:	b084      	sub	sp, #16
 8008c06:	af00      	add	r7, sp, #0
 8008c08:	6078      	str	r0, [r7, #4]
 8008c0a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008c12:	2b01      	cmp	r3, #1
 8008c14:	d101      	bne.n	8008c1a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008c16:	2302      	movs	r3, #2
 8008c18:	e02d      	b.n	8008c76 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2201      	movs	r2, #1
 8008c1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2224      	movs	r2, #36	; 0x24
 8008c26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	681a      	ldr	r2, [r3, #0]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f022 0201 	bic.w	r2, r2, #1
 8008c40:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	689b      	ldr	r3, [r3, #8]
 8008c48:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	683a      	ldr	r2, [r7, #0]
 8008c52:	430a      	orrs	r2, r1
 8008c54:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f000 f812 	bl	8008c80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	68fa      	ldr	r2, [r7, #12]
 8008c62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2220      	movs	r2, #32
 8008c68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2200      	movs	r2, #0
 8008c70:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008c74:	2300      	movs	r3, #0
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	3710      	adds	r7, #16
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}
	...

08008c80 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008c80:	b480      	push	{r7}
 8008c82:	b085      	sub	sp, #20
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d108      	bne.n	8008ca2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2201      	movs	r2, #1
 8008c94:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2201      	movs	r2, #1
 8008c9c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008ca0:	e031      	b.n	8008d06 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008ca2:	2308      	movs	r3, #8
 8008ca4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008ca6:	2308      	movs	r3, #8
 8008ca8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	689b      	ldr	r3, [r3, #8]
 8008cb0:	0e5b      	lsrs	r3, r3, #25
 8008cb2:	b2db      	uxtb	r3, r3
 8008cb4:	f003 0307 	and.w	r3, r3, #7
 8008cb8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	689b      	ldr	r3, [r3, #8]
 8008cc0:	0f5b      	lsrs	r3, r3, #29
 8008cc2:	b2db      	uxtb	r3, r3
 8008cc4:	f003 0307 	and.w	r3, r3, #7
 8008cc8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008cca:	7bbb      	ldrb	r3, [r7, #14]
 8008ccc:	7b3a      	ldrb	r2, [r7, #12]
 8008cce:	4911      	ldr	r1, [pc, #68]	; (8008d14 <UARTEx_SetNbDataToProcess+0x94>)
 8008cd0:	5c8a      	ldrb	r2, [r1, r2]
 8008cd2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008cd6:	7b3a      	ldrb	r2, [r7, #12]
 8008cd8:	490f      	ldr	r1, [pc, #60]	; (8008d18 <UARTEx_SetNbDataToProcess+0x98>)
 8008cda:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008cdc:	fb93 f3f2 	sdiv	r3, r3, r2
 8008ce0:	b29a      	uxth	r2, r3
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008ce8:	7bfb      	ldrb	r3, [r7, #15]
 8008cea:	7b7a      	ldrb	r2, [r7, #13]
 8008cec:	4909      	ldr	r1, [pc, #36]	; (8008d14 <UARTEx_SetNbDataToProcess+0x94>)
 8008cee:	5c8a      	ldrb	r2, [r1, r2]
 8008cf0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008cf4:	7b7a      	ldrb	r2, [r7, #13]
 8008cf6:	4908      	ldr	r1, [pc, #32]	; (8008d18 <UARTEx_SetNbDataToProcess+0x98>)
 8008cf8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008cfa:	fb93 f3f2 	sdiv	r3, r3, r2
 8008cfe:	b29a      	uxth	r2, r3
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008d06:	bf00      	nop
 8008d08:	3714      	adds	r7, #20
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d10:	4770      	bx	lr
 8008d12:	bf00      	nop
 8008d14:	0800d0a8 	.word	0x0800d0a8
 8008d18:	0800d0b0 	.word	0x0800d0b0

08008d1c <atof>:
 8008d1c:	2100      	movs	r1, #0
 8008d1e:	f001 bb55 	b.w	800a3cc <strtod>

08008d22 <atoi>:
 8008d22:	220a      	movs	r2, #10
 8008d24:	2100      	movs	r1, #0
 8008d26:	f001 bbe1 	b.w	800a4ec <strtol>
	...

08008d2c <__errno>:
 8008d2c:	4b01      	ldr	r3, [pc, #4]	; (8008d34 <__errno+0x8>)
 8008d2e:	6818      	ldr	r0, [r3, #0]
 8008d30:	4770      	bx	lr
 8008d32:	bf00      	nop
 8008d34:	20000018 	.word	0x20000018

08008d38 <__libc_init_array>:
 8008d38:	b570      	push	{r4, r5, r6, lr}
 8008d3a:	4d0d      	ldr	r5, [pc, #52]	; (8008d70 <__libc_init_array+0x38>)
 8008d3c:	4c0d      	ldr	r4, [pc, #52]	; (8008d74 <__libc_init_array+0x3c>)
 8008d3e:	1b64      	subs	r4, r4, r5
 8008d40:	10a4      	asrs	r4, r4, #2
 8008d42:	2600      	movs	r6, #0
 8008d44:	42a6      	cmp	r6, r4
 8008d46:	d109      	bne.n	8008d5c <__libc_init_array+0x24>
 8008d48:	4d0b      	ldr	r5, [pc, #44]	; (8008d78 <__libc_init_array+0x40>)
 8008d4a:	4c0c      	ldr	r4, [pc, #48]	; (8008d7c <__libc_init_array+0x44>)
 8008d4c:	f004 f902 	bl	800cf54 <_init>
 8008d50:	1b64      	subs	r4, r4, r5
 8008d52:	10a4      	asrs	r4, r4, #2
 8008d54:	2600      	movs	r6, #0
 8008d56:	42a6      	cmp	r6, r4
 8008d58:	d105      	bne.n	8008d66 <__libc_init_array+0x2e>
 8008d5a:	bd70      	pop	{r4, r5, r6, pc}
 8008d5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d60:	4798      	blx	r3
 8008d62:	3601      	adds	r6, #1
 8008d64:	e7ee      	b.n	8008d44 <__libc_init_array+0xc>
 8008d66:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d6a:	4798      	blx	r3
 8008d6c:	3601      	adds	r6, #1
 8008d6e:	e7f2      	b.n	8008d56 <__libc_init_array+0x1e>
 8008d70:	0800d56c 	.word	0x0800d56c
 8008d74:	0800d56c 	.word	0x0800d56c
 8008d78:	0800d56c 	.word	0x0800d56c
 8008d7c:	0800d570 	.word	0x0800d570

08008d80 <memset>:
 8008d80:	4402      	add	r2, r0
 8008d82:	4603      	mov	r3, r0
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d100      	bne.n	8008d8a <memset+0xa>
 8008d88:	4770      	bx	lr
 8008d8a:	f803 1b01 	strb.w	r1, [r3], #1
 8008d8e:	e7f9      	b.n	8008d84 <memset+0x4>

08008d90 <__cvt>:
 8008d90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008d94:	ec55 4b10 	vmov	r4, r5, d0
 8008d98:	2d00      	cmp	r5, #0
 8008d9a:	460e      	mov	r6, r1
 8008d9c:	4619      	mov	r1, r3
 8008d9e:	462b      	mov	r3, r5
 8008da0:	bfbb      	ittet	lt
 8008da2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008da6:	461d      	movlt	r5, r3
 8008da8:	2300      	movge	r3, #0
 8008daa:	232d      	movlt	r3, #45	; 0x2d
 8008dac:	700b      	strb	r3, [r1, #0]
 8008dae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008db0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008db4:	4691      	mov	r9, r2
 8008db6:	f023 0820 	bic.w	r8, r3, #32
 8008dba:	bfbc      	itt	lt
 8008dbc:	4622      	movlt	r2, r4
 8008dbe:	4614      	movlt	r4, r2
 8008dc0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008dc4:	d005      	beq.n	8008dd2 <__cvt+0x42>
 8008dc6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008dca:	d100      	bne.n	8008dce <__cvt+0x3e>
 8008dcc:	3601      	adds	r6, #1
 8008dce:	2102      	movs	r1, #2
 8008dd0:	e000      	b.n	8008dd4 <__cvt+0x44>
 8008dd2:	2103      	movs	r1, #3
 8008dd4:	ab03      	add	r3, sp, #12
 8008dd6:	9301      	str	r3, [sp, #4]
 8008dd8:	ab02      	add	r3, sp, #8
 8008dda:	9300      	str	r3, [sp, #0]
 8008ddc:	ec45 4b10 	vmov	d0, r4, r5
 8008de0:	4653      	mov	r3, sl
 8008de2:	4632      	mov	r2, r6
 8008de4:	f001 fcd8 	bl	800a798 <_dtoa_r>
 8008de8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008dec:	4607      	mov	r7, r0
 8008dee:	d102      	bne.n	8008df6 <__cvt+0x66>
 8008df0:	f019 0f01 	tst.w	r9, #1
 8008df4:	d022      	beq.n	8008e3c <__cvt+0xac>
 8008df6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008dfa:	eb07 0906 	add.w	r9, r7, r6
 8008dfe:	d110      	bne.n	8008e22 <__cvt+0x92>
 8008e00:	783b      	ldrb	r3, [r7, #0]
 8008e02:	2b30      	cmp	r3, #48	; 0x30
 8008e04:	d10a      	bne.n	8008e1c <__cvt+0x8c>
 8008e06:	2200      	movs	r2, #0
 8008e08:	2300      	movs	r3, #0
 8008e0a:	4620      	mov	r0, r4
 8008e0c:	4629      	mov	r1, r5
 8008e0e:	f7f7 fe83 	bl	8000b18 <__aeabi_dcmpeq>
 8008e12:	b918      	cbnz	r0, 8008e1c <__cvt+0x8c>
 8008e14:	f1c6 0601 	rsb	r6, r6, #1
 8008e18:	f8ca 6000 	str.w	r6, [sl]
 8008e1c:	f8da 3000 	ldr.w	r3, [sl]
 8008e20:	4499      	add	r9, r3
 8008e22:	2200      	movs	r2, #0
 8008e24:	2300      	movs	r3, #0
 8008e26:	4620      	mov	r0, r4
 8008e28:	4629      	mov	r1, r5
 8008e2a:	f7f7 fe75 	bl	8000b18 <__aeabi_dcmpeq>
 8008e2e:	b108      	cbz	r0, 8008e34 <__cvt+0xa4>
 8008e30:	f8cd 900c 	str.w	r9, [sp, #12]
 8008e34:	2230      	movs	r2, #48	; 0x30
 8008e36:	9b03      	ldr	r3, [sp, #12]
 8008e38:	454b      	cmp	r3, r9
 8008e3a:	d307      	bcc.n	8008e4c <__cvt+0xbc>
 8008e3c:	9b03      	ldr	r3, [sp, #12]
 8008e3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008e40:	1bdb      	subs	r3, r3, r7
 8008e42:	4638      	mov	r0, r7
 8008e44:	6013      	str	r3, [r2, #0]
 8008e46:	b004      	add	sp, #16
 8008e48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e4c:	1c59      	adds	r1, r3, #1
 8008e4e:	9103      	str	r1, [sp, #12]
 8008e50:	701a      	strb	r2, [r3, #0]
 8008e52:	e7f0      	b.n	8008e36 <__cvt+0xa6>

08008e54 <__exponent>:
 8008e54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e56:	4603      	mov	r3, r0
 8008e58:	2900      	cmp	r1, #0
 8008e5a:	bfb8      	it	lt
 8008e5c:	4249      	neglt	r1, r1
 8008e5e:	f803 2b02 	strb.w	r2, [r3], #2
 8008e62:	bfb4      	ite	lt
 8008e64:	222d      	movlt	r2, #45	; 0x2d
 8008e66:	222b      	movge	r2, #43	; 0x2b
 8008e68:	2909      	cmp	r1, #9
 8008e6a:	7042      	strb	r2, [r0, #1]
 8008e6c:	dd2a      	ble.n	8008ec4 <__exponent+0x70>
 8008e6e:	f10d 0407 	add.w	r4, sp, #7
 8008e72:	46a4      	mov	ip, r4
 8008e74:	270a      	movs	r7, #10
 8008e76:	46a6      	mov	lr, r4
 8008e78:	460a      	mov	r2, r1
 8008e7a:	fb91 f6f7 	sdiv	r6, r1, r7
 8008e7e:	fb07 1516 	mls	r5, r7, r6, r1
 8008e82:	3530      	adds	r5, #48	; 0x30
 8008e84:	2a63      	cmp	r2, #99	; 0x63
 8008e86:	f104 34ff 	add.w	r4, r4, #4294967295
 8008e8a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008e8e:	4631      	mov	r1, r6
 8008e90:	dcf1      	bgt.n	8008e76 <__exponent+0x22>
 8008e92:	3130      	adds	r1, #48	; 0x30
 8008e94:	f1ae 0502 	sub.w	r5, lr, #2
 8008e98:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008e9c:	1c44      	adds	r4, r0, #1
 8008e9e:	4629      	mov	r1, r5
 8008ea0:	4561      	cmp	r1, ip
 8008ea2:	d30a      	bcc.n	8008eba <__exponent+0x66>
 8008ea4:	f10d 0209 	add.w	r2, sp, #9
 8008ea8:	eba2 020e 	sub.w	r2, r2, lr
 8008eac:	4565      	cmp	r5, ip
 8008eae:	bf88      	it	hi
 8008eb0:	2200      	movhi	r2, #0
 8008eb2:	4413      	add	r3, r2
 8008eb4:	1a18      	subs	r0, r3, r0
 8008eb6:	b003      	add	sp, #12
 8008eb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008eba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ebe:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008ec2:	e7ed      	b.n	8008ea0 <__exponent+0x4c>
 8008ec4:	2330      	movs	r3, #48	; 0x30
 8008ec6:	3130      	adds	r1, #48	; 0x30
 8008ec8:	7083      	strb	r3, [r0, #2]
 8008eca:	70c1      	strb	r1, [r0, #3]
 8008ecc:	1d03      	adds	r3, r0, #4
 8008ece:	e7f1      	b.n	8008eb4 <__exponent+0x60>

08008ed0 <_printf_float>:
 8008ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ed4:	ed2d 8b02 	vpush	{d8}
 8008ed8:	b08d      	sub	sp, #52	; 0x34
 8008eda:	460c      	mov	r4, r1
 8008edc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008ee0:	4616      	mov	r6, r2
 8008ee2:	461f      	mov	r7, r3
 8008ee4:	4605      	mov	r5, r0
 8008ee6:	f002 ff69 	bl	800bdbc <_localeconv_r>
 8008eea:	f8d0 a000 	ldr.w	sl, [r0]
 8008eee:	4650      	mov	r0, sl
 8008ef0:	f7f7 f996 	bl	8000220 <strlen>
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	930a      	str	r3, [sp, #40]	; 0x28
 8008ef8:	6823      	ldr	r3, [r4, #0]
 8008efa:	9305      	str	r3, [sp, #20]
 8008efc:	f8d8 3000 	ldr.w	r3, [r8]
 8008f00:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008f04:	3307      	adds	r3, #7
 8008f06:	f023 0307 	bic.w	r3, r3, #7
 8008f0a:	f103 0208 	add.w	r2, r3, #8
 8008f0e:	f8c8 2000 	str.w	r2, [r8]
 8008f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f16:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008f1a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008f1e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008f22:	9307      	str	r3, [sp, #28]
 8008f24:	f8cd 8018 	str.w	r8, [sp, #24]
 8008f28:	ee08 0a10 	vmov	s16, r0
 8008f2c:	4b9f      	ldr	r3, [pc, #636]	; (80091ac <_printf_float+0x2dc>)
 8008f2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f32:	f04f 32ff 	mov.w	r2, #4294967295
 8008f36:	f7f7 fe21 	bl	8000b7c <__aeabi_dcmpun>
 8008f3a:	bb88      	cbnz	r0, 8008fa0 <_printf_float+0xd0>
 8008f3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f40:	4b9a      	ldr	r3, [pc, #616]	; (80091ac <_printf_float+0x2dc>)
 8008f42:	f04f 32ff 	mov.w	r2, #4294967295
 8008f46:	f7f7 fdfb 	bl	8000b40 <__aeabi_dcmple>
 8008f4a:	bb48      	cbnz	r0, 8008fa0 <_printf_float+0xd0>
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	2300      	movs	r3, #0
 8008f50:	4640      	mov	r0, r8
 8008f52:	4649      	mov	r1, r9
 8008f54:	f7f7 fdea 	bl	8000b2c <__aeabi_dcmplt>
 8008f58:	b110      	cbz	r0, 8008f60 <_printf_float+0x90>
 8008f5a:	232d      	movs	r3, #45	; 0x2d
 8008f5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f60:	4b93      	ldr	r3, [pc, #588]	; (80091b0 <_printf_float+0x2e0>)
 8008f62:	4894      	ldr	r0, [pc, #592]	; (80091b4 <_printf_float+0x2e4>)
 8008f64:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008f68:	bf94      	ite	ls
 8008f6a:	4698      	movls	r8, r3
 8008f6c:	4680      	movhi	r8, r0
 8008f6e:	2303      	movs	r3, #3
 8008f70:	6123      	str	r3, [r4, #16]
 8008f72:	9b05      	ldr	r3, [sp, #20]
 8008f74:	f023 0204 	bic.w	r2, r3, #4
 8008f78:	6022      	str	r2, [r4, #0]
 8008f7a:	f04f 0900 	mov.w	r9, #0
 8008f7e:	9700      	str	r7, [sp, #0]
 8008f80:	4633      	mov	r3, r6
 8008f82:	aa0b      	add	r2, sp, #44	; 0x2c
 8008f84:	4621      	mov	r1, r4
 8008f86:	4628      	mov	r0, r5
 8008f88:	f000 f9d8 	bl	800933c <_printf_common>
 8008f8c:	3001      	adds	r0, #1
 8008f8e:	f040 8090 	bne.w	80090b2 <_printf_float+0x1e2>
 8008f92:	f04f 30ff 	mov.w	r0, #4294967295
 8008f96:	b00d      	add	sp, #52	; 0x34
 8008f98:	ecbd 8b02 	vpop	{d8}
 8008f9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fa0:	4642      	mov	r2, r8
 8008fa2:	464b      	mov	r3, r9
 8008fa4:	4640      	mov	r0, r8
 8008fa6:	4649      	mov	r1, r9
 8008fa8:	f7f7 fde8 	bl	8000b7c <__aeabi_dcmpun>
 8008fac:	b140      	cbz	r0, 8008fc0 <_printf_float+0xf0>
 8008fae:	464b      	mov	r3, r9
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	bfbc      	itt	lt
 8008fb4:	232d      	movlt	r3, #45	; 0x2d
 8008fb6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008fba:	487f      	ldr	r0, [pc, #508]	; (80091b8 <_printf_float+0x2e8>)
 8008fbc:	4b7f      	ldr	r3, [pc, #508]	; (80091bc <_printf_float+0x2ec>)
 8008fbe:	e7d1      	b.n	8008f64 <_printf_float+0x94>
 8008fc0:	6863      	ldr	r3, [r4, #4]
 8008fc2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008fc6:	9206      	str	r2, [sp, #24]
 8008fc8:	1c5a      	adds	r2, r3, #1
 8008fca:	d13f      	bne.n	800904c <_printf_float+0x17c>
 8008fcc:	2306      	movs	r3, #6
 8008fce:	6063      	str	r3, [r4, #4]
 8008fd0:	9b05      	ldr	r3, [sp, #20]
 8008fd2:	6861      	ldr	r1, [r4, #4]
 8008fd4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008fd8:	2300      	movs	r3, #0
 8008fda:	9303      	str	r3, [sp, #12]
 8008fdc:	ab0a      	add	r3, sp, #40	; 0x28
 8008fde:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008fe2:	ab09      	add	r3, sp, #36	; 0x24
 8008fe4:	ec49 8b10 	vmov	d0, r8, r9
 8008fe8:	9300      	str	r3, [sp, #0]
 8008fea:	6022      	str	r2, [r4, #0]
 8008fec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008ff0:	4628      	mov	r0, r5
 8008ff2:	f7ff fecd 	bl	8008d90 <__cvt>
 8008ff6:	9b06      	ldr	r3, [sp, #24]
 8008ff8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ffa:	2b47      	cmp	r3, #71	; 0x47
 8008ffc:	4680      	mov	r8, r0
 8008ffe:	d108      	bne.n	8009012 <_printf_float+0x142>
 8009000:	1cc8      	adds	r0, r1, #3
 8009002:	db02      	blt.n	800900a <_printf_float+0x13a>
 8009004:	6863      	ldr	r3, [r4, #4]
 8009006:	4299      	cmp	r1, r3
 8009008:	dd41      	ble.n	800908e <_printf_float+0x1be>
 800900a:	f1ab 0b02 	sub.w	fp, fp, #2
 800900e:	fa5f fb8b 	uxtb.w	fp, fp
 8009012:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009016:	d820      	bhi.n	800905a <_printf_float+0x18a>
 8009018:	3901      	subs	r1, #1
 800901a:	465a      	mov	r2, fp
 800901c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009020:	9109      	str	r1, [sp, #36]	; 0x24
 8009022:	f7ff ff17 	bl	8008e54 <__exponent>
 8009026:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009028:	1813      	adds	r3, r2, r0
 800902a:	2a01      	cmp	r2, #1
 800902c:	4681      	mov	r9, r0
 800902e:	6123      	str	r3, [r4, #16]
 8009030:	dc02      	bgt.n	8009038 <_printf_float+0x168>
 8009032:	6822      	ldr	r2, [r4, #0]
 8009034:	07d2      	lsls	r2, r2, #31
 8009036:	d501      	bpl.n	800903c <_printf_float+0x16c>
 8009038:	3301      	adds	r3, #1
 800903a:	6123      	str	r3, [r4, #16]
 800903c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009040:	2b00      	cmp	r3, #0
 8009042:	d09c      	beq.n	8008f7e <_printf_float+0xae>
 8009044:	232d      	movs	r3, #45	; 0x2d
 8009046:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800904a:	e798      	b.n	8008f7e <_printf_float+0xae>
 800904c:	9a06      	ldr	r2, [sp, #24]
 800904e:	2a47      	cmp	r2, #71	; 0x47
 8009050:	d1be      	bne.n	8008fd0 <_printf_float+0x100>
 8009052:	2b00      	cmp	r3, #0
 8009054:	d1bc      	bne.n	8008fd0 <_printf_float+0x100>
 8009056:	2301      	movs	r3, #1
 8009058:	e7b9      	b.n	8008fce <_printf_float+0xfe>
 800905a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800905e:	d118      	bne.n	8009092 <_printf_float+0x1c2>
 8009060:	2900      	cmp	r1, #0
 8009062:	6863      	ldr	r3, [r4, #4]
 8009064:	dd0b      	ble.n	800907e <_printf_float+0x1ae>
 8009066:	6121      	str	r1, [r4, #16]
 8009068:	b913      	cbnz	r3, 8009070 <_printf_float+0x1a0>
 800906a:	6822      	ldr	r2, [r4, #0]
 800906c:	07d0      	lsls	r0, r2, #31
 800906e:	d502      	bpl.n	8009076 <_printf_float+0x1a6>
 8009070:	3301      	adds	r3, #1
 8009072:	440b      	add	r3, r1
 8009074:	6123      	str	r3, [r4, #16]
 8009076:	65a1      	str	r1, [r4, #88]	; 0x58
 8009078:	f04f 0900 	mov.w	r9, #0
 800907c:	e7de      	b.n	800903c <_printf_float+0x16c>
 800907e:	b913      	cbnz	r3, 8009086 <_printf_float+0x1b6>
 8009080:	6822      	ldr	r2, [r4, #0]
 8009082:	07d2      	lsls	r2, r2, #31
 8009084:	d501      	bpl.n	800908a <_printf_float+0x1ba>
 8009086:	3302      	adds	r3, #2
 8009088:	e7f4      	b.n	8009074 <_printf_float+0x1a4>
 800908a:	2301      	movs	r3, #1
 800908c:	e7f2      	b.n	8009074 <_printf_float+0x1a4>
 800908e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009092:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009094:	4299      	cmp	r1, r3
 8009096:	db05      	blt.n	80090a4 <_printf_float+0x1d4>
 8009098:	6823      	ldr	r3, [r4, #0]
 800909a:	6121      	str	r1, [r4, #16]
 800909c:	07d8      	lsls	r0, r3, #31
 800909e:	d5ea      	bpl.n	8009076 <_printf_float+0x1a6>
 80090a0:	1c4b      	adds	r3, r1, #1
 80090a2:	e7e7      	b.n	8009074 <_printf_float+0x1a4>
 80090a4:	2900      	cmp	r1, #0
 80090a6:	bfd4      	ite	le
 80090a8:	f1c1 0202 	rsble	r2, r1, #2
 80090ac:	2201      	movgt	r2, #1
 80090ae:	4413      	add	r3, r2
 80090b0:	e7e0      	b.n	8009074 <_printf_float+0x1a4>
 80090b2:	6823      	ldr	r3, [r4, #0]
 80090b4:	055a      	lsls	r2, r3, #21
 80090b6:	d407      	bmi.n	80090c8 <_printf_float+0x1f8>
 80090b8:	6923      	ldr	r3, [r4, #16]
 80090ba:	4642      	mov	r2, r8
 80090bc:	4631      	mov	r1, r6
 80090be:	4628      	mov	r0, r5
 80090c0:	47b8      	blx	r7
 80090c2:	3001      	adds	r0, #1
 80090c4:	d12c      	bne.n	8009120 <_printf_float+0x250>
 80090c6:	e764      	b.n	8008f92 <_printf_float+0xc2>
 80090c8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80090cc:	f240 80e0 	bls.w	8009290 <_printf_float+0x3c0>
 80090d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80090d4:	2200      	movs	r2, #0
 80090d6:	2300      	movs	r3, #0
 80090d8:	f7f7 fd1e 	bl	8000b18 <__aeabi_dcmpeq>
 80090dc:	2800      	cmp	r0, #0
 80090de:	d034      	beq.n	800914a <_printf_float+0x27a>
 80090e0:	4a37      	ldr	r2, [pc, #220]	; (80091c0 <_printf_float+0x2f0>)
 80090e2:	2301      	movs	r3, #1
 80090e4:	4631      	mov	r1, r6
 80090e6:	4628      	mov	r0, r5
 80090e8:	47b8      	blx	r7
 80090ea:	3001      	adds	r0, #1
 80090ec:	f43f af51 	beq.w	8008f92 <_printf_float+0xc2>
 80090f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80090f4:	429a      	cmp	r2, r3
 80090f6:	db02      	blt.n	80090fe <_printf_float+0x22e>
 80090f8:	6823      	ldr	r3, [r4, #0]
 80090fa:	07d8      	lsls	r0, r3, #31
 80090fc:	d510      	bpl.n	8009120 <_printf_float+0x250>
 80090fe:	ee18 3a10 	vmov	r3, s16
 8009102:	4652      	mov	r2, sl
 8009104:	4631      	mov	r1, r6
 8009106:	4628      	mov	r0, r5
 8009108:	47b8      	blx	r7
 800910a:	3001      	adds	r0, #1
 800910c:	f43f af41 	beq.w	8008f92 <_printf_float+0xc2>
 8009110:	f04f 0800 	mov.w	r8, #0
 8009114:	f104 091a 	add.w	r9, r4, #26
 8009118:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800911a:	3b01      	subs	r3, #1
 800911c:	4543      	cmp	r3, r8
 800911e:	dc09      	bgt.n	8009134 <_printf_float+0x264>
 8009120:	6823      	ldr	r3, [r4, #0]
 8009122:	079b      	lsls	r3, r3, #30
 8009124:	f100 8105 	bmi.w	8009332 <_printf_float+0x462>
 8009128:	68e0      	ldr	r0, [r4, #12]
 800912a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800912c:	4298      	cmp	r0, r3
 800912e:	bfb8      	it	lt
 8009130:	4618      	movlt	r0, r3
 8009132:	e730      	b.n	8008f96 <_printf_float+0xc6>
 8009134:	2301      	movs	r3, #1
 8009136:	464a      	mov	r2, r9
 8009138:	4631      	mov	r1, r6
 800913a:	4628      	mov	r0, r5
 800913c:	47b8      	blx	r7
 800913e:	3001      	adds	r0, #1
 8009140:	f43f af27 	beq.w	8008f92 <_printf_float+0xc2>
 8009144:	f108 0801 	add.w	r8, r8, #1
 8009148:	e7e6      	b.n	8009118 <_printf_float+0x248>
 800914a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800914c:	2b00      	cmp	r3, #0
 800914e:	dc39      	bgt.n	80091c4 <_printf_float+0x2f4>
 8009150:	4a1b      	ldr	r2, [pc, #108]	; (80091c0 <_printf_float+0x2f0>)
 8009152:	2301      	movs	r3, #1
 8009154:	4631      	mov	r1, r6
 8009156:	4628      	mov	r0, r5
 8009158:	47b8      	blx	r7
 800915a:	3001      	adds	r0, #1
 800915c:	f43f af19 	beq.w	8008f92 <_printf_float+0xc2>
 8009160:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009164:	4313      	orrs	r3, r2
 8009166:	d102      	bne.n	800916e <_printf_float+0x29e>
 8009168:	6823      	ldr	r3, [r4, #0]
 800916a:	07d9      	lsls	r1, r3, #31
 800916c:	d5d8      	bpl.n	8009120 <_printf_float+0x250>
 800916e:	ee18 3a10 	vmov	r3, s16
 8009172:	4652      	mov	r2, sl
 8009174:	4631      	mov	r1, r6
 8009176:	4628      	mov	r0, r5
 8009178:	47b8      	blx	r7
 800917a:	3001      	adds	r0, #1
 800917c:	f43f af09 	beq.w	8008f92 <_printf_float+0xc2>
 8009180:	f04f 0900 	mov.w	r9, #0
 8009184:	f104 0a1a 	add.w	sl, r4, #26
 8009188:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800918a:	425b      	negs	r3, r3
 800918c:	454b      	cmp	r3, r9
 800918e:	dc01      	bgt.n	8009194 <_printf_float+0x2c4>
 8009190:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009192:	e792      	b.n	80090ba <_printf_float+0x1ea>
 8009194:	2301      	movs	r3, #1
 8009196:	4652      	mov	r2, sl
 8009198:	4631      	mov	r1, r6
 800919a:	4628      	mov	r0, r5
 800919c:	47b8      	blx	r7
 800919e:	3001      	adds	r0, #1
 80091a0:	f43f aef7 	beq.w	8008f92 <_printf_float+0xc2>
 80091a4:	f109 0901 	add.w	r9, r9, #1
 80091a8:	e7ee      	b.n	8009188 <_printf_float+0x2b8>
 80091aa:	bf00      	nop
 80091ac:	7fefffff 	.word	0x7fefffff
 80091b0:	0800d0bc 	.word	0x0800d0bc
 80091b4:	0800d0c0 	.word	0x0800d0c0
 80091b8:	0800d0c8 	.word	0x0800d0c8
 80091bc:	0800d0c4 	.word	0x0800d0c4
 80091c0:	0800d0cc 	.word	0x0800d0cc
 80091c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80091c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80091c8:	429a      	cmp	r2, r3
 80091ca:	bfa8      	it	ge
 80091cc:	461a      	movge	r2, r3
 80091ce:	2a00      	cmp	r2, #0
 80091d0:	4691      	mov	r9, r2
 80091d2:	dc37      	bgt.n	8009244 <_printf_float+0x374>
 80091d4:	f04f 0b00 	mov.w	fp, #0
 80091d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80091dc:	f104 021a 	add.w	r2, r4, #26
 80091e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80091e2:	9305      	str	r3, [sp, #20]
 80091e4:	eba3 0309 	sub.w	r3, r3, r9
 80091e8:	455b      	cmp	r3, fp
 80091ea:	dc33      	bgt.n	8009254 <_printf_float+0x384>
 80091ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80091f0:	429a      	cmp	r2, r3
 80091f2:	db3b      	blt.n	800926c <_printf_float+0x39c>
 80091f4:	6823      	ldr	r3, [r4, #0]
 80091f6:	07da      	lsls	r2, r3, #31
 80091f8:	d438      	bmi.n	800926c <_printf_float+0x39c>
 80091fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80091fc:	9b05      	ldr	r3, [sp, #20]
 80091fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009200:	1ad3      	subs	r3, r2, r3
 8009202:	eba2 0901 	sub.w	r9, r2, r1
 8009206:	4599      	cmp	r9, r3
 8009208:	bfa8      	it	ge
 800920a:	4699      	movge	r9, r3
 800920c:	f1b9 0f00 	cmp.w	r9, #0
 8009210:	dc35      	bgt.n	800927e <_printf_float+0x3ae>
 8009212:	f04f 0800 	mov.w	r8, #0
 8009216:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800921a:	f104 0a1a 	add.w	sl, r4, #26
 800921e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009222:	1a9b      	subs	r3, r3, r2
 8009224:	eba3 0309 	sub.w	r3, r3, r9
 8009228:	4543      	cmp	r3, r8
 800922a:	f77f af79 	ble.w	8009120 <_printf_float+0x250>
 800922e:	2301      	movs	r3, #1
 8009230:	4652      	mov	r2, sl
 8009232:	4631      	mov	r1, r6
 8009234:	4628      	mov	r0, r5
 8009236:	47b8      	blx	r7
 8009238:	3001      	adds	r0, #1
 800923a:	f43f aeaa 	beq.w	8008f92 <_printf_float+0xc2>
 800923e:	f108 0801 	add.w	r8, r8, #1
 8009242:	e7ec      	b.n	800921e <_printf_float+0x34e>
 8009244:	4613      	mov	r3, r2
 8009246:	4631      	mov	r1, r6
 8009248:	4642      	mov	r2, r8
 800924a:	4628      	mov	r0, r5
 800924c:	47b8      	blx	r7
 800924e:	3001      	adds	r0, #1
 8009250:	d1c0      	bne.n	80091d4 <_printf_float+0x304>
 8009252:	e69e      	b.n	8008f92 <_printf_float+0xc2>
 8009254:	2301      	movs	r3, #1
 8009256:	4631      	mov	r1, r6
 8009258:	4628      	mov	r0, r5
 800925a:	9205      	str	r2, [sp, #20]
 800925c:	47b8      	blx	r7
 800925e:	3001      	adds	r0, #1
 8009260:	f43f ae97 	beq.w	8008f92 <_printf_float+0xc2>
 8009264:	9a05      	ldr	r2, [sp, #20]
 8009266:	f10b 0b01 	add.w	fp, fp, #1
 800926a:	e7b9      	b.n	80091e0 <_printf_float+0x310>
 800926c:	ee18 3a10 	vmov	r3, s16
 8009270:	4652      	mov	r2, sl
 8009272:	4631      	mov	r1, r6
 8009274:	4628      	mov	r0, r5
 8009276:	47b8      	blx	r7
 8009278:	3001      	adds	r0, #1
 800927a:	d1be      	bne.n	80091fa <_printf_float+0x32a>
 800927c:	e689      	b.n	8008f92 <_printf_float+0xc2>
 800927e:	9a05      	ldr	r2, [sp, #20]
 8009280:	464b      	mov	r3, r9
 8009282:	4442      	add	r2, r8
 8009284:	4631      	mov	r1, r6
 8009286:	4628      	mov	r0, r5
 8009288:	47b8      	blx	r7
 800928a:	3001      	adds	r0, #1
 800928c:	d1c1      	bne.n	8009212 <_printf_float+0x342>
 800928e:	e680      	b.n	8008f92 <_printf_float+0xc2>
 8009290:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009292:	2a01      	cmp	r2, #1
 8009294:	dc01      	bgt.n	800929a <_printf_float+0x3ca>
 8009296:	07db      	lsls	r3, r3, #31
 8009298:	d538      	bpl.n	800930c <_printf_float+0x43c>
 800929a:	2301      	movs	r3, #1
 800929c:	4642      	mov	r2, r8
 800929e:	4631      	mov	r1, r6
 80092a0:	4628      	mov	r0, r5
 80092a2:	47b8      	blx	r7
 80092a4:	3001      	adds	r0, #1
 80092a6:	f43f ae74 	beq.w	8008f92 <_printf_float+0xc2>
 80092aa:	ee18 3a10 	vmov	r3, s16
 80092ae:	4652      	mov	r2, sl
 80092b0:	4631      	mov	r1, r6
 80092b2:	4628      	mov	r0, r5
 80092b4:	47b8      	blx	r7
 80092b6:	3001      	adds	r0, #1
 80092b8:	f43f ae6b 	beq.w	8008f92 <_printf_float+0xc2>
 80092bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80092c0:	2200      	movs	r2, #0
 80092c2:	2300      	movs	r3, #0
 80092c4:	f7f7 fc28 	bl	8000b18 <__aeabi_dcmpeq>
 80092c8:	b9d8      	cbnz	r0, 8009302 <_printf_float+0x432>
 80092ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092cc:	f108 0201 	add.w	r2, r8, #1
 80092d0:	3b01      	subs	r3, #1
 80092d2:	4631      	mov	r1, r6
 80092d4:	4628      	mov	r0, r5
 80092d6:	47b8      	blx	r7
 80092d8:	3001      	adds	r0, #1
 80092da:	d10e      	bne.n	80092fa <_printf_float+0x42a>
 80092dc:	e659      	b.n	8008f92 <_printf_float+0xc2>
 80092de:	2301      	movs	r3, #1
 80092e0:	4652      	mov	r2, sl
 80092e2:	4631      	mov	r1, r6
 80092e4:	4628      	mov	r0, r5
 80092e6:	47b8      	blx	r7
 80092e8:	3001      	adds	r0, #1
 80092ea:	f43f ae52 	beq.w	8008f92 <_printf_float+0xc2>
 80092ee:	f108 0801 	add.w	r8, r8, #1
 80092f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092f4:	3b01      	subs	r3, #1
 80092f6:	4543      	cmp	r3, r8
 80092f8:	dcf1      	bgt.n	80092de <_printf_float+0x40e>
 80092fa:	464b      	mov	r3, r9
 80092fc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009300:	e6dc      	b.n	80090bc <_printf_float+0x1ec>
 8009302:	f04f 0800 	mov.w	r8, #0
 8009306:	f104 0a1a 	add.w	sl, r4, #26
 800930a:	e7f2      	b.n	80092f2 <_printf_float+0x422>
 800930c:	2301      	movs	r3, #1
 800930e:	4642      	mov	r2, r8
 8009310:	e7df      	b.n	80092d2 <_printf_float+0x402>
 8009312:	2301      	movs	r3, #1
 8009314:	464a      	mov	r2, r9
 8009316:	4631      	mov	r1, r6
 8009318:	4628      	mov	r0, r5
 800931a:	47b8      	blx	r7
 800931c:	3001      	adds	r0, #1
 800931e:	f43f ae38 	beq.w	8008f92 <_printf_float+0xc2>
 8009322:	f108 0801 	add.w	r8, r8, #1
 8009326:	68e3      	ldr	r3, [r4, #12]
 8009328:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800932a:	1a5b      	subs	r3, r3, r1
 800932c:	4543      	cmp	r3, r8
 800932e:	dcf0      	bgt.n	8009312 <_printf_float+0x442>
 8009330:	e6fa      	b.n	8009128 <_printf_float+0x258>
 8009332:	f04f 0800 	mov.w	r8, #0
 8009336:	f104 0919 	add.w	r9, r4, #25
 800933a:	e7f4      	b.n	8009326 <_printf_float+0x456>

0800933c <_printf_common>:
 800933c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009340:	4616      	mov	r6, r2
 8009342:	4699      	mov	r9, r3
 8009344:	688a      	ldr	r2, [r1, #8]
 8009346:	690b      	ldr	r3, [r1, #16]
 8009348:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800934c:	4293      	cmp	r3, r2
 800934e:	bfb8      	it	lt
 8009350:	4613      	movlt	r3, r2
 8009352:	6033      	str	r3, [r6, #0]
 8009354:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009358:	4607      	mov	r7, r0
 800935a:	460c      	mov	r4, r1
 800935c:	b10a      	cbz	r2, 8009362 <_printf_common+0x26>
 800935e:	3301      	adds	r3, #1
 8009360:	6033      	str	r3, [r6, #0]
 8009362:	6823      	ldr	r3, [r4, #0]
 8009364:	0699      	lsls	r1, r3, #26
 8009366:	bf42      	ittt	mi
 8009368:	6833      	ldrmi	r3, [r6, #0]
 800936a:	3302      	addmi	r3, #2
 800936c:	6033      	strmi	r3, [r6, #0]
 800936e:	6825      	ldr	r5, [r4, #0]
 8009370:	f015 0506 	ands.w	r5, r5, #6
 8009374:	d106      	bne.n	8009384 <_printf_common+0x48>
 8009376:	f104 0a19 	add.w	sl, r4, #25
 800937a:	68e3      	ldr	r3, [r4, #12]
 800937c:	6832      	ldr	r2, [r6, #0]
 800937e:	1a9b      	subs	r3, r3, r2
 8009380:	42ab      	cmp	r3, r5
 8009382:	dc26      	bgt.n	80093d2 <_printf_common+0x96>
 8009384:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009388:	1e13      	subs	r3, r2, #0
 800938a:	6822      	ldr	r2, [r4, #0]
 800938c:	bf18      	it	ne
 800938e:	2301      	movne	r3, #1
 8009390:	0692      	lsls	r2, r2, #26
 8009392:	d42b      	bmi.n	80093ec <_printf_common+0xb0>
 8009394:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009398:	4649      	mov	r1, r9
 800939a:	4638      	mov	r0, r7
 800939c:	47c0      	blx	r8
 800939e:	3001      	adds	r0, #1
 80093a0:	d01e      	beq.n	80093e0 <_printf_common+0xa4>
 80093a2:	6823      	ldr	r3, [r4, #0]
 80093a4:	68e5      	ldr	r5, [r4, #12]
 80093a6:	6832      	ldr	r2, [r6, #0]
 80093a8:	f003 0306 	and.w	r3, r3, #6
 80093ac:	2b04      	cmp	r3, #4
 80093ae:	bf08      	it	eq
 80093b0:	1aad      	subeq	r5, r5, r2
 80093b2:	68a3      	ldr	r3, [r4, #8]
 80093b4:	6922      	ldr	r2, [r4, #16]
 80093b6:	bf0c      	ite	eq
 80093b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80093bc:	2500      	movne	r5, #0
 80093be:	4293      	cmp	r3, r2
 80093c0:	bfc4      	itt	gt
 80093c2:	1a9b      	subgt	r3, r3, r2
 80093c4:	18ed      	addgt	r5, r5, r3
 80093c6:	2600      	movs	r6, #0
 80093c8:	341a      	adds	r4, #26
 80093ca:	42b5      	cmp	r5, r6
 80093cc:	d11a      	bne.n	8009404 <_printf_common+0xc8>
 80093ce:	2000      	movs	r0, #0
 80093d0:	e008      	b.n	80093e4 <_printf_common+0xa8>
 80093d2:	2301      	movs	r3, #1
 80093d4:	4652      	mov	r2, sl
 80093d6:	4649      	mov	r1, r9
 80093d8:	4638      	mov	r0, r7
 80093da:	47c0      	blx	r8
 80093dc:	3001      	adds	r0, #1
 80093de:	d103      	bne.n	80093e8 <_printf_common+0xac>
 80093e0:	f04f 30ff 	mov.w	r0, #4294967295
 80093e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093e8:	3501      	adds	r5, #1
 80093ea:	e7c6      	b.n	800937a <_printf_common+0x3e>
 80093ec:	18e1      	adds	r1, r4, r3
 80093ee:	1c5a      	adds	r2, r3, #1
 80093f0:	2030      	movs	r0, #48	; 0x30
 80093f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80093f6:	4422      	add	r2, r4
 80093f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80093fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009400:	3302      	adds	r3, #2
 8009402:	e7c7      	b.n	8009394 <_printf_common+0x58>
 8009404:	2301      	movs	r3, #1
 8009406:	4622      	mov	r2, r4
 8009408:	4649      	mov	r1, r9
 800940a:	4638      	mov	r0, r7
 800940c:	47c0      	blx	r8
 800940e:	3001      	adds	r0, #1
 8009410:	d0e6      	beq.n	80093e0 <_printf_common+0xa4>
 8009412:	3601      	adds	r6, #1
 8009414:	e7d9      	b.n	80093ca <_printf_common+0x8e>
	...

08009418 <_printf_i>:
 8009418:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800941c:	460c      	mov	r4, r1
 800941e:	4691      	mov	r9, r2
 8009420:	7e27      	ldrb	r7, [r4, #24]
 8009422:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009424:	2f78      	cmp	r7, #120	; 0x78
 8009426:	4680      	mov	r8, r0
 8009428:	469a      	mov	sl, r3
 800942a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800942e:	d807      	bhi.n	8009440 <_printf_i+0x28>
 8009430:	2f62      	cmp	r7, #98	; 0x62
 8009432:	d80a      	bhi.n	800944a <_printf_i+0x32>
 8009434:	2f00      	cmp	r7, #0
 8009436:	f000 80d8 	beq.w	80095ea <_printf_i+0x1d2>
 800943a:	2f58      	cmp	r7, #88	; 0x58
 800943c:	f000 80a3 	beq.w	8009586 <_printf_i+0x16e>
 8009440:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009444:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009448:	e03a      	b.n	80094c0 <_printf_i+0xa8>
 800944a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800944e:	2b15      	cmp	r3, #21
 8009450:	d8f6      	bhi.n	8009440 <_printf_i+0x28>
 8009452:	a001      	add	r0, pc, #4	; (adr r0, 8009458 <_printf_i+0x40>)
 8009454:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009458:	080094b1 	.word	0x080094b1
 800945c:	080094c5 	.word	0x080094c5
 8009460:	08009441 	.word	0x08009441
 8009464:	08009441 	.word	0x08009441
 8009468:	08009441 	.word	0x08009441
 800946c:	08009441 	.word	0x08009441
 8009470:	080094c5 	.word	0x080094c5
 8009474:	08009441 	.word	0x08009441
 8009478:	08009441 	.word	0x08009441
 800947c:	08009441 	.word	0x08009441
 8009480:	08009441 	.word	0x08009441
 8009484:	080095d1 	.word	0x080095d1
 8009488:	080094f5 	.word	0x080094f5
 800948c:	080095b3 	.word	0x080095b3
 8009490:	08009441 	.word	0x08009441
 8009494:	08009441 	.word	0x08009441
 8009498:	080095f3 	.word	0x080095f3
 800949c:	08009441 	.word	0x08009441
 80094a0:	080094f5 	.word	0x080094f5
 80094a4:	08009441 	.word	0x08009441
 80094a8:	08009441 	.word	0x08009441
 80094ac:	080095bb 	.word	0x080095bb
 80094b0:	680b      	ldr	r3, [r1, #0]
 80094b2:	1d1a      	adds	r2, r3, #4
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	600a      	str	r2, [r1, #0]
 80094b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80094bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80094c0:	2301      	movs	r3, #1
 80094c2:	e0a3      	b.n	800960c <_printf_i+0x1f4>
 80094c4:	6825      	ldr	r5, [r4, #0]
 80094c6:	6808      	ldr	r0, [r1, #0]
 80094c8:	062e      	lsls	r6, r5, #24
 80094ca:	f100 0304 	add.w	r3, r0, #4
 80094ce:	d50a      	bpl.n	80094e6 <_printf_i+0xce>
 80094d0:	6805      	ldr	r5, [r0, #0]
 80094d2:	600b      	str	r3, [r1, #0]
 80094d4:	2d00      	cmp	r5, #0
 80094d6:	da03      	bge.n	80094e0 <_printf_i+0xc8>
 80094d8:	232d      	movs	r3, #45	; 0x2d
 80094da:	426d      	negs	r5, r5
 80094dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094e0:	485e      	ldr	r0, [pc, #376]	; (800965c <_printf_i+0x244>)
 80094e2:	230a      	movs	r3, #10
 80094e4:	e019      	b.n	800951a <_printf_i+0x102>
 80094e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80094ea:	6805      	ldr	r5, [r0, #0]
 80094ec:	600b      	str	r3, [r1, #0]
 80094ee:	bf18      	it	ne
 80094f0:	b22d      	sxthne	r5, r5
 80094f2:	e7ef      	b.n	80094d4 <_printf_i+0xbc>
 80094f4:	680b      	ldr	r3, [r1, #0]
 80094f6:	6825      	ldr	r5, [r4, #0]
 80094f8:	1d18      	adds	r0, r3, #4
 80094fa:	6008      	str	r0, [r1, #0]
 80094fc:	0628      	lsls	r0, r5, #24
 80094fe:	d501      	bpl.n	8009504 <_printf_i+0xec>
 8009500:	681d      	ldr	r5, [r3, #0]
 8009502:	e002      	b.n	800950a <_printf_i+0xf2>
 8009504:	0669      	lsls	r1, r5, #25
 8009506:	d5fb      	bpl.n	8009500 <_printf_i+0xe8>
 8009508:	881d      	ldrh	r5, [r3, #0]
 800950a:	4854      	ldr	r0, [pc, #336]	; (800965c <_printf_i+0x244>)
 800950c:	2f6f      	cmp	r7, #111	; 0x6f
 800950e:	bf0c      	ite	eq
 8009510:	2308      	moveq	r3, #8
 8009512:	230a      	movne	r3, #10
 8009514:	2100      	movs	r1, #0
 8009516:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800951a:	6866      	ldr	r6, [r4, #4]
 800951c:	60a6      	str	r6, [r4, #8]
 800951e:	2e00      	cmp	r6, #0
 8009520:	bfa2      	ittt	ge
 8009522:	6821      	ldrge	r1, [r4, #0]
 8009524:	f021 0104 	bicge.w	r1, r1, #4
 8009528:	6021      	strge	r1, [r4, #0]
 800952a:	b90d      	cbnz	r5, 8009530 <_printf_i+0x118>
 800952c:	2e00      	cmp	r6, #0
 800952e:	d04d      	beq.n	80095cc <_printf_i+0x1b4>
 8009530:	4616      	mov	r6, r2
 8009532:	fbb5 f1f3 	udiv	r1, r5, r3
 8009536:	fb03 5711 	mls	r7, r3, r1, r5
 800953a:	5dc7      	ldrb	r7, [r0, r7]
 800953c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009540:	462f      	mov	r7, r5
 8009542:	42bb      	cmp	r3, r7
 8009544:	460d      	mov	r5, r1
 8009546:	d9f4      	bls.n	8009532 <_printf_i+0x11a>
 8009548:	2b08      	cmp	r3, #8
 800954a:	d10b      	bne.n	8009564 <_printf_i+0x14c>
 800954c:	6823      	ldr	r3, [r4, #0]
 800954e:	07df      	lsls	r7, r3, #31
 8009550:	d508      	bpl.n	8009564 <_printf_i+0x14c>
 8009552:	6923      	ldr	r3, [r4, #16]
 8009554:	6861      	ldr	r1, [r4, #4]
 8009556:	4299      	cmp	r1, r3
 8009558:	bfde      	ittt	le
 800955a:	2330      	movle	r3, #48	; 0x30
 800955c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009560:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009564:	1b92      	subs	r2, r2, r6
 8009566:	6122      	str	r2, [r4, #16]
 8009568:	f8cd a000 	str.w	sl, [sp]
 800956c:	464b      	mov	r3, r9
 800956e:	aa03      	add	r2, sp, #12
 8009570:	4621      	mov	r1, r4
 8009572:	4640      	mov	r0, r8
 8009574:	f7ff fee2 	bl	800933c <_printf_common>
 8009578:	3001      	adds	r0, #1
 800957a:	d14c      	bne.n	8009616 <_printf_i+0x1fe>
 800957c:	f04f 30ff 	mov.w	r0, #4294967295
 8009580:	b004      	add	sp, #16
 8009582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009586:	4835      	ldr	r0, [pc, #212]	; (800965c <_printf_i+0x244>)
 8009588:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800958c:	6823      	ldr	r3, [r4, #0]
 800958e:	680e      	ldr	r6, [r1, #0]
 8009590:	061f      	lsls	r7, r3, #24
 8009592:	f856 5b04 	ldr.w	r5, [r6], #4
 8009596:	600e      	str	r6, [r1, #0]
 8009598:	d514      	bpl.n	80095c4 <_printf_i+0x1ac>
 800959a:	07d9      	lsls	r1, r3, #31
 800959c:	bf44      	itt	mi
 800959e:	f043 0320 	orrmi.w	r3, r3, #32
 80095a2:	6023      	strmi	r3, [r4, #0]
 80095a4:	b91d      	cbnz	r5, 80095ae <_printf_i+0x196>
 80095a6:	6823      	ldr	r3, [r4, #0]
 80095a8:	f023 0320 	bic.w	r3, r3, #32
 80095ac:	6023      	str	r3, [r4, #0]
 80095ae:	2310      	movs	r3, #16
 80095b0:	e7b0      	b.n	8009514 <_printf_i+0xfc>
 80095b2:	6823      	ldr	r3, [r4, #0]
 80095b4:	f043 0320 	orr.w	r3, r3, #32
 80095b8:	6023      	str	r3, [r4, #0]
 80095ba:	2378      	movs	r3, #120	; 0x78
 80095bc:	4828      	ldr	r0, [pc, #160]	; (8009660 <_printf_i+0x248>)
 80095be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80095c2:	e7e3      	b.n	800958c <_printf_i+0x174>
 80095c4:	065e      	lsls	r6, r3, #25
 80095c6:	bf48      	it	mi
 80095c8:	b2ad      	uxthmi	r5, r5
 80095ca:	e7e6      	b.n	800959a <_printf_i+0x182>
 80095cc:	4616      	mov	r6, r2
 80095ce:	e7bb      	b.n	8009548 <_printf_i+0x130>
 80095d0:	680b      	ldr	r3, [r1, #0]
 80095d2:	6826      	ldr	r6, [r4, #0]
 80095d4:	6960      	ldr	r0, [r4, #20]
 80095d6:	1d1d      	adds	r5, r3, #4
 80095d8:	600d      	str	r5, [r1, #0]
 80095da:	0635      	lsls	r5, r6, #24
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	d501      	bpl.n	80095e4 <_printf_i+0x1cc>
 80095e0:	6018      	str	r0, [r3, #0]
 80095e2:	e002      	b.n	80095ea <_printf_i+0x1d2>
 80095e4:	0671      	lsls	r1, r6, #25
 80095e6:	d5fb      	bpl.n	80095e0 <_printf_i+0x1c8>
 80095e8:	8018      	strh	r0, [r3, #0]
 80095ea:	2300      	movs	r3, #0
 80095ec:	6123      	str	r3, [r4, #16]
 80095ee:	4616      	mov	r6, r2
 80095f0:	e7ba      	b.n	8009568 <_printf_i+0x150>
 80095f2:	680b      	ldr	r3, [r1, #0]
 80095f4:	1d1a      	adds	r2, r3, #4
 80095f6:	600a      	str	r2, [r1, #0]
 80095f8:	681e      	ldr	r6, [r3, #0]
 80095fa:	6862      	ldr	r2, [r4, #4]
 80095fc:	2100      	movs	r1, #0
 80095fe:	4630      	mov	r0, r6
 8009600:	f7f6 fe16 	bl	8000230 <memchr>
 8009604:	b108      	cbz	r0, 800960a <_printf_i+0x1f2>
 8009606:	1b80      	subs	r0, r0, r6
 8009608:	6060      	str	r0, [r4, #4]
 800960a:	6863      	ldr	r3, [r4, #4]
 800960c:	6123      	str	r3, [r4, #16]
 800960e:	2300      	movs	r3, #0
 8009610:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009614:	e7a8      	b.n	8009568 <_printf_i+0x150>
 8009616:	6923      	ldr	r3, [r4, #16]
 8009618:	4632      	mov	r2, r6
 800961a:	4649      	mov	r1, r9
 800961c:	4640      	mov	r0, r8
 800961e:	47d0      	blx	sl
 8009620:	3001      	adds	r0, #1
 8009622:	d0ab      	beq.n	800957c <_printf_i+0x164>
 8009624:	6823      	ldr	r3, [r4, #0]
 8009626:	079b      	lsls	r3, r3, #30
 8009628:	d413      	bmi.n	8009652 <_printf_i+0x23a>
 800962a:	68e0      	ldr	r0, [r4, #12]
 800962c:	9b03      	ldr	r3, [sp, #12]
 800962e:	4298      	cmp	r0, r3
 8009630:	bfb8      	it	lt
 8009632:	4618      	movlt	r0, r3
 8009634:	e7a4      	b.n	8009580 <_printf_i+0x168>
 8009636:	2301      	movs	r3, #1
 8009638:	4632      	mov	r2, r6
 800963a:	4649      	mov	r1, r9
 800963c:	4640      	mov	r0, r8
 800963e:	47d0      	blx	sl
 8009640:	3001      	adds	r0, #1
 8009642:	d09b      	beq.n	800957c <_printf_i+0x164>
 8009644:	3501      	adds	r5, #1
 8009646:	68e3      	ldr	r3, [r4, #12]
 8009648:	9903      	ldr	r1, [sp, #12]
 800964a:	1a5b      	subs	r3, r3, r1
 800964c:	42ab      	cmp	r3, r5
 800964e:	dcf2      	bgt.n	8009636 <_printf_i+0x21e>
 8009650:	e7eb      	b.n	800962a <_printf_i+0x212>
 8009652:	2500      	movs	r5, #0
 8009654:	f104 0619 	add.w	r6, r4, #25
 8009658:	e7f5      	b.n	8009646 <_printf_i+0x22e>
 800965a:	bf00      	nop
 800965c:	0800d0ce 	.word	0x0800d0ce
 8009660:	0800d0df 	.word	0x0800d0df

08009664 <iprintf>:
 8009664:	b40f      	push	{r0, r1, r2, r3}
 8009666:	4b0a      	ldr	r3, [pc, #40]	; (8009690 <iprintf+0x2c>)
 8009668:	b513      	push	{r0, r1, r4, lr}
 800966a:	681c      	ldr	r4, [r3, #0]
 800966c:	b124      	cbz	r4, 8009678 <iprintf+0x14>
 800966e:	69a3      	ldr	r3, [r4, #24]
 8009670:	b913      	cbnz	r3, 8009678 <iprintf+0x14>
 8009672:	4620      	mov	r0, r4
 8009674:	f001 ff96 	bl	800b5a4 <__sinit>
 8009678:	ab05      	add	r3, sp, #20
 800967a:	9a04      	ldr	r2, [sp, #16]
 800967c:	68a1      	ldr	r1, [r4, #8]
 800967e:	9301      	str	r3, [sp, #4]
 8009680:	4620      	mov	r0, r4
 8009682:	f003 f9cd 	bl	800ca20 <_vfiprintf_r>
 8009686:	b002      	add	sp, #8
 8009688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800968c:	b004      	add	sp, #16
 800968e:	4770      	bx	lr
 8009690:	20000018 	.word	0x20000018

08009694 <_puts_r>:
 8009694:	b570      	push	{r4, r5, r6, lr}
 8009696:	460e      	mov	r6, r1
 8009698:	4605      	mov	r5, r0
 800969a:	b118      	cbz	r0, 80096a4 <_puts_r+0x10>
 800969c:	6983      	ldr	r3, [r0, #24]
 800969e:	b90b      	cbnz	r3, 80096a4 <_puts_r+0x10>
 80096a0:	f001 ff80 	bl	800b5a4 <__sinit>
 80096a4:	69ab      	ldr	r3, [r5, #24]
 80096a6:	68ac      	ldr	r4, [r5, #8]
 80096a8:	b913      	cbnz	r3, 80096b0 <_puts_r+0x1c>
 80096aa:	4628      	mov	r0, r5
 80096ac:	f001 ff7a 	bl	800b5a4 <__sinit>
 80096b0:	4b2c      	ldr	r3, [pc, #176]	; (8009764 <_puts_r+0xd0>)
 80096b2:	429c      	cmp	r4, r3
 80096b4:	d120      	bne.n	80096f8 <_puts_r+0x64>
 80096b6:	686c      	ldr	r4, [r5, #4]
 80096b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80096ba:	07db      	lsls	r3, r3, #31
 80096bc:	d405      	bmi.n	80096ca <_puts_r+0x36>
 80096be:	89a3      	ldrh	r3, [r4, #12]
 80096c0:	0598      	lsls	r0, r3, #22
 80096c2:	d402      	bmi.n	80096ca <_puts_r+0x36>
 80096c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096c6:	f002 fb7e 	bl	800bdc6 <__retarget_lock_acquire_recursive>
 80096ca:	89a3      	ldrh	r3, [r4, #12]
 80096cc:	0719      	lsls	r1, r3, #28
 80096ce:	d51d      	bpl.n	800970c <_puts_r+0x78>
 80096d0:	6923      	ldr	r3, [r4, #16]
 80096d2:	b1db      	cbz	r3, 800970c <_puts_r+0x78>
 80096d4:	3e01      	subs	r6, #1
 80096d6:	68a3      	ldr	r3, [r4, #8]
 80096d8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80096dc:	3b01      	subs	r3, #1
 80096de:	60a3      	str	r3, [r4, #8]
 80096e0:	bb39      	cbnz	r1, 8009732 <_puts_r+0x9e>
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	da38      	bge.n	8009758 <_puts_r+0xc4>
 80096e6:	4622      	mov	r2, r4
 80096e8:	210a      	movs	r1, #10
 80096ea:	4628      	mov	r0, r5
 80096ec:	f000 ff08 	bl	800a500 <__swbuf_r>
 80096f0:	3001      	adds	r0, #1
 80096f2:	d011      	beq.n	8009718 <_puts_r+0x84>
 80096f4:	250a      	movs	r5, #10
 80096f6:	e011      	b.n	800971c <_puts_r+0x88>
 80096f8:	4b1b      	ldr	r3, [pc, #108]	; (8009768 <_puts_r+0xd4>)
 80096fa:	429c      	cmp	r4, r3
 80096fc:	d101      	bne.n	8009702 <_puts_r+0x6e>
 80096fe:	68ac      	ldr	r4, [r5, #8]
 8009700:	e7da      	b.n	80096b8 <_puts_r+0x24>
 8009702:	4b1a      	ldr	r3, [pc, #104]	; (800976c <_puts_r+0xd8>)
 8009704:	429c      	cmp	r4, r3
 8009706:	bf08      	it	eq
 8009708:	68ec      	ldreq	r4, [r5, #12]
 800970a:	e7d5      	b.n	80096b8 <_puts_r+0x24>
 800970c:	4621      	mov	r1, r4
 800970e:	4628      	mov	r0, r5
 8009710:	f000 ff48 	bl	800a5a4 <__swsetup_r>
 8009714:	2800      	cmp	r0, #0
 8009716:	d0dd      	beq.n	80096d4 <_puts_r+0x40>
 8009718:	f04f 35ff 	mov.w	r5, #4294967295
 800971c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800971e:	07da      	lsls	r2, r3, #31
 8009720:	d405      	bmi.n	800972e <_puts_r+0x9a>
 8009722:	89a3      	ldrh	r3, [r4, #12]
 8009724:	059b      	lsls	r3, r3, #22
 8009726:	d402      	bmi.n	800972e <_puts_r+0x9a>
 8009728:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800972a:	f002 fb4d 	bl	800bdc8 <__retarget_lock_release_recursive>
 800972e:	4628      	mov	r0, r5
 8009730:	bd70      	pop	{r4, r5, r6, pc}
 8009732:	2b00      	cmp	r3, #0
 8009734:	da04      	bge.n	8009740 <_puts_r+0xac>
 8009736:	69a2      	ldr	r2, [r4, #24]
 8009738:	429a      	cmp	r2, r3
 800973a:	dc06      	bgt.n	800974a <_puts_r+0xb6>
 800973c:	290a      	cmp	r1, #10
 800973e:	d004      	beq.n	800974a <_puts_r+0xb6>
 8009740:	6823      	ldr	r3, [r4, #0]
 8009742:	1c5a      	adds	r2, r3, #1
 8009744:	6022      	str	r2, [r4, #0]
 8009746:	7019      	strb	r1, [r3, #0]
 8009748:	e7c5      	b.n	80096d6 <_puts_r+0x42>
 800974a:	4622      	mov	r2, r4
 800974c:	4628      	mov	r0, r5
 800974e:	f000 fed7 	bl	800a500 <__swbuf_r>
 8009752:	3001      	adds	r0, #1
 8009754:	d1bf      	bne.n	80096d6 <_puts_r+0x42>
 8009756:	e7df      	b.n	8009718 <_puts_r+0x84>
 8009758:	6823      	ldr	r3, [r4, #0]
 800975a:	250a      	movs	r5, #10
 800975c:	1c5a      	adds	r2, r3, #1
 800975e:	6022      	str	r2, [r4, #0]
 8009760:	701d      	strb	r5, [r3, #0]
 8009762:	e7db      	b.n	800971c <_puts_r+0x88>
 8009764:	0800d2f8 	.word	0x0800d2f8
 8009768:	0800d318 	.word	0x0800d318
 800976c:	0800d2d8 	.word	0x0800d2d8

08009770 <puts>:
 8009770:	4b02      	ldr	r3, [pc, #8]	; (800977c <puts+0xc>)
 8009772:	4601      	mov	r1, r0
 8009774:	6818      	ldr	r0, [r3, #0]
 8009776:	f7ff bf8d 	b.w	8009694 <_puts_r>
 800977a:	bf00      	nop
 800977c:	20000018 	.word	0x20000018

08009780 <sulp>:
 8009780:	b570      	push	{r4, r5, r6, lr}
 8009782:	4604      	mov	r4, r0
 8009784:	460d      	mov	r5, r1
 8009786:	ec45 4b10 	vmov	d0, r4, r5
 800978a:	4616      	mov	r6, r2
 800978c:	f002 ff16 	bl	800c5bc <__ulp>
 8009790:	ec51 0b10 	vmov	r0, r1, d0
 8009794:	b17e      	cbz	r6, 80097b6 <sulp+0x36>
 8009796:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800979a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800979e:	2b00      	cmp	r3, #0
 80097a0:	dd09      	ble.n	80097b6 <sulp+0x36>
 80097a2:	051b      	lsls	r3, r3, #20
 80097a4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80097a8:	2400      	movs	r4, #0
 80097aa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80097ae:	4622      	mov	r2, r4
 80097b0:	462b      	mov	r3, r5
 80097b2:	f7f6 ff49 	bl	8000648 <__aeabi_dmul>
 80097b6:	bd70      	pop	{r4, r5, r6, pc}

080097b8 <_strtod_l>:
 80097b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097bc:	b0a3      	sub	sp, #140	; 0x8c
 80097be:	461f      	mov	r7, r3
 80097c0:	2300      	movs	r3, #0
 80097c2:	931e      	str	r3, [sp, #120]	; 0x78
 80097c4:	4ba4      	ldr	r3, [pc, #656]	; (8009a58 <_strtod_l+0x2a0>)
 80097c6:	9219      	str	r2, [sp, #100]	; 0x64
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	9307      	str	r3, [sp, #28]
 80097cc:	4604      	mov	r4, r0
 80097ce:	4618      	mov	r0, r3
 80097d0:	4688      	mov	r8, r1
 80097d2:	f7f6 fd25 	bl	8000220 <strlen>
 80097d6:	f04f 0a00 	mov.w	sl, #0
 80097da:	4605      	mov	r5, r0
 80097dc:	f04f 0b00 	mov.w	fp, #0
 80097e0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80097e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80097e6:	781a      	ldrb	r2, [r3, #0]
 80097e8:	2a2b      	cmp	r2, #43	; 0x2b
 80097ea:	d04c      	beq.n	8009886 <_strtod_l+0xce>
 80097ec:	d839      	bhi.n	8009862 <_strtod_l+0xaa>
 80097ee:	2a0d      	cmp	r2, #13
 80097f0:	d832      	bhi.n	8009858 <_strtod_l+0xa0>
 80097f2:	2a08      	cmp	r2, #8
 80097f4:	d832      	bhi.n	800985c <_strtod_l+0xa4>
 80097f6:	2a00      	cmp	r2, #0
 80097f8:	d03c      	beq.n	8009874 <_strtod_l+0xbc>
 80097fa:	2300      	movs	r3, #0
 80097fc:	930e      	str	r3, [sp, #56]	; 0x38
 80097fe:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8009800:	7833      	ldrb	r3, [r6, #0]
 8009802:	2b30      	cmp	r3, #48	; 0x30
 8009804:	f040 80b4 	bne.w	8009970 <_strtod_l+0x1b8>
 8009808:	7873      	ldrb	r3, [r6, #1]
 800980a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800980e:	2b58      	cmp	r3, #88	; 0x58
 8009810:	d16c      	bne.n	80098ec <_strtod_l+0x134>
 8009812:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009814:	9301      	str	r3, [sp, #4]
 8009816:	ab1e      	add	r3, sp, #120	; 0x78
 8009818:	9702      	str	r7, [sp, #8]
 800981a:	9300      	str	r3, [sp, #0]
 800981c:	4a8f      	ldr	r2, [pc, #572]	; (8009a5c <_strtod_l+0x2a4>)
 800981e:	ab1f      	add	r3, sp, #124	; 0x7c
 8009820:	a91d      	add	r1, sp, #116	; 0x74
 8009822:	4620      	mov	r0, r4
 8009824:	f001 ffc2 	bl	800b7ac <__gethex>
 8009828:	f010 0707 	ands.w	r7, r0, #7
 800982c:	4605      	mov	r5, r0
 800982e:	d005      	beq.n	800983c <_strtod_l+0x84>
 8009830:	2f06      	cmp	r7, #6
 8009832:	d12a      	bne.n	800988a <_strtod_l+0xd2>
 8009834:	3601      	adds	r6, #1
 8009836:	2300      	movs	r3, #0
 8009838:	961d      	str	r6, [sp, #116]	; 0x74
 800983a:	930e      	str	r3, [sp, #56]	; 0x38
 800983c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800983e:	2b00      	cmp	r3, #0
 8009840:	f040 8596 	bne.w	800a370 <_strtod_l+0xbb8>
 8009844:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009846:	b1db      	cbz	r3, 8009880 <_strtod_l+0xc8>
 8009848:	4652      	mov	r2, sl
 800984a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800984e:	ec43 2b10 	vmov	d0, r2, r3
 8009852:	b023      	add	sp, #140	; 0x8c
 8009854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009858:	2a20      	cmp	r2, #32
 800985a:	d1ce      	bne.n	80097fa <_strtod_l+0x42>
 800985c:	3301      	adds	r3, #1
 800985e:	931d      	str	r3, [sp, #116]	; 0x74
 8009860:	e7c0      	b.n	80097e4 <_strtod_l+0x2c>
 8009862:	2a2d      	cmp	r2, #45	; 0x2d
 8009864:	d1c9      	bne.n	80097fa <_strtod_l+0x42>
 8009866:	2201      	movs	r2, #1
 8009868:	920e      	str	r2, [sp, #56]	; 0x38
 800986a:	1c5a      	adds	r2, r3, #1
 800986c:	921d      	str	r2, [sp, #116]	; 0x74
 800986e:	785b      	ldrb	r3, [r3, #1]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d1c4      	bne.n	80097fe <_strtod_l+0x46>
 8009874:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009876:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800987a:	2b00      	cmp	r3, #0
 800987c:	f040 8576 	bne.w	800a36c <_strtod_l+0xbb4>
 8009880:	4652      	mov	r2, sl
 8009882:	465b      	mov	r3, fp
 8009884:	e7e3      	b.n	800984e <_strtod_l+0x96>
 8009886:	2200      	movs	r2, #0
 8009888:	e7ee      	b.n	8009868 <_strtod_l+0xb0>
 800988a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800988c:	b13a      	cbz	r2, 800989e <_strtod_l+0xe6>
 800988e:	2135      	movs	r1, #53	; 0x35
 8009890:	a820      	add	r0, sp, #128	; 0x80
 8009892:	f002 ff9e 	bl	800c7d2 <__copybits>
 8009896:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009898:	4620      	mov	r0, r4
 800989a:	f002 fb63 	bl	800bf64 <_Bfree>
 800989e:	3f01      	subs	r7, #1
 80098a0:	2f05      	cmp	r7, #5
 80098a2:	d807      	bhi.n	80098b4 <_strtod_l+0xfc>
 80098a4:	e8df f007 	tbb	[pc, r7]
 80098a8:	1d180b0e 	.word	0x1d180b0e
 80098ac:	030e      	.short	0x030e
 80098ae:	f04f 0b00 	mov.w	fp, #0
 80098b2:	46da      	mov	sl, fp
 80098b4:	0728      	lsls	r0, r5, #28
 80098b6:	d5c1      	bpl.n	800983c <_strtod_l+0x84>
 80098b8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80098bc:	e7be      	b.n	800983c <_strtod_l+0x84>
 80098be:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 80098c2:	e7f7      	b.n	80098b4 <_strtod_l+0xfc>
 80098c4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 80098c8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80098ca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80098ce:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80098d2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80098d6:	e7ed      	b.n	80098b4 <_strtod_l+0xfc>
 80098d8:	f8df b184 	ldr.w	fp, [pc, #388]	; 8009a60 <_strtod_l+0x2a8>
 80098dc:	f04f 0a00 	mov.w	sl, #0
 80098e0:	e7e8      	b.n	80098b4 <_strtod_l+0xfc>
 80098e2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80098e6:	f04f 3aff 	mov.w	sl, #4294967295
 80098ea:	e7e3      	b.n	80098b4 <_strtod_l+0xfc>
 80098ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80098ee:	1c5a      	adds	r2, r3, #1
 80098f0:	921d      	str	r2, [sp, #116]	; 0x74
 80098f2:	785b      	ldrb	r3, [r3, #1]
 80098f4:	2b30      	cmp	r3, #48	; 0x30
 80098f6:	d0f9      	beq.n	80098ec <_strtod_l+0x134>
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d09f      	beq.n	800983c <_strtod_l+0x84>
 80098fc:	2301      	movs	r3, #1
 80098fe:	f04f 0900 	mov.w	r9, #0
 8009902:	9304      	str	r3, [sp, #16]
 8009904:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009906:	930a      	str	r3, [sp, #40]	; 0x28
 8009908:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800990c:	464f      	mov	r7, r9
 800990e:	220a      	movs	r2, #10
 8009910:	981d      	ldr	r0, [sp, #116]	; 0x74
 8009912:	7806      	ldrb	r6, [r0, #0]
 8009914:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009918:	b2d9      	uxtb	r1, r3
 800991a:	2909      	cmp	r1, #9
 800991c:	d92a      	bls.n	8009974 <_strtod_l+0x1bc>
 800991e:	9907      	ldr	r1, [sp, #28]
 8009920:	462a      	mov	r2, r5
 8009922:	f003 fa08 	bl	800cd36 <strncmp>
 8009926:	b398      	cbz	r0, 8009990 <_strtod_l+0x1d8>
 8009928:	2000      	movs	r0, #0
 800992a:	4633      	mov	r3, r6
 800992c:	463d      	mov	r5, r7
 800992e:	9007      	str	r0, [sp, #28]
 8009930:	4602      	mov	r2, r0
 8009932:	2b65      	cmp	r3, #101	; 0x65
 8009934:	d001      	beq.n	800993a <_strtod_l+0x182>
 8009936:	2b45      	cmp	r3, #69	; 0x45
 8009938:	d118      	bne.n	800996c <_strtod_l+0x1b4>
 800993a:	b91d      	cbnz	r5, 8009944 <_strtod_l+0x18c>
 800993c:	9b04      	ldr	r3, [sp, #16]
 800993e:	4303      	orrs	r3, r0
 8009940:	d098      	beq.n	8009874 <_strtod_l+0xbc>
 8009942:	2500      	movs	r5, #0
 8009944:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8009948:	f108 0301 	add.w	r3, r8, #1
 800994c:	931d      	str	r3, [sp, #116]	; 0x74
 800994e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009952:	2b2b      	cmp	r3, #43	; 0x2b
 8009954:	d075      	beq.n	8009a42 <_strtod_l+0x28a>
 8009956:	2b2d      	cmp	r3, #45	; 0x2d
 8009958:	d07b      	beq.n	8009a52 <_strtod_l+0x29a>
 800995a:	f04f 0c00 	mov.w	ip, #0
 800995e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009962:	2909      	cmp	r1, #9
 8009964:	f240 8082 	bls.w	8009a6c <_strtod_l+0x2b4>
 8009968:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800996c:	2600      	movs	r6, #0
 800996e:	e09d      	b.n	8009aac <_strtod_l+0x2f4>
 8009970:	2300      	movs	r3, #0
 8009972:	e7c4      	b.n	80098fe <_strtod_l+0x146>
 8009974:	2f08      	cmp	r7, #8
 8009976:	bfd8      	it	le
 8009978:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800997a:	f100 0001 	add.w	r0, r0, #1
 800997e:	bfda      	itte	le
 8009980:	fb02 3301 	mlale	r3, r2, r1, r3
 8009984:	9309      	strle	r3, [sp, #36]	; 0x24
 8009986:	fb02 3909 	mlagt	r9, r2, r9, r3
 800998a:	3701      	adds	r7, #1
 800998c:	901d      	str	r0, [sp, #116]	; 0x74
 800998e:	e7bf      	b.n	8009910 <_strtod_l+0x158>
 8009990:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009992:	195a      	adds	r2, r3, r5
 8009994:	921d      	str	r2, [sp, #116]	; 0x74
 8009996:	5d5b      	ldrb	r3, [r3, r5]
 8009998:	2f00      	cmp	r7, #0
 800999a:	d037      	beq.n	8009a0c <_strtod_l+0x254>
 800999c:	9007      	str	r0, [sp, #28]
 800999e:	463d      	mov	r5, r7
 80099a0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80099a4:	2a09      	cmp	r2, #9
 80099a6:	d912      	bls.n	80099ce <_strtod_l+0x216>
 80099a8:	2201      	movs	r2, #1
 80099aa:	e7c2      	b.n	8009932 <_strtod_l+0x17a>
 80099ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80099ae:	1c5a      	adds	r2, r3, #1
 80099b0:	921d      	str	r2, [sp, #116]	; 0x74
 80099b2:	785b      	ldrb	r3, [r3, #1]
 80099b4:	3001      	adds	r0, #1
 80099b6:	2b30      	cmp	r3, #48	; 0x30
 80099b8:	d0f8      	beq.n	80099ac <_strtod_l+0x1f4>
 80099ba:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80099be:	2a08      	cmp	r2, #8
 80099c0:	f200 84db 	bhi.w	800a37a <_strtod_l+0xbc2>
 80099c4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80099c6:	9007      	str	r0, [sp, #28]
 80099c8:	2000      	movs	r0, #0
 80099ca:	920a      	str	r2, [sp, #40]	; 0x28
 80099cc:	4605      	mov	r5, r0
 80099ce:	3b30      	subs	r3, #48	; 0x30
 80099d0:	f100 0201 	add.w	r2, r0, #1
 80099d4:	d014      	beq.n	8009a00 <_strtod_l+0x248>
 80099d6:	9907      	ldr	r1, [sp, #28]
 80099d8:	4411      	add	r1, r2
 80099da:	9107      	str	r1, [sp, #28]
 80099dc:	462a      	mov	r2, r5
 80099de:	eb00 0e05 	add.w	lr, r0, r5
 80099e2:	210a      	movs	r1, #10
 80099e4:	4572      	cmp	r2, lr
 80099e6:	d113      	bne.n	8009a10 <_strtod_l+0x258>
 80099e8:	182a      	adds	r2, r5, r0
 80099ea:	2a08      	cmp	r2, #8
 80099ec:	f105 0501 	add.w	r5, r5, #1
 80099f0:	4405      	add	r5, r0
 80099f2:	dc1c      	bgt.n	8009a2e <_strtod_l+0x276>
 80099f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80099f6:	220a      	movs	r2, #10
 80099f8:	fb02 3301 	mla	r3, r2, r1, r3
 80099fc:	9309      	str	r3, [sp, #36]	; 0x24
 80099fe:	2200      	movs	r2, #0
 8009a00:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009a02:	1c59      	adds	r1, r3, #1
 8009a04:	911d      	str	r1, [sp, #116]	; 0x74
 8009a06:	785b      	ldrb	r3, [r3, #1]
 8009a08:	4610      	mov	r0, r2
 8009a0a:	e7c9      	b.n	80099a0 <_strtod_l+0x1e8>
 8009a0c:	4638      	mov	r0, r7
 8009a0e:	e7d2      	b.n	80099b6 <_strtod_l+0x1fe>
 8009a10:	2a08      	cmp	r2, #8
 8009a12:	dc04      	bgt.n	8009a1e <_strtod_l+0x266>
 8009a14:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009a16:	434e      	muls	r6, r1
 8009a18:	9609      	str	r6, [sp, #36]	; 0x24
 8009a1a:	3201      	adds	r2, #1
 8009a1c:	e7e2      	b.n	80099e4 <_strtod_l+0x22c>
 8009a1e:	f102 0c01 	add.w	ip, r2, #1
 8009a22:	f1bc 0f10 	cmp.w	ip, #16
 8009a26:	bfd8      	it	le
 8009a28:	fb01 f909 	mulle.w	r9, r1, r9
 8009a2c:	e7f5      	b.n	8009a1a <_strtod_l+0x262>
 8009a2e:	2d10      	cmp	r5, #16
 8009a30:	bfdc      	itt	le
 8009a32:	220a      	movle	r2, #10
 8009a34:	fb02 3909 	mlale	r9, r2, r9, r3
 8009a38:	e7e1      	b.n	80099fe <_strtod_l+0x246>
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	9307      	str	r3, [sp, #28]
 8009a3e:	2201      	movs	r2, #1
 8009a40:	e77c      	b.n	800993c <_strtod_l+0x184>
 8009a42:	f04f 0c00 	mov.w	ip, #0
 8009a46:	f108 0302 	add.w	r3, r8, #2
 8009a4a:	931d      	str	r3, [sp, #116]	; 0x74
 8009a4c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8009a50:	e785      	b.n	800995e <_strtod_l+0x1a6>
 8009a52:	f04f 0c01 	mov.w	ip, #1
 8009a56:	e7f6      	b.n	8009a46 <_strtod_l+0x28e>
 8009a58:	0800d3a4 	.word	0x0800d3a4
 8009a5c:	0800d0f0 	.word	0x0800d0f0
 8009a60:	7ff00000 	.word	0x7ff00000
 8009a64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009a66:	1c59      	adds	r1, r3, #1
 8009a68:	911d      	str	r1, [sp, #116]	; 0x74
 8009a6a:	785b      	ldrb	r3, [r3, #1]
 8009a6c:	2b30      	cmp	r3, #48	; 0x30
 8009a6e:	d0f9      	beq.n	8009a64 <_strtod_l+0x2ac>
 8009a70:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8009a74:	2908      	cmp	r1, #8
 8009a76:	f63f af79 	bhi.w	800996c <_strtod_l+0x1b4>
 8009a7a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8009a7e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009a80:	9308      	str	r3, [sp, #32]
 8009a82:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009a84:	1c59      	adds	r1, r3, #1
 8009a86:	911d      	str	r1, [sp, #116]	; 0x74
 8009a88:	785b      	ldrb	r3, [r3, #1]
 8009a8a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8009a8e:	2e09      	cmp	r6, #9
 8009a90:	d937      	bls.n	8009b02 <_strtod_l+0x34a>
 8009a92:	9e08      	ldr	r6, [sp, #32]
 8009a94:	1b89      	subs	r1, r1, r6
 8009a96:	2908      	cmp	r1, #8
 8009a98:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8009a9c:	dc02      	bgt.n	8009aa4 <_strtod_l+0x2ec>
 8009a9e:	4576      	cmp	r6, lr
 8009aa0:	bfa8      	it	ge
 8009aa2:	4676      	movge	r6, lr
 8009aa4:	f1bc 0f00 	cmp.w	ip, #0
 8009aa8:	d000      	beq.n	8009aac <_strtod_l+0x2f4>
 8009aaa:	4276      	negs	r6, r6
 8009aac:	2d00      	cmp	r5, #0
 8009aae:	d14f      	bne.n	8009b50 <_strtod_l+0x398>
 8009ab0:	9904      	ldr	r1, [sp, #16]
 8009ab2:	4301      	orrs	r1, r0
 8009ab4:	f47f aec2 	bne.w	800983c <_strtod_l+0x84>
 8009ab8:	2a00      	cmp	r2, #0
 8009aba:	f47f aedb 	bne.w	8009874 <_strtod_l+0xbc>
 8009abe:	2b69      	cmp	r3, #105	; 0x69
 8009ac0:	d027      	beq.n	8009b12 <_strtod_l+0x35a>
 8009ac2:	dc24      	bgt.n	8009b0e <_strtod_l+0x356>
 8009ac4:	2b49      	cmp	r3, #73	; 0x49
 8009ac6:	d024      	beq.n	8009b12 <_strtod_l+0x35a>
 8009ac8:	2b4e      	cmp	r3, #78	; 0x4e
 8009aca:	f47f aed3 	bne.w	8009874 <_strtod_l+0xbc>
 8009ace:	499e      	ldr	r1, [pc, #632]	; (8009d48 <_strtod_l+0x590>)
 8009ad0:	a81d      	add	r0, sp, #116	; 0x74
 8009ad2:	f002 f8c3 	bl	800bc5c <__match>
 8009ad6:	2800      	cmp	r0, #0
 8009ad8:	f43f aecc 	beq.w	8009874 <_strtod_l+0xbc>
 8009adc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009ade:	781b      	ldrb	r3, [r3, #0]
 8009ae0:	2b28      	cmp	r3, #40	; 0x28
 8009ae2:	d12d      	bne.n	8009b40 <_strtod_l+0x388>
 8009ae4:	4999      	ldr	r1, [pc, #612]	; (8009d4c <_strtod_l+0x594>)
 8009ae6:	aa20      	add	r2, sp, #128	; 0x80
 8009ae8:	a81d      	add	r0, sp, #116	; 0x74
 8009aea:	f002 f8cb 	bl	800bc84 <__hexnan>
 8009aee:	2805      	cmp	r0, #5
 8009af0:	d126      	bne.n	8009b40 <_strtod_l+0x388>
 8009af2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009af4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8009af8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009afc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009b00:	e69c      	b.n	800983c <_strtod_l+0x84>
 8009b02:	210a      	movs	r1, #10
 8009b04:	fb01 3e0e 	mla	lr, r1, lr, r3
 8009b08:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009b0c:	e7b9      	b.n	8009a82 <_strtod_l+0x2ca>
 8009b0e:	2b6e      	cmp	r3, #110	; 0x6e
 8009b10:	e7db      	b.n	8009aca <_strtod_l+0x312>
 8009b12:	498f      	ldr	r1, [pc, #572]	; (8009d50 <_strtod_l+0x598>)
 8009b14:	a81d      	add	r0, sp, #116	; 0x74
 8009b16:	f002 f8a1 	bl	800bc5c <__match>
 8009b1a:	2800      	cmp	r0, #0
 8009b1c:	f43f aeaa 	beq.w	8009874 <_strtod_l+0xbc>
 8009b20:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009b22:	498c      	ldr	r1, [pc, #560]	; (8009d54 <_strtod_l+0x59c>)
 8009b24:	3b01      	subs	r3, #1
 8009b26:	a81d      	add	r0, sp, #116	; 0x74
 8009b28:	931d      	str	r3, [sp, #116]	; 0x74
 8009b2a:	f002 f897 	bl	800bc5c <__match>
 8009b2e:	b910      	cbnz	r0, 8009b36 <_strtod_l+0x37e>
 8009b30:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009b32:	3301      	adds	r3, #1
 8009b34:	931d      	str	r3, [sp, #116]	; 0x74
 8009b36:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8009d64 <_strtod_l+0x5ac>
 8009b3a:	f04f 0a00 	mov.w	sl, #0
 8009b3e:	e67d      	b.n	800983c <_strtod_l+0x84>
 8009b40:	4885      	ldr	r0, [pc, #532]	; (8009d58 <_strtod_l+0x5a0>)
 8009b42:	f003 f89d 	bl	800cc80 <nan>
 8009b46:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009b4a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009b4e:	e675      	b.n	800983c <_strtod_l+0x84>
 8009b50:	9b07      	ldr	r3, [sp, #28]
 8009b52:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b54:	1af3      	subs	r3, r6, r3
 8009b56:	2f00      	cmp	r7, #0
 8009b58:	bf08      	it	eq
 8009b5a:	462f      	moveq	r7, r5
 8009b5c:	2d10      	cmp	r5, #16
 8009b5e:	9308      	str	r3, [sp, #32]
 8009b60:	46a8      	mov	r8, r5
 8009b62:	bfa8      	it	ge
 8009b64:	f04f 0810 	movge.w	r8, #16
 8009b68:	f7f6 fcf4 	bl	8000554 <__aeabi_ui2d>
 8009b6c:	2d09      	cmp	r5, #9
 8009b6e:	4682      	mov	sl, r0
 8009b70:	468b      	mov	fp, r1
 8009b72:	dd13      	ble.n	8009b9c <_strtod_l+0x3e4>
 8009b74:	4b79      	ldr	r3, [pc, #484]	; (8009d5c <_strtod_l+0x5a4>)
 8009b76:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009b7a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009b7e:	f7f6 fd63 	bl	8000648 <__aeabi_dmul>
 8009b82:	4682      	mov	sl, r0
 8009b84:	4648      	mov	r0, r9
 8009b86:	468b      	mov	fp, r1
 8009b88:	f7f6 fce4 	bl	8000554 <__aeabi_ui2d>
 8009b8c:	4602      	mov	r2, r0
 8009b8e:	460b      	mov	r3, r1
 8009b90:	4650      	mov	r0, sl
 8009b92:	4659      	mov	r1, fp
 8009b94:	f7f6 fba2 	bl	80002dc <__adddf3>
 8009b98:	4682      	mov	sl, r0
 8009b9a:	468b      	mov	fp, r1
 8009b9c:	2d0f      	cmp	r5, #15
 8009b9e:	dc38      	bgt.n	8009c12 <_strtod_l+0x45a>
 8009ba0:	9b08      	ldr	r3, [sp, #32]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	f43f ae4a 	beq.w	800983c <_strtod_l+0x84>
 8009ba8:	dd24      	ble.n	8009bf4 <_strtod_l+0x43c>
 8009baa:	2b16      	cmp	r3, #22
 8009bac:	dc0b      	bgt.n	8009bc6 <_strtod_l+0x40e>
 8009bae:	4d6b      	ldr	r5, [pc, #428]	; (8009d5c <_strtod_l+0x5a4>)
 8009bb0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8009bb4:	e9d5 0100 	ldrd	r0, r1, [r5]
 8009bb8:	4652      	mov	r2, sl
 8009bba:	465b      	mov	r3, fp
 8009bbc:	f7f6 fd44 	bl	8000648 <__aeabi_dmul>
 8009bc0:	4682      	mov	sl, r0
 8009bc2:	468b      	mov	fp, r1
 8009bc4:	e63a      	b.n	800983c <_strtod_l+0x84>
 8009bc6:	9a08      	ldr	r2, [sp, #32]
 8009bc8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009bcc:	4293      	cmp	r3, r2
 8009bce:	db20      	blt.n	8009c12 <_strtod_l+0x45a>
 8009bd0:	4c62      	ldr	r4, [pc, #392]	; (8009d5c <_strtod_l+0x5a4>)
 8009bd2:	f1c5 050f 	rsb	r5, r5, #15
 8009bd6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009bda:	4652      	mov	r2, sl
 8009bdc:	465b      	mov	r3, fp
 8009bde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009be2:	f7f6 fd31 	bl	8000648 <__aeabi_dmul>
 8009be6:	9b08      	ldr	r3, [sp, #32]
 8009be8:	1b5d      	subs	r5, r3, r5
 8009bea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009bee:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009bf2:	e7e3      	b.n	8009bbc <_strtod_l+0x404>
 8009bf4:	9b08      	ldr	r3, [sp, #32]
 8009bf6:	3316      	adds	r3, #22
 8009bf8:	db0b      	blt.n	8009c12 <_strtod_l+0x45a>
 8009bfa:	9b07      	ldr	r3, [sp, #28]
 8009bfc:	4a57      	ldr	r2, [pc, #348]	; (8009d5c <_strtod_l+0x5a4>)
 8009bfe:	1b9e      	subs	r6, r3, r6
 8009c00:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8009c04:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009c08:	4650      	mov	r0, sl
 8009c0a:	4659      	mov	r1, fp
 8009c0c:	f7f6 fe46 	bl	800089c <__aeabi_ddiv>
 8009c10:	e7d6      	b.n	8009bc0 <_strtod_l+0x408>
 8009c12:	9b08      	ldr	r3, [sp, #32]
 8009c14:	eba5 0808 	sub.w	r8, r5, r8
 8009c18:	4498      	add	r8, r3
 8009c1a:	f1b8 0f00 	cmp.w	r8, #0
 8009c1e:	dd71      	ble.n	8009d04 <_strtod_l+0x54c>
 8009c20:	f018 030f 	ands.w	r3, r8, #15
 8009c24:	d00a      	beq.n	8009c3c <_strtod_l+0x484>
 8009c26:	494d      	ldr	r1, [pc, #308]	; (8009d5c <_strtod_l+0x5a4>)
 8009c28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c2c:	4652      	mov	r2, sl
 8009c2e:	465b      	mov	r3, fp
 8009c30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c34:	f7f6 fd08 	bl	8000648 <__aeabi_dmul>
 8009c38:	4682      	mov	sl, r0
 8009c3a:	468b      	mov	fp, r1
 8009c3c:	f038 080f 	bics.w	r8, r8, #15
 8009c40:	d04d      	beq.n	8009cde <_strtod_l+0x526>
 8009c42:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009c46:	dd22      	ble.n	8009c8e <_strtod_l+0x4d6>
 8009c48:	2500      	movs	r5, #0
 8009c4a:	462e      	mov	r6, r5
 8009c4c:	9509      	str	r5, [sp, #36]	; 0x24
 8009c4e:	9507      	str	r5, [sp, #28]
 8009c50:	2322      	movs	r3, #34	; 0x22
 8009c52:	f8df b110 	ldr.w	fp, [pc, #272]	; 8009d64 <_strtod_l+0x5ac>
 8009c56:	6023      	str	r3, [r4, #0]
 8009c58:	f04f 0a00 	mov.w	sl, #0
 8009c5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	f43f adec 	beq.w	800983c <_strtod_l+0x84>
 8009c64:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009c66:	4620      	mov	r0, r4
 8009c68:	f002 f97c 	bl	800bf64 <_Bfree>
 8009c6c:	9907      	ldr	r1, [sp, #28]
 8009c6e:	4620      	mov	r0, r4
 8009c70:	f002 f978 	bl	800bf64 <_Bfree>
 8009c74:	4631      	mov	r1, r6
 8009c76:	4620      	mov	r0, r4
 8009c78:	f002 f974 	bl	800bf64 <_Bfree>
 8009c7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009c7e:	4620      	mov	r0, r4
 8009c80:	f002 f970 	bl	800bf64 <_Bfree>
 8009c84:	4629      	mov	r1, r5
 8009c86:	4620      	mov	r0, r4
 8009c88:	f002 f96c 	bl	800bf64 <_Bfree>
 8009c8c:	e5d6      	b.n	800983c <_strtod_l+0x84>
 8009c8e:	2300      	movs	r3, #0
 8009c90:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009c94:	4650      	mov	r0, sl
 8009c96:	4659      	mov	r1, fp
 8009c98:	4699      	mov	r9, r3
 8009c9a:	f1b8 0f01 	cmp.w	r8, #1
 8009c9e:	dc21      	bgt.n	8009ce4 <_strtod_l+0x52c>
 8009ca0:	b10b      	cbz	r3, 8009ca6 <_strtod_l+0x4ee>
 8009ca2:	4682      	mov	sl, r0
 8009ca4:	468b      	mov	fp, r1
 8009ca6:	4b2e      	ldr	r3, [pc, #184]	; (8009d60 <_strtod_l+0x5a8>)
 8009ca8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009cac:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8009cb0:	4652      	mov	r2, sl
 8009cb2:	465b      	mov	r3, fp
 8009cb4:	e9d9 0100 	ldrd	r0, r1, [r9]
 8009cb8:	f7f6 fcc6 	bl	8000648 <__aeabi_dmul>
 8009cbc:	4b29      	ldr	r3, [pc, #164]	; (8009d64 <_strtod_l+0x5ac>)
 8009cbe:	460a      	mov	r2, r1
 8009cc0:	400b      	ands	r3, r1
 8009cc2:	4929      	ldr	r1, [pc, #164]	; (8009d68 <_strtod_l+0x5b0>)
 8009cc4:	428b      	cmp	r3, r1
 8009cc6:	4682      	mov	sl, r0
 8009cc8:	d8be      	bhi.n	8009c48 <_strtod_l+0x490>
 8009cca:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009cce:	428b      	cmp	r3, r1
 8009cd0:	bf86      	itte	hi
 8009cd2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8009d6c <_strtod_l+0x5b4>
 8009cd6:	f04f 3aff 	movhi.w	sl, #4294967295
 8009cda:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009cde:	2300      	movs	r3, #0
 8009ce0:	9304      	str	r3, [sp, #16]
 8009ce2:	e081      	b.n	8009de8 <_strtod_l+0x630>
 8009ce4:	f018 0f01 	tst.w	r8, #1
 8009ce8:	d007      	beq.n	8009cfa <_strtod_l+0x542>
 8009cea:	4b1d      	ldr	r3, [pc, #116]	; (8009d60 <_strtod_l+0x5a8>)
 8009cec:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8009cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf4:	f7f6 fca8 	bl	8000648 <__aeabi_dmul>
 8009cf8:	2301      	movs	r3, #1
 8009cfa:	f109 0901 	add.w	r9, r9, #1
 8009cfe:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009d02:	e7ca      	b.n	8009c9a <_strtod_l+0x4e2>
 8009d04:	d0eb      	beq.n	8009cde <_strtod_l+0x526>
 8009d06:	f1c8 0800 	rsb	r8, r8, #0
 8009d0a:	f018 020f 	ands.w	r2, r8, #15
 8009d0e:	d00a      	beq.n	8009d26 <_strtod_l+0x56e>
 8009d10:	4b12      	ldr	r3, [pc, #72]	; (8009d5c <_strtod_l+0x5a4>)
 8009d12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d16:	4650      	mov	r0, sl
 8009d18:	4659      	mov	r1, fp
 8009d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d1e:	f7f6 fdbd 	bl	800089c <__aeabi_ddiv>
 8009d22:	4682      	mov	sl, r0
 8009d24:	468b      	mov	fp, r1
 8009d26:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009d2a:	d0d8      	beq.n	8009cde <_strtod_l+0x526>
 8009d2c:	f1b8 0f1f 	cmp.w	r8, #31
 8009d30:	dd1e      	ble.n	8009d70 <_strtod_l+0x5b8>
 8009d32:	2500      	movs	r5, #0
 8009d34:	462e      	mov	r6, r5
 8009d36:	9509      	str	r5, [sp, #36]	; 0x24
 8009d38:	9507      	str	r5, [sp, #28]
 8009d3a:	2322      	movs	r3, #34	; 0x22
 8009d3c:	f04f 0a00 	mov.w	sl, #0
 8009d40:	f04f 0b00 	mov.w	fp, #0
 8009d44:	6023      	str	r3, [r4, #0]
 8009d46:	e789      	b.n	8009c5c <_strtod_l+0x4a4>
 8009d48:	0800d0c9 	.word	0x0800d0c9
 8009d4c:	0800d104 	.word	0x0800d104
 8009d50:	0800d0c1 	.word	0x0800d0c1
 8009d54:	0800d244 	.word	0x0800d244
 8009d58:	0800d560 	.word	0x0800d560
 8009d5c:	0800d440 	.word	0x0800d440
 8009d60:	0800d418 	.word	0x0800d418
 8009d64:	7ff00000 	.word	0x7ff00000
 8009d68:	7ca00000 	.word	0x7ca00000
 8009d6c:	7fefffff 	.word	0x7fefffff
 8009d70:	f018 0310 	ands.w	r3, r8, #16
 8009d74:	bf18      	it	ne
 8009d76:	236a      	movne	r3, #106	; 0x6a
 8009d78:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800a130 <_strtod_l+0x978>
 8009d7c:	9304      	str	r3, [sp, #16]
 8009d7e:	4650      	mov	r0, sl
 8009d80:	4659      	mov	r1, fp
 8009d82:	2300      	movs	r3, #0
 8009d84:	f018 0f01 	tst.w	r8, #1
 8009d88:	d004      	beq.n	8009d94 <_strtod_l+0x5dc>
 8009d8a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009d8e:	f7f6 fc5b 	bl	8000648 <__aeabi_dmul>
 8009d92:	2301      	movs	r3, #1
 8009d94:	ea5f 0868 	movs.w	r8, r8, asr #1
 8009d98:	f109 0908 	add.w	r9, r9, #8
 8009d9c:	d1f2      	bne.n	8009d84 <_strtod_l+0x5cc>
 8009d9e:	b10b      	cbz	r3, 8009da4 <_strtod_l+0x5ec>
 8009da0:	4682      	mov	sl, r0
 8009da2:	468b      	mov	fp, r1
 8009da4:	9b04      	ldr	r3, [sp, #16]
 8009da6:	b1bb      	cbz	r3, 8009dd8 <_strtod_l+0x620>
 8009da8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8009dac:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	4659      	mov	r1, fp
 8009db4:	dd10      	ble.n	8009dd8 <_strtod_l+0x620>
 8009db6:	2b1f      	cmp	r3, #31
 8009db8:	f340 8128 	ble.w	800a00c <_strtod_l+0x854>
 8009dbc:	2b34      	cmp	r3, #52	; 0x34
 8009dbe:	bfde      	ittt	le
 8009dc0:	3b20      	suble	r3, #32
 8009dc2:	f04f 32ff 	movle.w	r2, #4294967295
 8009dc6:	fa02 f303 	lslle.w	r3, r2, r3
 8009dca:	f04f 0a00 	mov.w	sl, #0
 8009dce:	bfcc      	ite	gt
 8009dd0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009dd4:	ea03 0b01 	andle.w	fp, r3, r1
 8009dd8:	2200      	movs	r2, #0
 8009dda:	2300      	movs	r3, #0
 8009ddc:	4650      	mov	r0, sl
 8009dde:	4659      	mov	r1, fp
 8009de0:	f7f6 fe9a 	bl	8000b18 <__aeabi_dcmpeq>
 8009de4:	2800      	cmp	r0, #0
 8009de6:	d1a4      	bne.n	8009d32 <_strtod_l+0x57a>
 8009de8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dea:	9300      	str	r3, [sp, #0]
 8009dec:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009dee:	462b      	mov	r3, r5
 8009df0:	463a      	mov	r2, r7
 8009df2:	4620      	mov	r0, r4
 8009df4:	f002 f922 	bl	800c03c <__s2b>
 8009df8:	9009      	str	r0, [sp, #36]	; 0x24
 8009dfa:	2800      	cmp	r0, #0
 8009dfc:	f43f af24 	beq.w	8009c48 <_strtod_l+0x490>
 8009e00:	9b07      	ldr	r3, [sp, #28]
 8009e02:	1b9e      	subs	r6, r3, r6
 8009e04:	9b08      	ldr	r3, [sp, #32]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	bfb4      	ite	lt
 8009e0a:	4633      	movlt	r3, r6
 8009e0c:	2300      	movge	r3, #0
 8009e0e:	9310      	str	r3, [sp, #64]	; 0x40
 8009e10:	9b08      	ldr	r3, [sp, #32]
 8009e12:	2500      	movs	r5, #0
 8009e14:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009e18:	9318      	str	r3, [sp, #96]	; 0x60
 8009e1a:	462e      	mov	r6, r5
 8009e1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e1e:	4620      	mov	r0, r4
 8009e20:	6859      	ldr	r1, [r3, #4]
 8009e22:	f002 f85f 	bl	800bee4 <_Balloc>
 8009e26:	9007      	str	r0, [sp, #28]
 8009e28:	2800      	cmp	r0, #0
 8009e2a:	f43f af11 	beq.w	8009c50 <_strtod_l+0x498>
 8009e2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e30:	691a      	ldr	r2, [r3, #16]
 8009e32:	3202      	adds	r2, #2
 8009e34:	f103 010c 	add.w	r1, r3, #12
 8009e38:	0092      	lsls	r2, r2, #2
 8009e3a:	300c      	adds	r0, #12
 8009e3c:	f002 f844 	bl	800bec8 <memcpy>
 8009e40:	ec4b ab10 	vmov	d0, sl, fp
 8009e44:	aa20      	add	r2, sp, #128	; 0x80
 8009e46:	a91f      	add	r1, sp, #124	; 0x7c
 8009e48:	4620      	mov	r0, r4
 8009e4a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8009e4e:	f002 fc31 	bl	800c6b4 <__d2b>
 8009e52:	901e      	str	r0, [sp, #120]	; 0x78
 8009e54:	2800      	cmp	r0, #0
 8009e56:	f43f aefb 	beq.w	8009c50 <_strtod_l+0x498>
 8009e5a:	2101      	movs	r1, #1
 8009e5c:	4620      	mov	r0, r4
 8009e5e:	f002 f987 	bl	800c170 <__i2b>
 8009e62:	4606      	mov	r6, r0
 8009e64:	2800      	cmp	r0, #0
 8009e66:	f43f aef3 	beq.w	8009c50 <_strtod_l+0x498>
 8009e6a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009e6c:	9904      	ldr	r1, [sp, #16]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	bfab      	itete	ge
 8009e72:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8009e74:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8009e76:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8009e78:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8009e7c:	bfac      	ite	ge
 8009e7e:	eb03 0902 	addge.w	r9, r3, r2
 8009e82:	1ad7      	sublt	r7, r2, r3
 8009e84:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009e86:	eba3 0801 	sub.w	r8, r3, r1
 8009e8a:	4490      	add	r8, r2
 8009e8c:	4ba3      	ldr	r3, [pc, #652]	; (800a11c <_strtod_l+0x964>)
 8009e8e:	f108 38ff 	add.w	r8, r8, #4294967295
 8009e92:	4598      	cmp	r8, r3
 8009e94:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009e98:	f280 80cc 	bge.w	800a034 <_strtod_l+0x87c>
 8009e9c:	eba3 0308 	sub.w	r3, r3, r8
 8009ea0:	2b1f      	cmp	r3, #31
 8009ea2:	eba2 0203 	sub.w	r2, r2, r3
 8009ea6:	f04f 0101 	mov.w	r1, #1
 8009eaa:	f300 80b6 	bgt.w	800a01a <_strtod_l+0x862>
 8009eae:	fa01 f303 	lsl.w	r3, r1, r3
 8009eb2:	9311      	str	r3, [sp, #68]	; 0x44
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	930c      	str	r3, [sp, #48]	; 0x30
 8009eb8:	eb09 0802 	add.w	r8, r9, r2
 8009ebc:	9b04      	ldr	r3, [sp, #16]
 8009ebe:	45c1      	cmp	r9, r8
 8009ec0:	4417      	add	r7, r2
 8009ec2:	441f      	add	r7, r3
 8009ec4:	464b      	mov	r3, r9
 8009ec6:	bfa8      	it	ge
 8009ec8:	4643      	movge	r3, r8
 8009eca:	42bb      	cmp	r3, r7
 8009ecc:	bfa8      	it	ge
 8009ece:	463b      	movge	r3, r7
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	bfc2      	ittt	gt
 8009ed4:	eba8 0803 	subgt.w	r8, r8, r3
 8009ed8:	1aff      	subgt	r7, r7, r3
 8009eda:	eba9 0903 	subgt.w	r9, r9, r3
 8009ede:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	dd17      	ble.n	8009f14 <_strtod_l+0x75c>
 8009ee4:	4631      	mov	r1, r6
 8009ee6:	461a      	mov	r2, r3
 8009ee8:	4620      	mov	r0, r4
 8009eea:	f002 f9fd 	bl	800c2e8 <__pow5mult>
 8009eee:	4606      	mov	r6, r0
 8009ef0:	2800      	cmp	r0, #0
 8009ef2:	f43f aead 	beq.w	8009c50 <_strtod_l+0x498>
 8009ef6:	4601      	mov	r1, r0
 8009ef8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009efa:	4620      	mov	r0, r4
 8009efc:	f002 f94e 	bl	800c19c <__multiply>
 8009f00:	900f      	str	r0, [sp, #60]	; 0x3c
 8009f02:	2800      	cmp	r0, #0
 8009f04:	f43f aea4 	beq.w	8009c50 <_strtod_l+0x498>
 8009f08:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009f0a:	4620      	mov	r0, r4
 8009f0c:	f002 f82a 	bl	800bf64 <_Bfree>
 8009f10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f12:	931e      	str	r3, [sp, #120]	; 0x78
 8009f14:	f1b8 0f00 	cmp.w	r8, #0
 8009f18:	f300 8091 	bgt.w	800a03e <_strtod_l+0x886>
 8009f1c:	9b08      	ldr	r3, [sp, #32]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	dd08      	ble.n	8009f34 <_strtod_l+0x77c>
 8009f22:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009f24:	9907      	ldr	r1, [sp, #28]
 8009f26:	4620      	mov	r0, r4
 8009f28:	f002 f9de 	bl	800c2e8 <__pow5mult>
 8009f2c:	9007      	str	r0, [sp, #28]
 8009f2e:	2800      	cmp	r0, #0
 8009f30:	f43f ae8e 	beq.w	8009c50 <_strtod_l+0x498>
 8009f34:	2f00      	cmp	r7, #0
 8009f36:	dd08      	ble.n	8009f4a <_strtod_l+0x792>
 8009f38:	9907      	ldr	r1, [sp, #28]
 8009f3a:	463a      	mov	r2, r7
 8009f3c:	4620      	mov	r0, r4
 8009f3e:	f002 fa2d 	bl	800c39c <__lshift>
 8009f42:	9007      	str	r0, [sp, #28]
 8009f44:	2800      	cmp	r0, #0
 8009f46:	f43f ae83 	beq.w	8009c50 <_strtod_l+0x498>
 8009f4a:	f1b9 0f00 	cmp.w	r9, #0
 8009f4e:	dd08      	ble.n	8009f62 <_strtod_l+0x7aa>
 8009f50:	4631      	mov	r1, r6
 8009f52:	464a      	mov	r2, r9
 8009f54:	4620      	mov	r0, r4
 8009f56:	f002 fa21 	bl	800c39c <__lshift>
 8009f5a:	4606      	mov	r6, r0
 8009f5c:	2800      	cmp	r0, #0
 8009f5e:	f43f ae77 	beq.w	8009c50 <_strtod_l+0x498>
 8009f62:	9a07      	ldr	r2, [sp, #28]
 8009f64:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009f66:	4620      	mov	r0, r4
 8009f68:	f002 faa0 	bl	800c4ac <__mdiff>
 8009f6c:	4605      	mov	r5, r0
 8009f6e:	2800      	cmp	r0, #0
 8009f70:	f43f ae6e 	beq.w	8009c50 <_strtod_l+0x498>
 8009f74:	68c3      	ldr	r3, [r0, #12]
 8009f76:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f78:	2300      	movs	r3, #0
 8009f7a:	60c3      	str	r3, [r0, #12]
 8009f7c:	4631      	mov	r1, r6
 8009f7e:	f002 fa79 	bl	800c474 <__mcmp>
 8009f82:	2800      	cmp	r0, #0
 8009f84:	da65      	bge.n	800a052 <_strtod_l+0x89a>
 8009f86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f88:	ea53 030a 	orrs.w	r3, r3, sl
 8009f8c:	f040 8087 	bne.w	800a09e <_strtod_l+0x8e6>
 8009f90:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	f040 8082 	bne.w	800a09e <_strtod_l+0x8e6>
 8009f9a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009f9e:	0d1b      	lsrs	r3, r3, #20
 8009fa0:	051b      	lsls	r3, r3, #20
 8009fa2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009fa6:	d97a      	bls.n	800a09e <_strtod_l+0x8e6>
 8009fa8:	696b      	ldr	r3, [r5, #20]
 8009faa:	b913      	cbnz	r3, 8009fb2 <_strtod_l+0x7fa>
 8009fac:	692b      	ldr	r3, [r5, #16]
 8009fae:	2b01      	cmp	r3, #1
 8009fb0:	dd75      	ble.n	800a09e <_strtod_l+0x8e6>
 8009fb2:	4629      	mov	r1, r5
 8009fb4:	2201      	movs	r2, #1
 8009fb6:	4620      	mov	r0, r4
 8009fb8:	f002 f9f0 	bl	800c39c <__lshift>
 8009fbc:	4631      	mov	r1, r6
 8009fbe:	4605      	mov	r5, r0
 8009fc0:	f002 fa58 	bl	800c474 <__mcmp>
 8009fc4:	2800      	cmp	r0, #0
 8009fc6:	dd6a      	ble.n	800a09e <_strtod_l+0x8e6>
 8009fc8:	9904      	ldr	r1, [sp, #16]
 8009fca:	4a55      	ldr	r2, [pc, #340]	; (800a120 <_strtod_l+0x968>)
 8009fcc:	465b      	mov	r3, fp
 8009fce:	2900      	cmp	r1, #0
 8009fd0:	f000 8085 	beq.w	800a0de <_strtod_l+0x926>
 8009fd4:	ea02 010b 	and.w	r1, r2, fp
 8009fd8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009fdc:	dc7f      	bgt.n	800a0de <_strtod_l+0x926>
 8009fde:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009fe2:	f77f aeaa 	ble.w	8009d3a <_strtod_l+0x582>
 8009fe6:	4a4f      	ldr	r2, [pc, #316]	; (800a124 <_strtod_l+0x96c>)
 8009fe8:	2300      	movs	r3, #0
 8009fea:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8009fee:	4650      	mov	r0, sl
 8009ff0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8009ff4:	4659      	mov	r1, fp
 8009ff6:	f7f6 fb27 	bl	8000648 <__aeabi_dmul>
 8009ffa:	460b      	mov	r3, r1
 8009ffc:	4303      	orrs	r3, r0
 8009ffe:	bf08      	it	eq
 800a000:	2322      	moveq	r3, #34	; 0x22
 800a002:	4682      	mov	sl, r0
 800a004:	468b      	mov	fp, r1
 800a006:	bf08      	it	eq
 800a008:	6023      	streq	r3, [r4, #0]
 800a00a:	e62b      	b.n	8009c64 <_strtod_l+0x4ac>
 800a00c:	f04f 32ff 	mov.w	r2, #4294967295
 800a010:	fa02 f303 	lsl.w	r3, r2, r3
 800a014:	ea03 0a0a 	and.w	sl, r3, sl
 800a018:	e6de      	b.n	8009dd8 <_strtod_l+0x620>
 800a01a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800a01e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800a022:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800a026:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800a02a:	fa01 f308 	lsl.w	r3, r1, r8
 800a02e:	930c      	str	r3, [sp, #48]	; 0x30
 800a030:	9111      	str	r1, [sp, #68]	; 0x44
 800a032:	e741      	b.n	8009eb8 <_strtod_l+0x700>
 800a034:	2300      	movs	r3, #0
 800a036:	930c      	str	r3, [sp, #48]	; 0x30
 800a038:	2301      	movs	r3, #1
 800a03a:	9311      	str	r3, [sp, #68]	; 0x44
 800a03c:	e73c      	b.n	8009eb8 <_strtod_l+0x700>
 800a03e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a040:	4642      	mov	r2, r8
 800a042:	4620      	mov	r0, r4
 800a044:	f002 f9aa 	bl	800c39c <__lshift>
 800a048:	901e      	str	r0, [sp, #120]	; 0x78
 800a04a:	2800      	cmp	r0, #0
 800a04c:	f47f af66 	bne.w	8009f1c <_strtod_l+0x764>
 800a050:	e5fe      	b.n	8009c50 <_strtod_l+0x498>
 800a052:	465f      	mov	r7, fp
 800a054:	d16e      	bne.n	800a134 <_strtod_l+0x97c>
 800a056:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a058:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a05c:	b342      	cbz	r2, 800a0b0 <_strtod_l+0x8f8>
 800a05e:	4a32      	ldr	r2, [pc, #200]	; (800a128 <_strtod_l+0x970>)
 800a060:	4293      	cmp	r3, r2
 800a062:	d128      	bne.n	800a0b6 <_strtod_l+0x8fe>
 800a064:	9b04      	ldr	r3, [sp, #16]
 800a066:	4650      	mov	r0, sl
 800a068:	b1eb      	cbz	r3, 800a0a6 <_strtod_l+0x8ee>
 800a06a:	4a2d      	ldr	r2, [pc, #180]	; (800a120 <_strtod_l+0x968>)
 800a06c:	403a      	ands	r2, r7
 800a06e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800a072:	f04f 31ff 	mov.w	r1, #4294967295
 800a076:	d819      	bhi.n	800a0ac <_strtod_l+0x8f4>
 800a078:	0d12      	lsrs	r2, r2, #20
 800a07a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a07e:	fa01 f303 	lsl.w	r3, r1, r3
 800a082:	4298      	cmp	r0, r3
 800a084:	d117      	bne.n	800a0b6 <_strtod_l+0x8fe>
 800a086:	4b29      	ldr	r3, [pc, #164]	; (800a12c <_strtod_l+0x974>)
 800a088:	429f      	cmp	r7, r3
 800a08a:	d102      	bne.n	800a092 <_strtod_l+0x8da>
 800a08c:	3001      	adds	r0, #1
 800a08e:	f43f addf 	beq.w	8009c50 <_strtod_l+0x498>
 800a092:	4b23      	ldr	r3, [pc, #140]	; (800a120 <_strtod_l+0x968>)
 800a094:	403b      	ands	r3, r7
 800a096:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a09a:	f04f 0a00 	mov.w	sl, #0
 800a09e:	9b04      	ldr	r3, [sp, #16]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d1a0      	bne.n	8009fe6 <_strtod_l+0x82e>
 800a0a4:	e5de      	b.n	8009c64 <_strtod_l+0x4ac>
 800a0a6:	f04f 33ff 	mov.w	r3, #4294967295
 800a0aa:	e7ea      	b.n	800a082 <_strtod_l+0x8ca>
 800a0ac:	460b      	mov	r3, r1
 800a0ae:	e7e8      	b.n	800a082 <_strtod_l+0x8ca>
 800a0b0:	ea53 030a 	orrs.w	r3, r3, sl
 800a0b4:	d088      	beq.n	8009fc8 <_strtod_l+0x810>
 800a0b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0b8:	b1db      	cbz	r3, 800a0f2 <_strtod_l+0x93a>
 800a0ba:	423b      	tst	r3, r7
 800a0bc:	d0ef      	beq.n	800a09e <_strtod_l+0x8e6>
 800a0be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a0c0:	9a04      	ldr	r2, [sp, #16]
 800a0c2:	4650      	mov	r0, sl
 800a0c4:	4659      	mov	r1, fp
 800a0c6:	b1c3      	cbz	r3, 800a0fa <_strtod_l+0x942>
 800a0c8:	f7ff fb5a 	bl	8009780 <sulp>
 800a0cc:	4602      	mov	r2, r0
 800a0ce:	460b      	mov	r3, r1
 800a0d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a0d4:	f7f6 f902 	bl	80002dc <__adddf3>
 800a0d8:	4682      	mov	sl, r0
 800a0da:	468b      	mov	fp, r1
 800a0dc:	e7df      	b.n	800a09e <_strtod_l+0x8e6>
 800a0de:	4013      	ands	r3, r2
 800a0e0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a0e4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a0e8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a0ec:	f04f 3aff 	mov.w	sl, #4294967295
 800a0f0:	e7d5      	b.n	800a09e <_strtod_l+0x8e6>
 800a0f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a0f4:	ea13 0f0a 	tst.w	r3, sl
 800a0f8:	e7e0      	b.n	800a0bc <_strtod_l+0x904>
 800a0fa:	f7ff fb41 	bl	8009780 <sulp>
 800a0fe:	4602      	mov	r2, r0
 800a100:	460b      	mov	r3, r1
 800a102:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a106:	f7f6 f8e7 	bl	80002d8 <__aeabi_dsub>
 800a10a:	2200      	movs	r2, #0
 800a10c:	2300      	movs	r3, #0
 800a10e:	4682      	mov	sl, r0
 800a110:	468b      	mov	fp, r1
 800a112:	f7f6 fd01 	bl	8000b18 <__aeabi_dcmpeq>
 800a116:	2800      	cmp	r0, #0
 800a118:	d0c1      	beq.n	800a09e <_strtod_l+0x8e6>
 800a11a:	e60e      	b.n	8009d3a <_strtod_l+0x582>
 800a11c:	fffffc02 	.word	0xfffffc02
 800a120:	7ff00000 	.word	0x7ff00000
 800a124:	39500000 	.word	0x39500000
 800a128:	000fffff 	.word	0x000fffff
 800a12c:	7fefffff 	.word	0x7fefffff
 800a130:	0800d118 	.word	0x0800d118
 800a134:	4631      	mov	r1, r6
 800a136:	4628      	mov	r0, r5
 800a138:	f002 fb18 	bl	800c76c <__ratio>
 800a13c:	ec59 8b10 	vmov	r8, r9, d0
 800a140:	ee10 0a10 	vmov	r0, s0
 800a144:	2200      	movs	r2, #0
 800a146:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a14a:	4649      	mov	r1, r9
 800a14c:	f7f6 fcf8 	bl	8000b40 <__aeabi_dcmple>
 800a150:	2800      	cmp	r0, #0
 800a152:	d07c      	beq.n	800a24e <_strtod_l+0xa96>
 800a154:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a156:	2b00      	cmp	r3, #0
 800a158:	d04c      	beq.n	800a1f4 <_strtod_l+0xa3c>
 800a15a:	4b95      	ldr	r3, [pc, #596]	; (800a3b0 <_strtod_l+0xbf8>)
 800a15c:	2200      	movs	r2, #0
 800a15e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800a162:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800a3b0 <_strtod_l+0xbf8>
 800a166:	f04f 0800 	mov.w	r8, #0
 800a16a:	4b92      	ldr	r3, [pc, #584]	; (800a3b4 <_strtod_l+0xbfc>)
 800a16c:	403b      	ands	r3, r7
 800a16e:	9311      	str	r3, [sp, #68]	; 0x44
 800a170:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a172:	4b91      	ldr	r3, [pc, #580]	; (800a3b8 <_strtod_l+0xc00>)
 800a174:	429a      	cmp	r2, r3
 800a176:	f040 80b2 	bne.w	800a2de <_strtod_l+0xb26>
 800a17a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a17e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a182:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800a186:	ec4b ab10 	vmov	d0, sl, fp
 800a18a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800a18e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a192:	f002 fa13 	bl	800c5bc <__ulp>
 800a196:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a19a:	ec53 2b10 	vmov	r2, r3, d0
 800a19e:	f7f6 fa53 	bl	8000648 <__aeabi_dmul>
 800a1a2:	4652      	mov	r2, sl
 800a1a4:	465b      	mov	r3, fp
 800a1a6:	f7f6 f899 	bl	80002dc <__adddf3>
 800a1aa:	460b      	mov	r3, r1
 800a1ac:	4981      	ldr	r1, [pc, #516]	; (800a3b4 <_strtod_l+0xbfc>)
 800a1ae:	4a83      	ldr	r2, [pc, #524]	; (800a3bc <_strtod_l+0xc04>)
 800a1b0:	4019      	ands	r1, r3
 800a1b2:	4291      	cmp	r1, r2
 800a1b4:	4682      	mov	sl, r0
 800a1b6:	d95e      	bls.n	800a276 <_strtod_l+0xabe>
 800a1b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1ba:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d103      	bne.n	800a1ca <_strtod_l+0xa12>
 800a1c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1c4:	3301      	adds	r3, #1
 800a1c6:	f43f ad43 	beq.w	8009c50 <_strtod_l+0x498>
 800a1ca:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800a3c8 <_strtod_l+0xc10>
 800a1ce:	f04f 3aff 	mov.w	sl, #4294967295
 800a1d2:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a1d4:	4620      	mov	r0, r4
 800a1d6:	f001 fec5 	bl	800bf64 <_Bfree>
 800a1da:	9907      	ldr	r1, [sp, #28]
 800a1dc:	4620      	mov	r0, r4
 800a1de:	f001 fec1 	bl	800bf64 <_Bfree>
 800a1e2:	4631      	mov	r1, r6
 800a1e4:	4620      	mov	r0, r4
 800a1e6:	f001 febd 	bl	800bf64 <_Bfree>
 800a1ea:	4629      	mov	r1, r5
 800a1ec:	4620      	mov	r0, r4
 800a1ee:	f001 feb9 	bl	800bf64 <_Bfree>
 800a1f2:	e613      	b.n	8009e1c <_strtod_l+0x664>
 800a1f4:	f1ba 0f00 	cmp.w	sl, #0
 800a1f8:	d11b      	bne.n	800a232 <_strtod_l+0xa7a>
 800a1fa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a1fe:	b9f3      	cbnz	r3, 800a23e <_strtod_l+0xa86>
 800a200:	4b6b      	ldr	r3, [pc, #428]	; (800a3b0 <_strtod_l+0xbf8>)
 800a202:	2200      	movs	r2, #0
 800a204:	4640      	mov	r0, r8
 800a206:	4649      	mov	r1, r9
 800a208:	f7f6 fc90 	bl	8000b2c <__aeabi_dcmplt>
 800a20c:	b9d0      	cbnz	r0, 800a244 <_strtod_l+0xa8c>
 800a20e:	4640      	mov	r0, r8
 800a210:	4649      	mov	r1, r9
 800a212:	4b6b      	ldr	r3, [pc, #428]	; (800a3c0 <_strtod_l+0xc08>)
 800a214:	2200      	movs	r2, #0
 800a216:	f7f6 fa17 	bl	8000648 <__aeabi_dmul>
 800a21a:	4680      	mov	r8, r0
 800a21c:	4689      	mov	r9, r1
 800a21e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a222:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800a226:	931b      	str	r3, [sp, #108]	; 0x6c
 800a228:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800a22c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800a230:	e79b      	b.n	800a16a <_strtod_l+0x9b2>
 800a232:	f1ba 0f01 	cmp.w	sl, #1
 800a236:	d102      	bne.n	800a23e <_strtod_l+0xa86>
 800a238:	2f00      	cmp	r7, #0
 800a23a:	f43f ad7e 	beq.w	8009d3a <_strtod_l+0x582>
 800a23e:	4b61      	ldr	r3, [pc, #388]	; (800a3c4 <_strtod_l+0xc0c>)
 800a240:	2200      	movs	r2, #0
 800a242:	e78c      	b.n	800a15e <_strtod_l+0x9a6>
 800a244:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800a3c0 <_strtod_l+0xc08>
 800a248:	f04f 0800 	mov.w	r8, #0
 800a24c:	e7e7      	b.n	800a21e <_strtod_l+0xa66>
 800a24e:	4b5c      	ldr	r3, [pc, #368]	; (800a3c0 <_strtod_l+0xc08>)
 800a250:	4640      	mov	r0, r8
 800a252:	4649      	mov	r1, r9
 800a254:	2200      	movs	r2, #0
 800a256:	f7f6 f9f7 	bl	8000648 <__aeabi_dmul>
 800a25a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a25c:	4680      	mov	r8, r0
 800a25e:	4689      	mov	r9, r1
 800a260:	b933      	cbnz	r3, 800a270 <_strtod_l+0xab8>
 800a262:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a266:	9012      	str	r0, [sp, #72]	; 0x48
 800a268:	9313      	str	r3, [sp, #76]	; 0x4c
 800a26a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800a26e:	e7dd      	b.n	800a22c <_strtod_l+0xa74>
 800a270:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800a274:	e7f9      	b.n	800a26a <_strtod_l+0xab2>
 800a276:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800a27a:	9b04      	ldr	r3, [sp, #16]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d1a8      	bne.n	800a1d2 <_strtod_l+0xa1a>
 800a280:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a284:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a286:	0d1b      	lsrs	r3, r3, #20
 800a288:	051b      	lsls	r3, r3, #20
 800a28a:	429a      	cmp	r2, r3
 800a28c:	d1a1      	bne.n	800a1d2 <_strtod_l+0xa1a>
 800a28e:	4640      	mov	r0, r8
 800a290:	4649      	mov	r1, r9
 800a292:	f7f6 fd39 	bl	8000d08 <__aeabi_d2lz>
 800a296:	f7f6 f9a9 	bl	80005ec <__aeabi_l2d>
 800a29a:	4602      	mov	r2, r0
 800a29c:	460b      	mov	r3, r1
 800a29e:	4640      	mov	r0, r8
 800a2a0:	4649      	mov	r1, r9
 800a2a2:	f7f6 f819 	bl	80002d8 <__aeabi_dsub>
 800a2a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a2a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a2ac:	ea43 030a 	orr.w	r3, r3, sl
 800a2b0:	4313      	orrs	r3, r2
 800a2b2:	4680      	mov	r8, r0
 800a2b4:	4689      	mov	r9, r1
 800a2b6:	d053      	beq.n	800a360 <_strtod_l+0xba8>
 800a2b8:	a335      	add	r3, pc, #212	; (adr r3, 800a390 <_strtod_l+0xbd8>)
 800a2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2be:	f7f6 fc35 	bl	8000b2c <__aeabi_dcmplt>
 800a2c2:	2800      	cmp	r0, #0
 800a2c4:	f47f acce 	bne.w	8009c64 <_strtod_l+0x4ac>
 800a2c8:	a333      	add	r3, pc, #204	; (adr r3, 800a398 <_strtod_l+0xbe0>)
 800a2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ce:	4640      	mov	r0, r8
 800a2d0:	4649      	mov	r1, r9
 800a2d2:	f7f6 fc49 	bl	8000b68 <__aeabi_dcmpgt>
 800a2d6:	2800      	cmp	r0, #0
 800a2d8:	f43f af7b 	beq.w	800a1d2 <_strtod_l+0xa1a>
 800a2dc:	e4c2      	b.n	8009c64 <_strtod_l+0x4ac>
 800a2de:	9b04      	ldr	r3, [sp, #16]
 800a2e0:	b333      	cbz	r3, 800a330 <_strtod_l+0xb78>
 800a2e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a2e4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a2e8:	d822      	bhi.n	800a330 <_strtod_l+0xb78>
 800a2ea:	a32d      	add	r3, pc, #180	; (adr r3, 800a3a0 <_strtod_l+0xbe8>)
 800a2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f0:	4640      	mov	r0, r8
 800a2f2:	4649      	mov	r1, r9
 800a2f4:	f7f6 fc24 	bl	8000b40 <__aeabi_dcmple>
 800a2f8:	b1a0      	cbz	r0, 800a324 <_strtod_l+0xb6c>
 800a2fa:	4649      	mov	r1, r9
 800a2fc:	4640      	mov	r0, r8
 800a2fe:	f7f6 fc7b 	bl	8000bf8 <__aeabi_d2uiz>
 800a302:	2801      	cmp	r0, #1
 800a304:	bf38      	it	cc
 800a306:	2001      	movcc	r0, #1
 800a308:	f7f6 f924 	bl	8000554 <__aeabi_ui2d>
 800a30c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a30e:	4680      	mov	r8, r0
 800a310:	4689      	mov	r9, r1
 800a312:	bb13      	cbnz	r3, 800a35a <_strtod_l+0xba2>
 800a314:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a318:	9014      	str	r0, [sp, #80]	; 0x50
 800a31a:	9315      	str	r3, [sp, #84]	; 0x54
 800a31c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a320:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800a324:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a326:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a328:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800a32c:	1a9b      	subs	r3, r3, r2
 800a32e:	930d      	str	r3, [sp, #52]	; 0x34
 800a330:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a334:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a338:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a33c:	f002 f93e 	bl	800c5bc <__ulp>
 800a340:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a344:	ec53 2b10 	vmov	r2, r3, d0
 800a348:	f7f6 f97e 	bl	8000648 <__aeabi_dmul>
 800a34c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a350:	f7f5 ffc4 	bl	80002dc <__adddf3>
 800a354:	4682      	mov	sl, r0
 800a356:	468b      	mov	fp, r1
 800a358:	e78f      	b.n	800a27a <_strtod_l+0xac2>
 800a35a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800a35e:	e7dd      	b.n	800a31c <_strtod_l+0xb64>
 800a360:	a311      	add	r3, pc, #68	; (adr r3, 800a3a8 <_strtod_l+0xbf0>)
 800a362:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a366:	f7f6 fbe1 	bl	8000b2c <__aeabi_dcmplt>
 800a36a:	e7b4      	b.n	800a2d6 <_strtod_l+0xb1e>
 800a36c:	2300      	movs	r3, #0
 800a36e:	930e      	str	r3, [sp, #56]	; 0x38
 800a370:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a372:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a374:	6013      	str	r3, [r2, #0]
 800a376:	f7ff ba65 	b.w	8009844 <_strtod_l+0x8c>
 800a37a:	2b65      	cmp	r3, #101	; 0x65
 800a37c:	f43f ab5d 	beq.w	8009a3a <_strtod_l+0x282>
 800a380:	2b45      	cmp	r3, #69	; 0x45
 800a382:	f43f ab5a 	beq.w	8009a3a <_strtod_l+0x282>
 800a386:	2201      	movs	r2, #1
 800a388:	f7ff bb92 	b.w	8009ab0 <_strtod_l+0x2f8>
 800a38c:	f3af 8000 	nop.w
 800a390:	94a03595 	.word	0x94a03595
 800a394:	3fdfffff 	.word	0x3fdfffff
 800a398:	35afe535 	.word	0x35afe535
 800a39c:	3fe00000 	.word	0x3fe00000
 800a3a0:	ffc00000 	.word	0xffc00000
 800a3a4:	41dfffff 	.word	0x41dfffff
 800a3a8:	94a03595 	.word	0x94a03595
 800a3ac:	3fcfffff 	.word	0x3fcfffff
 800a3b0:	3ff00000 	.word	0x3ff00000
 800a3b4:	7ff00000 	.word	0x7ff00000
 800a3b8:	7fe00000 	.word	0x7fe00000
 800a3bc:	7c9fffff 	.word	0x7c9fffff
 800a3c0:	3fe00000 	.word	0x3fe00000
 800a3c4:	bff00000 	.word	0xbff00000
 800a3c8:	7fefffff 	.word	0x7fefffff

0800a3cc <strtod>:
 800a3cc:	460a      	mov	r2, r1
 800a3ce:	4601      	mov	r1, r0
 800a3d0:	4802      	ldr	r0, [pc, #8]	; (800a3dc <strtod+0x10>)
 800a3d2:	4b03      	ldr	r3, [pc, #12]	; (800a3e0 <strtod+0x14>)
 800a3d4:	6800      	ldr	r0, [r0, #0]
 800a3d6:	f7ff b9ef 	b.w	80097b8 <_strtod_l>
 800a3da:	bf00      	nop
 800a3dc:	20000018 	.word	0x20000018
 800a3e0:	20000080 	.word	0x20000080

0800a3e4 <_strtol_l.isra.0>:
 800a3e4:	2b01      	cmp	r3, #1
 800a3e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3ea:	d001      	beq.n	800a3f0 <_strtol_l.isra.0+0xc>
 800a3ec:	2b24      	cmp	r3, #36	; 0x24
 800a3ee:	d906      	bls.n	800a3fe <_strtol_l.isra.0+0x1a>
 800a3f0:	f7fe fc9c 	bl	8008d2c <__errno>
 800a3f4:	2316      	movs	r3, #22
 800a3f6:	6003      	str	r3, [r0, #0]
 800a3f8:	2000      	movs	r0, #0
 800a3fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3fe:	4f3a      	ldr	r7, [pc, #232]	; (800a4e8 <_strtol_l.isra.0+0x104>)
 800a400:	468e      	mov	lr, r1
 800a402:	4676      	mov	r6, lr
 800a404:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800a408:	5de5      	ldrb	r5, [r4, r7]
 800a40a:	f015 0508 	ands.w	r5, r5, #8
 800a40e:	d1f8      	bne.n	800a402 <_strtol_l.isra.0+0x1e>
 800a410:	2c2d      	cmp	r4, #45	; 0x2d
 800a412:	d134      	bne.n	800a47e <_strtol_l.isra.0+0x9a>
 800a414:	f89e 4000 	ldrb.w	r4, [lr]
 800a418:	f04f 0801 	mov.w	r8, #1
 800a41c:	f106 0e02 	add.w	lr, r6, #2
 800a420:	2b00      	cmp	r3, #0
 800a422:	d05c      	beq.n	800a4de <_strtol_l.isra.0+0xfa>
 800a424:	2b10      	cmp	r3, #16
 800a426:	d10c      	bne.n	800a442 <_strtol_l.isra.0+0x5e>
 800a428:	2c30      	cmp	r4, #48	; 0x30
 800a42a:	d10a      	bne.n	800a442 <_strtol_l.isra.0+0x5e>
 800a42c:	f89e 4000 	ldrb.w	r4, [lr]
 800a430:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a434:	2c58      	cmp	r4, #88	; 0x58
 800a436:	d14d      	bne.n	800a4d4 <_strtol_l.isra.0+0xf0>
 800a438:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800a43c:	2310      	movs	r3, #16
 800a43e:	f10e 0e02 	add.w	lr, lr, #2
 800a442:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800a446:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a44a:	2600      	movs	r6, #0
 800a44c:	fbbc f9f3 	udiv	r9, ip, r3
 800a450:	4635      	mov	r5, r6
 800a452:	fb03 ca19 	mls	sl, r3, r9, ip
 800a456:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800a45a:	2f09      	cmp	r7, #9
 800a45c:	d818      	bhi.n	800a490 <_strtol_l.isra.0+0xac>
 800a45e:	463c      	mov	r4, r7
 800a460:	42a3      	cmp	r3, r4
 800a462:	dd24      	ble.n	800a4ae <_strtol_l.isra.0+0xca>
 800a464:	2e00      	cmp	r6, #0
 800a466:	db1f      	blt.n	800a4a8 <_strtol_l.isra.0+0xc4>
 800a468:	45a9      	cmp	r9, r5
 800a46a:	d31d      	bcc.n	800a4a8 <_strtol_l.isra.0+0xc4>
 800a46c:	d101      	bne.n	800a472 <_strtol_l.isra.0+0x8e>
 800a46e:	45a2      	cmp	sl, r4
 800a470:	db1a      	blt.n	800a4a8 <_strtol_l.isra.0+0xc4>
 800a472:	fb05 4503 	mla	r5, r5, r3, r4
 800a476:	2601      	movs	r6, #1
 800a478:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800a47c:	e7eb      	b.n	800a456 <_strtol_l.isra.0+0x72>
 800a47e:	2c2b      	cmp	r4, #43	; 0x2b
 800a480:	bf08      	it	eq
 800a482:	f89e 4000 	ldrbeq.w	r4, [lr]
 800a486:	46a8      	mov	r8, r5
 800a488:	bf08      	it	eq
 800a48a:	f106 0e02 	addeq.w	lr, r6, #2
 800a48e:	e7c7      	b.n	800a420 <_strtol_l.isra.0+0x3c>
 800a490:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800a494:	2f19      	cmp	r7, #25
 800a496:	d801      	bhi.n	800a49c <_strtol_l.isra.0+0xb8>
 800a498:	3c37      	subs	r4, #55	; 0x37
 800a49a:	e7e1      	b.n	800a460 <_strtol_l.isra.0+0x7c>
 800a49c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800a4a0:	2f19      	cmp	r7, #25
 800a4a2:	d804      	bhi.n	800a4ae <_strtol_l.isra.0+0xca>
 800a4a4:	3c57      	subs	r4, #87	; 0x57
 800a4a6:	e7db      	b.n	800a460 <_strtol_l.isra.0+0x7c>
 800a4a8:	f04f 36ff 	mov.w	r6, #4294967295
 800a4ac:	e7e4      	b.n	800a478 <_strtol_l.isra.0+0x94>
 800a4ae:	2e00      	cmp	r6, #0
 800a4b0:	da05      	bge.n	800a4be <_strtol_l.isra.0+0xda>
 800a4b2:	2322      	movs	r3, #34	; 0x22
 800a4b4:	6003      	str	r3, [r0, #0]
 800a4b6:	4665      	mov	r5, ip
 800a4b8:	b942      	cbnz	r2, 800a4cc <_strtol_l.isra.0+0xe8>
 800a4ba:	4628      	mov	r0, r5
 800a4bc:	e79d      	b.n	800a3fa <_strtol_l.isra.0+0x16>
 800a4be:	f1b8 0f00 	cmp.w	r8, #0
 800a4c2:	d000      	beq.n	800a4c6 <_strtol_l.isra.0+0xe2>
 800a4c4:	426d      	negs	r5, r5
 800a4c6:	2a00      	cmp	r2, #0
 800a4c8:	d0f7      	beq.n	800a4ba <_strtol_l.isra.0+0xd6>
 800a4ca:	b10e      	cbz	r6, 800a4d0 <_strtol_l.isra.0+0xec>
 800a4cc:	f10e 31ff 	add.w	r1, lr, #4294967295
 800a4d0:	6011      	str	r1, [r2, #0]
 800a4d2:	e7f2      	b.n	800a4ba <_strtol_l.isra.0+0xd6>
 800a4d4:	2430      	movs	r4, #48	; 0x30
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d1b3      	bne.n	800a442 <_strtol_l.isra.0+0x5e>
 800a4da:	2308      	movs	r3, #8
 800a4dc:	e7b1      	b.n	800a442 <_strtol_l.isra.0+0x5e>
 800a4de:	2c30      	cmp	r4, #48	; 0x30
 800a4e0:	d0a4      	beq.n	800a42c <_strtol_l.isra.0+0x48>
 800a4e2:	230a      	movs	r3, #10
 800a4e4:	e7ad      	b.n	800a442 <_strtol_l.isra.0+0x5e>
 800a4e6:	bf00      	nop
 800a4e8:	0800d141 	.word	0x0800d141

0800a4ec <strtol>:
 800a4ec:	4613      	mov	r3, r2
 800a4ee:	460a      	mov	r2, r1
 800a4f0:	4601      	mov	r1, r0
 800a4f2:	4802      	ldr	r0, [pc, #8]	; (800a4fc <strtol+0x10>)
 800a4f4:	6800      	ldr	r0, [r0, #0]
 800a4f6:	f7ff bf75 	b.w	800a3e4 <_strtol_l.isra.0>
 800a4fa:	bf00      	nop
 800a4fc:	20000018 	.word	0x20000018

0800a500 <__swbuf_r>:
 800a500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a502:	460e      	mov	r6, r1
 800a504:	4614      	mov	r4, r2
 800a506:	4605      	mov	r5, r0
 800a508:	b118      	cbz	r0, 800a512 <__swbuf_r+0x12>
 800a50a:	6983      	ldr	r3, [r0, #24]
 800a50c:	b90b      	cbnz	r3, 800a512 <__swbuf_r+0x12>
 800a50e:	f001 f849 	bl	800b5a4 <__sinit>
 800a512:	4b21      	ldr	r3, [pc, #132]	; (800a598 <__swbuf_r+0x98>)
 800a514:	429c      	cmp	r4, r3
 800a516:	d12b      	bne.n	800a570 <__swbuf_r+0x70>
 800a518:	686c      	ldr	r4, [r5, #4]
 800a51a:	69a3      	ldr	r3, [r4, #24]
 800a51c:	60a3      	str	r3, [r4, #8]
 800a51e:	89a3      	ldrh	r3, [r4, #12]
 800a520:	071a      	lsls	r2, r3, #28
 800a522:	d52f      	bpl.n	800a584 <__swbuf_r+0x84>
 800a524:	6923      	ldr	r3, [r4, #16]
 800a526:	b36b      	cbz	r3, 800a584 <__swbuf_r+0x84>
 800a528:	6923      	ldr	r3, [r4, #16]
 800a52a:	6820      	ldr	r0, [r4, #0]
 800a52c:	1ac0      	subs	r0, r0, r3
 800a52e:	6963      	ldr	r3, [r4, #20]
 800a530:	b2f6      	uxtb	r6, r6
 800a532:	4283      	cmp	r3, r0
 800a534:	4637      	mov	r7, r6
 800a536:	dc04      	bgt.n	800a542 <__swbuf_r+0x42>
 800a538:	4621      	mov	r1, r4
 800a53a:	4628      	mov	r0, r5
 800a53c:	f000 ff9e 	bl	800b47c <_fflush_r>
 800a540:	bb30      	cbnz	r0, 800a590 <__swbuf_r+0x90>
 800a542:	68a3      	ldr	r3, [r4, #8]
 800a544:	3b01      	subs	r3, #1
 800a546:	60a3      	str	r3, [r4, #8]
 800a548:	6823      	ldr	r3, [r4, #0]
 800a54a:	1c5a      	adds	r2, r3, #1
 800a54c:	6022      	str	r2, [r4, #0]
 800a54e:	701e      	strb	r6, [r3, #0]
 800a550:	6963      	ldr	r3, [r4, #20]
 800a552:	3001      	adds	r0, #1
 800a554:	4283      	cmp	r3, r0
 800a556:	d004      	beq.n	800a562 <__swbuf_r+0x62>
 800a558:	89a3      	ldrh	r3, [r4, #12]
 800a55a:	07db      	lsls	r3, r3, #31
 800a55c:	d506      	bpl.n	800a56c <__swbuf_r+0x6c>
 800a55e:	2e0a      	cmp	r6, #10
 800a560:	d104      	bne.n	800a56c <__swbuf_r+0x6c>
 800a562:	4621      	mov	r1, r4
 800a564:	4628      	mov	r0, r5
 800a566:	f000 ff89 	bl	800b47c <_fflush_r>
 800a56a:	b988      	cbnz	r0, 800a590 <__swbuf_r+0x90>
 800a56c:	4638      	mov	r0, r7
 800a56e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a570:	4b0a      	ldr	r3, [pc, #40]	; (800a59c <__swbuf_r+0x9c>)
 800a572:	429c      	cmp	r4, r3
 800a574:	d101      	bne.n	800a57a <__swbuf_r+0x7a>
 800a576:	68ac      	ldr	r4, [r5, #8]
 800a578:	e7cf      	b.n	800a51a <__swbuf_r+0x1a>
 800a57a:	4b09      	ldr	r3, [pc, #36]	; (800a5a0 <__swbuf_r+0xa0>)
 800a57c:	429c      	cmp	r4, r3
 800a57e:	bf08      	it	eq
 800a580:	68ec      	ldreq	r4, [r5, #12]
 800a582:	e7ca      	b.n	800a51a <__swbuf_r+0x1a>
 800a584:	4621      	mov	r1, r4
 800a586:	4628      	mov	r0, r5
 800a588:	f000 f80c 	bl	800a5a4 <__swsetup_r>
 800a58c:	2800      	cmp	r0, #0
 800a58e:	d0cb      	beq.n	800a528 <__swbuf_r+0x28>
 800a590:	f04f 37ff 	mov.w	r7, #4294967295
 800a594:	e7ea      	b.n	800a56c <__swbuf_r+0x6c>
 800a596:	bf00      	nop
 800a598:	0800d2f8 	.word	0x0800d2f8
 800a59c:	0800d318 	.word	0x0800d318
 800a5a0:	0800d2d8 	.word	0x0800d2d8

0800a5a4 <__swsetup_r>:
 800a5a4:	4b32      	ldr	r3, [pc, #200]	; (800a670 <__swsetup_r+0xcc>)
 800a5a6:	b570      	push	{r4, r5, r6, lr}
 800a5a8:	681d      	ldr	r5, [r3, #0]
 800a5aa:	4606      	mov	r6, r0
 800a5ac:	460c      	mov	r4, r1
 800a5ae:	b125      	cbz	r5, 800a5ba <__swsetup_r+0x16>
 800a5b0:	69ab      	ldr	r3, [r5, #24]
 800a5b2:	b913      	cbnz	r3, 800a5ba <__swsetup_r+0x16>
 800a5b4:	4628      	mov	r0, r5
 800a5b6:	f000 fff5 	bl	800b5a4 <__sinit>
 800a5ba:	4b2e      	ldr	r3, [pc, #184]	; (800a674 <__swsetup_r+0xd0>)
 800a5bc:	429c      	cmp	r4, r3
 800a5be:	d10f      	bne.n	800a5e0 <__swsetup_r+0x3c>
 800a5c0:	686c      	ldr	r4, [r5, #4]
 800a5c2:	89a3      	ldrh	r3, [r4, #12]
 800a5c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a5c8:	0719      	lsls	r1, r3, #28
 800a5ca:	d42c      	bmi.n	800a626 <__swsetup_r+0x82>
 800a5cc:	06dd      	lsls	r5, r3, #27
 800a5ce:	d411      	bmi.n	800a5f4 <__swsetup_r+0x50>
 800a5d0:	2309      	movs	r3, #9
 800a5d2:	6033      	str	r3, [r6, #0]
 800a5d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a5d8:	81a3      	strh	r3, [r4, #12]
 800a5da:	f04f 30ff 	mov.w	r0, #4294967295
 800a5de:	e03e      	b.n	800a65e <__swsetup_r+0xba>
 800a5e0:	4b25      	ldr	r3, [pc, #148]	; (800a678 <__swsetup_r+0xd4>)
 800a5e2:	429c      	cmp	r4, r3
 800a5e4:	d101      	bne.n	800a5ea <__swsetup_r+0x46>
 800a5e6:	68ac      	ldr	r4, [r5, #8]
 800a5e8:	e7eb      	b.n	800a5c2 <__swsetup_r+0x1e>
 800a5ea:	4b24      	ldr	r3, [pc, #144]	; (800a67c <__swsetup_r+0xd8>)
 800a5ec:	429c      	cmp	r4, r3
 800a5ee:	bf08      	it	eq
 800a5f0:	68ec      	ldreq	r4, [r5, #12]
 800a5f2:	e7e6      	b.n	800a5c2 <__swsetup_r+0x1e>
 800a5f4:	0758      	lsls	r0, r3, #29
 800a5f6:	d512      	bpl.n	800a61e <__swsetup_r+0x7a>
 800a5f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a5fa:	b141      	cbz	r1, 800a60e <__swsetup_r+0x6a>
 800a5fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a600:	4299      	cmp	r1, r3
 800a602:	d002      	beq.n	800a60a <__swsetup_r+0x66>
 800a604:	4630      	mov	r0, r6
 800a606:	f002 f937 	bl	800c878 <_free_r>
 800a60a:	2300      	movs	r3, #0
 800a60c:	6363      	str	r3, [r4, #52]	; 0x34
 800a60e:	89a3      	ldrh	r3, [r4, #12]
 800a610:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a614:	81a3      	strh	r3, [r4, #12]
 800a616:	2300      	movs	r3, #0
 800a618:	6063      	str	r3, [r4, #4]
 800a61a:	6923      	ldr	r3, [r4, #16]
 800a61c:	6023      	str	r3, [r4, #0]
 800a61e:	89a3      	ldrh	r3, [r4, #12]
 800a620:	f043 0308 	orr.w	r3, r3, #8
 800a624:	81a3      	strh	r3, [r4, #12]
 800a626:	6923      	ldr	r3, [r4, #16]
 800a628:	b94b      	cbnz	r3, 800a63e <__swsetup_r+0x9a>
 800a62a:	89a3      	ldrh	r3, [r4, #12]
 800a62c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a630:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a634:	d003      	beq.n	800a63e <__swsetup_r+0x9a>
 800a636:	4621      	mov	r1, r4
 800a638:	4630      	mov	r0, r6
 800a63a:	f001 fbeb 	bl	800be14 <__smakebuf_r>
 800a63e:	89a0      	ldrh	r0, [r4, #12]
 800a640:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a644:	f010 0301 	ands.w	r3, r0, #1
 800a648:	d00a      	beq.n	800a660 <__swsetup_r+0xbc>
 800a64a:	2300      	movs	r3, #0
 800a64c:	60a3      	str	r3, [r4, #8]
 800a64e:	6963      	ldr	r3, [r4, #20]
 800a650:	425b      	negs	r3, r3
 800a652:	61a3      	str	r3, [r4, #24]
 800a654:	6923      	ldr	r3, [r4, #16]
 800a656:	b943      	cbnz	r3, 800a66a <__swsetup_r+0xc6>
 800a658:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a65c:	d1ba      	bne.n	800a5d4 <__swsetup_r+0x30>
 800a65e:	bd70      	pop	{r4, r5, r6, pc}
 800a660:	0781      	lsls	r1, r0, #30
 800a662:	bf58      	it	pl
 800a664:	6963      	ldrpl	r3, [r4, #20]
 800a666:	60a3      	str	r3, [r4, #8]
 800a668:	e7f4      	b.n	800a654 <__swsetup_r+0xb0>
 800a66a:	2000      	movs	r0, #0
 800a66c:	e7f7      	b.n	800a65e <__swsetup_r+0xba>
 800a66e:	bf00      	nop
 800a670:	20000018 	.word	0x20000018
 800a674:	0800d2f8 	.word	0x0800d2f8
 800a678:	0800d318 	.word	0x0800d318
 800a67c:	0800d2d8 	.word	0x0800d2d8

0800a680 <quorem>:
 800a680:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a684:	6903      	ldr	r3, [r0, #16]
 800a686:	690c      	ldr	r4, [r1, #16]
 800a688:	42a3      	cmp	r3, r4
 800a68a:	4607      	mov	r7, r0
 800a68c:	f2c0 8081 	blt.w	800a792 <quorem+0x112>
 800a690:	3c01      	subs	r4, #1
 800a692:	f101 0814 	add.w	r8, r1, #20
 800a696:	f100 0514 	add.w	r5, r0, #20
 800a69a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a69e:	9301      	str	r3, [sp, #4]
 800a6a0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a6a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a6a8:	3301      	adds	r3, #1
 800a6aa:	429a      	cmp	r2, r3
 800a6ac:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a6b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a6b4:	fbb2 f6f3 	udiv	r6, r2, r3
 800a6b8:	d331      	bcc.n	800a71e <quorem+0x9e>
 800a6ba:	f04f 0e00 	mov.w	lr, #0
 800a6be:	4640      	mov	r0, r8
 800a6c0:	46ac      	mov	ip, r5
 800a6c2:	46f2      	mov	sl, lr
 800a6c4:	f850 2b04 	ldr.w	r2, [r0], #4
 800a6c8:	b293      	uxth	r3, r2
 800a6ca:	fb06 e303 	mla	r3, r6, r3, lr
 800a6ce:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a6d2:	b29b      	uxth	r3, r3
 800a6d4:	ebaa 0303 	sub.w	r3, sl, r3
 800a6d8:	0c12      	lsrs	r2, r2, #16
 800a6da:	f8dc a000 	ldr.w	sl, [ip]
 800a6de:	fb06 e202 	mla	r2, r6, r2, lr
 800a6e2:	fa13 f38a 	uxtah	r3, r3, sl
 800a6e6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a6ea:	fa1f fa82 	uxth.w	sl, r2
 800a6ee:	f8dc 2000 	ldr.w	r2, [ip]
 800a6f2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a6f6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a6fa:	b29b      	uxth	r3, r3
 800a6fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a700:	4581      	cmp	r9, r0
 800a702:	f84c 3b04 	str.w	r3, [ip], #4
 800a706:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a70a:	d2db      	bcs.n	800a6c4 <quorem+0x44>
 800a70c:	f855 300b 	ldr.w	r3, [r5, fp]
 800a710:	b92b      	cbnz	r3, 800a71e <quorem+0x9e>
 800a712:	9b01      	ldr	r3, [sp, #4]
 800a714:	3b04      	subs	r3, #4
 800a716:	429d      	cmp	r5, r3
 800a718:	461a      	mov	r2, r3
 800a71a:	d32e      	bcc.n	800a77a <quorem+0xfa>
 800a71c:	613c      	str	r4, [r7, #16]
 800a71e:	4638      	mov	r0, r7
 800a720:	f001 fea8 	bl	800c474 <__mcmp>
 800a724:	2800      	cmp	r0, #0
 800a726:	db24      	blt.n	800a772 <quorem+0xf2>
 800a728:	3601      	adds	r6, #1
 800a72a:	4628      	mov	r0, r5
 800a72c:	f04f 0c00 	mov.w	ip, #0
 800a730:	f858 2b04 	ldr.w	r2, [r8], #4
 800a734:	f8d0 e000 	ldr.w	lr, [r0]
 800a738:	b293      	uxth	r3, r2
 800a73a:	ebac 0303 	sub.w	r3, ip, r3
 800a73e:	0c12      	lsrs	r2, r2, #16
 800a740:	fa13 f38e 	uxtah	r3, r3, lr
 800a744:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a748:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a74c:	b29b      	uxth	r3, r3
 800a74e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a752:	45c1      	cmp	r9, r8
 800a754:	f840 3b04 	str.w	r3, [r0], #4
 800a758:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a75c:	d2e8      	bcs.n	800a730 <quorem+0xb0>
 800a75e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a762:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a766:	b922      	cbnz	r2, 800a772 <quorem+0xf2>
 800a768:	3b04      	subs	r3, #4
 800a76a:	429d      	cmp	r5, r3
 800a76c:	461a      	mov	r2, r3
 800a76e:	d30a      	bcc.n	800a786 <quorem+0x106>
 800a770:	613c      	str	r4, [r7, #16]
 800a772:	4630      	mov	r0, r6
 800a774:	b003      	add	sp, #12
 800a776:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a77a:	6812      	ldr	r2, [r2, #0]
 800a77c:	3b04      	subs	r3, #4
 800a77e:	2a00      	cmp	r2, #0
 800a780:	d1cc      	bne.n	800a71c <quorem+0x9c>
 800a782:	3c01      	subs	r4, #1
 800a784:	e7c7      	b.n	800a716 <quorem+0x96>
 800a786:	6812      	ldr	r2, [r2, #0]
 800a788:	3b04      	subs	r3, #4
 800a78a:	2a00      	cmp	r2, #0
 800a78c:	d1f0      	bne.n	800a770 <quorem+0xf0>
 800a78e:	3c01      	subs	r4, #1
 800a790:	e7eb      	b.n	800a76a <quorem+0xea>
 800a792:	2000      	movs	r0, #0
 800a794:	e7ee      	b.n	800a774 <quorem+0xf4>
	...

0800a798 <_dtoa_r>:
 800a798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a79c:	ed2d 8b02 	vpush	{d8}
 800a7a0:	ec57 6b10 	vmov	r6, r7, d0
 800a7a4:	b095      	sub	sp, #84	; 0x54
 800a7a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a7a8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a7ac:	9105      	str	r1, [sp, #20]
 800a7ae:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800a7b2:	4604      	mov	r4, r0
 800a7b4:	9209      	str	r2, [sp, #36]	; 0x24
 800a7b6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7b8:	b975      	cbnz	r5, 800a7d8 <_dtoa_r+0x40>
 800a7ba:	2010      	movs	r0, #16
 800a7bc:	f001 fb6a 	bl	800be94 <malloc>
 800a7c0:	4602      	mov	r2, r0
 800a7c2:	6260      	str	r0, [r4, #36]	; 0x24
 800a7c4:	b920      	cbnz	r0, 800a7d0 <_dtoa_r+0x38>
 800a7c6:	4bb2      	ldr	r3, [pc, #712]	; (800aa90 <_dtoa_r+0x2f8>)
 800a7c8:	21ea      	movs	r1, #234	; 0xea
 800a7ca:	48b2      	ldr	r0, [pc, #712]	; (800aa94 <_dtoa_r+0x2fc>)
 800a7cc:	f002 fae4 	bl	800cd98 <__assert_func>
 800a7d0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a7d4:	6005      	str	r5, [r0, #0]
 800a7d6:	60c5      	str	r5, [r0, #12]
 800a7d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a7da:	6819      	ldr	r1, [r3, #0]
 800a7dc:	b151      	cbz	r1, 800a7f4 <_dtoa_r+0x5c>
 800a7de:	685a      	ldr	r2, [r3, #4]
 800a7e0:	604a      	str	r2, [r1, #4]
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	4093      	lsls	r3, r2
 800a7e6:	608b      	str	r3, [r1, #8]
 800a7e8:	4620      	mov	r0, r4
 800a7ea:	f001 fbbb 	bl	800bf64 <_Bfree>
 800a7ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	601a      	str	r2, [r3, #0]
 800a7f4:	1e3b      	subs	r3, r7, #0
 800a7f6:	bfb9      	ittee	lt
 800a7f8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a7fc:	9303      	strlt	r3, [sp, #12]
 800a7fe:	2300      	movge	r3, #0
 800a800:	f8c8 3000 	strge.w	r3, [r8]
 800a804:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800a808:	4ba3      	ldr	r3, [pc, #652]	; (800aa98 <_dtoa_r+0x300>)
 800a80a:	bfbc      	itt	lt
 800a80c:	2201      	movlt	r2, #1
 800a80e:	f8c8 2000 	strlt.w	r2, [r8]
 800a812:	ea33 0309 	bics.w	r3, r3, r9
 800a816:	d11b      	bne.n	800a850 <_dtoa_r+0xb8>
 800a818:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a81a:	f242 730f 	movw	r3, #9999	; 0x270f
 800a81e:	6013      	str	r3, [r2, #0]
 800a820:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a824:	4333      	orrs	r3, r6
 800a826:	f000 857a 	beq.w	800b31e <_dtoa_r+0xb86>
 800a82a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a82c:	b963      	cbnz	r3, 800a848 <_dtoa_r+0xb0>
 800a82e:	4b9b      	ldr	r3, [pc, #620]	; (800aa9c <_dtoa_r+0x304>)
 800a830:	e024      	b.n	800a87c <_dtoa_r+0xe4>
 800a832:	4b9b      	ldr	r3, [pc, #620]	; (800aaa0 <_dtoa_r+0x308>)
 800a834:	9300      	str	r3, [sp, #0]
 800a836:	3308      	adds	r3, #8
 800a838:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a83a:	6013      	str	r3, [r2, #0]
 800a83c:	9800      	ldr	r0, [sp, #0]
 800a83e:	b015      	add	sp, #84	; 0x54
 800a840:	ecbd 8b02 	vpop	{d8}
 800a844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a848:	4b94      	ldr	r3, [pc, #592]	; (800aa9c <_dtoa_r+0x304>)
 800a84a:	9300      	str	r3, [sp, #0]
 800a84c:	3303      	adds	r3, #3
 800a84e:	e7f3      	b.n	800a838 <_dtoa_r+0xa0>
 800a850:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a854:	2200      	movs	r2, #0
 800a856:	ec51 0b17 	vmov	r0, r1, d7
 800a85a:	2300      	movs	r3, #0
 800a85c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800a860:	f7f6 f95a 	bl	8000b18 <__aeabi_dcmpeq>
 800a864:	4680      	mov	r8, r0
 800a866:	b158      	cbz	r0, 800a880 <_dtoa_r+0xe8>
 800a868:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a86a:	2301      	movs	r3, #1
 800a86c:	6013      	str	r3, [r2, #0]
 800a86e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a870:	2b00      	cmp	r3, #0
 800a872:	f000 8551 	beq.w	800b318 <_dtoa_r+0xb80>
 800a876:	488b      	ldr	r0, [pc, #556]	; (800aaa4 <_dtoa_r+0x30c>)
 800a878:	6018      	str	r0, [r3, #0]
 800a87a:	1e43      	subs	r3, r0, #1
 800a87c:	9300      	str	r3, [sp, #0]
 800a87e:	e7dd      	b.n	800a83c <_dtoa_r+0xa4>
 800a880:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a884:	aa12      	add	r2, sp, #72	; 0x48
 800a886:	a913      	add	r1, sp, #76	; 0x4c
 800a888:	4620      	mov	r0, r4
 800a88a:	f001 ff13 	bl	800c6b4 <__d2b>
 800a88e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a892:	4683      	mov	fp, r0
 800a894:	2d00      	cmp	r5, #0
 800a896:	d07c      	beq.n	800a992 <_dtoa_r+0x1fa>
 800a898:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a89a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800a89e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8a2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800a8a6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a8aa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a8ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a8b2:	4b7d      	ldr	r3, [pc, #500]	; (800aaa8 <_dtoa_r+0x310>)
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	4630      	mov	r0, r6
 800a8b8:	4639      	mov	r1, r7
 800a8ba:	f7f5 fd0d 	bl	80002d8 <__aeabi_dsub>
 800a8be:	a36e      	add	r3, pc, #440	; (adr r3, 800aa78 <_dtoa_r+0x2e0>)
 800a8c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c4:	f7f5 fec0 	bl	8000648 <__aeabi_dmul>
 800a8c8:	a36d      	add	r3, pc, #436	; (adr r3, 800aa80 <_dtoa_r+0x2e8>)
 800a8ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ce:	f7f5 fd05 	bl	80002dc <__adddf3>
 800a8d2:	4606      	mov	r6, r0
 800a8d4:	4628      	mov	r0, r5
 800a8d6:	460f      	mov	r7, r1
 800a8d8:	f7f5 fe4c 	bl	8000574 <__aeabi_i2d>
 800a8dc:	a36a      	add	r3, pc, #424	; (adr r3, 800aa88 <_dtoa_r+0x2f0>)
 800a8de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8e2:	f7f5 feb1 	bl	8000648 <__aeabi_dmul>
 800a8e6:	4602      	mov	r2, r0
 800a8e8:	460b      	mov	r3, r1
 800a8ea:	4630      	mov	r0, r6
 800a8ec:	4639      	mov	r1, r7
 800a8ee:	f7f5 fcf5 	bl	80002dc <__adddf3>
 800a8f2:	4606      	mov	r6, r0
 800a8f4:	460f      	mov	r7, r1
 800a8f6:	f7f6 f957 	bl	8000ba8 <__aeabi_d2iz>
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	4682      	mov	sl, r0
 800a8fe:	2300      	movs	r3, #0
 800a900:	4630      	mov	r0, r6
 800a902:	4639      	mov	r1, r7
 800a904:	f7f6 f912 	bl	8000b2c <__aeabi_dcmplt>
 800a908:	b148      	cbz	r0, 800a91e <_dtoa_r+0x186>
 800a90a:	4650      	mov	r0, sl
 800a90c:	f7f5 fe32 	bl	8000574 <__aeabi_i2d>
 800a910:	4632      	mov	r2, r6
 800a912:	463b      	mov	r3, r7
 800a914:	f7f6 f900 	bl	8000b18 <__aeabi_dcmpeq>
 800a918:	b908      	cbnz	r0, 800a91e <_dtoa_r+0x186>
 800a91a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a91e:	f1ba 0f16 	cmp.w	sl, #22
 800a922:	d854      	bhi.n	800a9ce <_dtoa_r+0x236>
 800a924:	4b61      	ldr	r3, [pc, #388]	; (800aaac <_dtoa_r+0x314>)
 800a926:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a92a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a92e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a932:	f7f6 f8fb 	bl	8000b2c <__aeabi_dcmplt>
 800a936:	2800      	cmp	r0, #0
 800a938:	d04b      	beq.n	800a9d2 <_dtoa_r+0x23a>
 800a93a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a93e:	2300      	movs	r3, #0
 800a940:	930e      	str	r3, [sp, #56]	; 0x38
 800a942:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a944:	1b5d      	subs	r5, r3, r5
 800a946:	1e6b      	subs	r3, r5, #1
 800a948:	9304      	str	r3, [sp, #16]
 800a94a:	bf43      	ittte	mi
 800a94c:	2300      	movmi	r3, #0
 800a94e:	f1c5 0801 	rsbmi	r8, r5, #1
 800a952:	9304      	strmi	r3, [sp, #16]
 800a954:	f04f 0800 	movpl.w	r8, #0
 800a958:	f1ba 0f00 	cmp.w	sl, #0
 800a95c:	db3b      	blt.n	800a9d6 <_dtoa_r+0x23e>
 800a95e:	9b04      	ldr	r3, [sp, #16]
 800a960:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800a964:	4453      	add	r3, sl
 800a966:	9304      	str	r3, [sp, #16]
 800a968:	2300      	movs	r3, #0
 800a96a:	9306      	str	r3, [sp, #24]
 800a96c:	9b05      	ldr	r3, [sp, #20]
 800a96e:	2b09      	cmp	r3, #9
 800a970:	d869      	bhi.n	800aa46 <_dtoa_r+0x2ae>
 800a972:	2b05      	cmp	r3, #5
 800a974:	bfc4      	itt	gt
 800a976:	3b04      	subgt	r3, #4
 800a978:	9305      	strgt	r3, [sp, #20]
 800a97a:	9b05      	ldr	r3, [sp, #20]
 800a97c:	f1a3 0302 	sub.w	r3, r3, #2
 800a980:	bfcc      	ite	gt
 800a982:	2500      	movgt	r5, #0
 800a984:	2501      	movle	r5, #1
 800a986:	2b03      	cmp	r3, #3
 800a988:	d869      	bhi.n	800aa5e <_dtoa_r+0x2c6>
 800a98a:	e8df f003 	tbb	[pc, r3]
 800a98e:	4e2c      	.short	0x4e2c
 800a990:	5a4c      	.short	0x5a4c
 800a992:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800a996:	441d      	add	r5, r3
 800a998:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a99c:	2b20      	cmp	r3, #32
 800a99e:	bfc1      	itttt	gt
 800a9a0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a9a4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a9a8:	fa09 f303 	lslgt.w	r3, r9, r3
 800a9ac:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a9b0:	bfda      	itte	le
 800a9b2:	f1c3 0320 	rsble	r3, r3, #32
 800a9b6:	fa06 f003 	lslle.w	r0, r6, r3
 800a9ba:	4318      	orrgt	r0, r3
 800a9bc:	f7f5 fdca 	bl	8000554 <__aeabi_ui2d>
 800a9c0:	2301      	movs	r3, #1
 800a9c2:	4606      	mov	r6, r0
 800a9c4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a9c8:	3d01      	subs	r5, #1
 800a9ca:	9310      	str	r3, [sp, #64]	; 0x40
 800a9cc:	e771      	b.n	800a8b2 <_dtoa_r+0x11a>
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	e7b6      	b.n	800a940 <_dtoa_r+0x1a8>
 800a9d2:	900e      	str	r0, [sp, #56]	; 0x38
 800a9d4:	e7b5      	b.n	800a942 <_dtoa_r+0x1aa>
 800a9d6:	f1ca 0300 	rsb	r3, sl, #0
 800a9da:	9306      	str	r3, [sp, #24]
 800a9dc:	2300      	movs	r3, #0
 800a9de:	eba8 080a 	sub.w	r8, r8, sl
 800a9e2:	930d      	str	r3, [sp, #52]	; 0x34
 800a9e4:	e7c2      	b.n	800a96c <_dtoa_r+0x1d4>
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	9308      	str	r3, [sp, #32]
 800a9ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	dc39      	bgt.n	800aa64 <_dtoa_r+0x2cc>
 800a9f0:	f04f 0901 	mov.w	r9, #1
 800a9f4:	f8cd 9004 	str.w	r9, [sp, #4]
 800a9f8:	464b      	mov	r3, r9
 800a9fa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a9fe:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800aa00:	2200      	movs	r2, #0
 800aa02:	6042      	str	r2, [r0, #4]
 800aa04:	2204      	movs	r2, #4
 800aa06:	f102 0614 	add.w	r6, r2, #20
 800aa0a:	429e      	cmp	r6, r3
 800aa0c:	6841      	ldr	r1, [r0, #4]
 800aa0e:	d92f      	bls.n	800aa70 <_dtoa_r+0x2d8>
 800aa10:	4620      	mov	r0, r4
 800aa12:	f001 fa67 	bl	800bee4 <_Balloc>
 800aa16:	9000      	str	r0, [sp, #0]
 800aa18:	2800      	cmp	r0, #0
 800aa1a:	d14b      	bne.n	800aab4 <_dtoa_r+0x31c>
 800aa1c:	4b24      	ldr	r3, [pc, #144]	; (800aab0 <_dtoa_r+0x318>)
 800aa1e:	4602      	mov	r2, r0
 800aa20:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800aa24:	e6d1      	b.n	800a7ca <_dtoa_r+0x32>
 800aa26:	2301      	movs	r3, #1
 800aa28:	e7de      	b.n	800a9e8 <_dtoa_r+0x250>
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	9308      	str	r3, [sp, #32]
 800aa2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa30:	eb0a 0903 	add.w	r9, sl, r3
 800aa34:	f109 0301 	add.w	r3, r9, #1
 800aa38:	2b01      	cmp	r3, #1
 800aa3a:	9301      	str	r3, [sp, #4]
 800aa3c:	bfb8      	it	lt
 800aa3e:	2301      	movlt	r3, #1
 800aa40:	e7dd      	b.n	800a9fe <_dtoa_r+0x266>
 800aa42:	2301      	movs	r3, #1
 800aa44:	e7f2      	b.n	800aa2c <_dtoa_r+0x294>
 800aa46:	2501      	movs	r5, #1
 800aa48:	2300      	movs	r3, #0
 800aa4a:	9305      	str	r3, [sp, #20]
 800aa4c:	9508      	str	r5, [sp, #32]
 800aa4e:	f04f 39ff 	mov.w	r9, #4294967295
 800aa52:	2200      	movs	r2, #0
 800aa54:	f8cd 9004 	str.w	r9, [sp, #4]
 800aa58:	2312      	movs	r3, #18
 800aa5a:	9209      	str	r2, [sp, #36]	; 0x24
 800aa5c:	e7cf      	b.n	800a9fe <_dtoa_r+0x266>
 800aa5e:	2301      	movs	r3, #1
 800aa60:	9308      	str	r3, [sp, #32]
 800aa62:	e7f4      	b.n	800aa4e <_dtoa_r+0x2b6>
 800aa64:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800aa68:	f8cd 9004 	str.w	r9, [sp, #4]
 800aa6c:	464b      	mov	r3, r9
 800aa6e:	e7c6      	b.n	800a9fe <_dtoa_r+0x266>
 800aa70:	3101      	adds	r1, #1
 800aa72:	6041      	str	r1, [r0, #4]
 800aa74:	0052      	lsls	r2, r2, #1
 800aa76:	e7c6      	b.n	800aa06 <_dtoa_r+0x26e>
 800aa78:	636f4361 	.word	0x636f4361
 800aa7c:	3fd287a7 	.word	0x3fd287a7
 800aa80:	8b60c8b3 	.word	0x8b60c8b3
 800aa84:	3fc68a28 	.word	0x3fc68a28
 800aa88:	509f79fb 	.word	0x509f79fb
 800aa8c:	3fd34413 	.word	0x3fd34413
 800aa90:	0800d24e 	.word	0x0800d24e
 800aa94:	0800d265 	.word	0x0800d265
 800aa98:	7ff00000 	.word	0x7ff00000
 800aa9c:	0800d24a 	.word	0x0800d24a
 800aaa0:	0800d241 	.word	0x0800d241
 800aaa4:	0800d0cd 	.word	0x0800d0cd
 800aaa8:	3ff80000 	.word	0x3ff80000
 800aaac:	0800d440 	.word	0x0800d440
 800aab0:	0800d2c4 	.word	0x0800d2c4
 800aab4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aab6:	9a00      	ldr	r2, [sp, #0]
 800aab8:	601a      	str	r2, [r3, #0]
 800aaba:	9b01      	ldr	r3, [sp, #4]
 800aabc:	2b0e      	cmp	r3, #14
 800aabe:	f200 80ad 	bhi.w	800ac1c <_dtoa_r+0x484>
 800aac2:	2d00      	cmp	r5, #0
 800aac4:	f000 80aa 	beq.w	800ac1c <_dtoa_r+0x484>
 800aac8:	f1ba 0f00 	cmp.w	sl, #0
 800aacc:	dd36      	ble.n	800ab3c <_dtoa_r+0x3a4>
 800aace:	4ac3      	ldr	r2, [pc, #780]	; (800addc <_dtoa_r+0x644>)
 800aad0:	f00a 030f 	and.w	r3, sl, #15
 800aad4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800aad8:	ed93 7b00 	vldr	d7, [r3]
 800aadc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800aae0:	ea4f 172a 	mov.w	r7, sl, asr #4
 800aae4:	eeb0 8a47 	vmov.f32	s16, s14
 800aae8:	eef0 8a67 	vmov.f32	s17, s15
 800aaec:	d016      	beq.n	800ab1c <_dtoa_r+0x384>
 800aaee:	4bbc      	ldr	r3, [pc, #752]	; (800ade0 <_dtoa_r+0x648>)
 800aaf0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800aaf4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aaf8:	f7f5 fed0 	bl	800089c <__aeabi_ddiv>
 800aafc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab00:	f007 070f 	and.w	r7, r7, #15
 800ab04:	2503      	movs	r5, #3
 800ab06:	4eb6      	ldr	r6, [pc, #728]	; (800ade0 <_dtoa_r+0x648>)
 800ab08:	b957      	cbnz	r7, 800ab20 <_dtoa_r+0x388>
 800ab0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab0e:	ec53 2b18 	vmov	r2, r3, d8
 800ab12:	f7f5 fec3 	bl	800089c <__aeabi_ddiv>
 800ab16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab1a:	e029      	b.n	800ab70 <_dtoa_r+0x3d8>
 800ab1c:	2502      	movs	r5, #2
 800ab1e:	e7f2      	b.n	800ab06 <_dtoa_r+0x36e>
 800ab20:	07f9      	lsls	r1, r7, #31
 800ab22:	d508      	bpl.n	800ab36 <_dtoa_r+0x39e>
 800ab24:	ec51 0b18 	vmov	r0, r1, d8
 800ab28:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ab2c:	f7f5 fd8c 	bl	8000648 <__aeabi_dmul>
 800ab30:	ec41 0b18 	vmov	d8, r0, r1
 800ab34:	3501      	adds	r5, #1
 800ab36:	107f      	asrs	r7, r7, #1
 800ab38:	3608      	adds	r6, #8
 800ab3a:	e7e5      	b.n	800ab08 <_dtoa_r+0x370>
 800ab3c:	f000 80a6 	beq.w	800ac8c <_dtoa_r+0x4f4>
 800ab40:	f1ca 0600 	rsb	r6, sl, #0
 800ab44:	4ba5      	ldr	r3, [pc, #660]	; (800addc <_dtoa_r+0x644>)
 800ab46:	4fa6      	ldr	r7, [pc, #664]	; (800ade0 <_dtoa_r+0x648>)
 800ab48:	f006 020f 	and.w	r2, r6, #15
 800ab4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab54:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ab58:	f7f5 fd76 	bl	8000648 <__aeabi_dmul>
 800ab5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab60:	1136      	asrs	r6, r6, #4
 800ab62:	2300      	movs	r3, #0
 800ab64:	2502      	movs	r5, #2
 800ab66:	2e00      	cmp	r6, #0
 800ab68:	f040 8085 	bne.w	800ac76 <_dtoa_r+0x4de>
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d1d2      	bne.n	800ab16 <_dtoa_r+0x37e>
 800ab70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	f000 808c 	beq.w	800ac90 <_dtoa_r+0x4f8>
 800ab78:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ab7c:	4b99      	ldr	r3, [pc, #612]	; (800ade4 <_dtoa_r+0x64c>)
 800ab7e:	2200      	movs	r2, #0
 800ab80:	4630      	mov	r0, r6
 800ab82:	4639      	mov	r1, r7
 800ab84:	f7f5 ffd2 	bl	8000b2c <__aeabi_dcmplt>
 800ab88:	2800      	cmp	r0, #0
 800ab8a:	f000 8081 	beq.w	800ac90 <_dtoa_r+0x4f8>
 800ab8e:	9b01      	ldr	r3, [sp, #4]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d07d      	beq.n	800ac90 <_dtoa_r+0x4f8>
 800ab94:	f1b9 0f00 	cmp.w	r9, #0
 800ab98:	dd3c      	ble.n	800ac14 <_dtoa_r+0x47c>
 800ab9a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800ab9e:	9307      	str	r3, [sp, #28]
 800aba0:	2200      	movs	r2, #0
 800aba2:	4b91      	ldr	r3, [pc, #580]	; (800ade8 <_dtoa_r+0x650>)
 800aba4:	4630      	mov	r0, r6
 800aba6:	4639      	mov	r1, r7
 800aba8:	f7f5 fd4e 	bl	8000648 <__aeabi_dmul>
 800abac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800abb0:	3501      	adds	r5, #1
 800abb2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800abb6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800abba:	4628      	mov	r0, r5
 800abbc:	f7f5 fcda 	bl	8000574 <__aeabi_i2d>
 800abc0:	4632      	mov	r2, r6
 800abc2:	463b      	mov	r3, r7
 800abc4:	f7f5 fd40 	bl	8000648 <__aeabi_dmul>
 800abc8:	4b88      	ldr	r3, [pc, #544]	; (800adec <_dtoa_r+0x654>)
 800abca:	2200      	movs	r2, #0
 800abcc:	f7f5 fb86 	bl	80002dc <__adddf3>
 800abd0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800abd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800abd8:	9303      	str	r3, [sp, #12]
 800abda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d15c      	bne.n	800ac9a <_dtoa_r+0x502>
 800abe0:	4b83      	ldr	r3, [pc, #524]	; (800adf0 <_dtoa_r+0x658>)
 800abe2:	2200      	movs	r2, #0
 800abe4:	4630      	mov	r0, r6
 800abe6:	4639      	mov	r1, r7
 800abe8:	f7f5 fb76 	bl	80002d8 <__aeabi_dsub>
 800abec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abf0:	4606      	mov	r6, r0
 800abf2:	460f      	mov	r7, r1
 800abf4:	f7f5 ffb8 	bl	8000b68 <__aeabi_dcmpgt>
 800abf8:	2800      	cmp	r0, #0
 800abfa:	f040 8296 	bne.w	800b12a <_dtoa_r+0x992>
 800abfe:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800ac02:	4630      	mov	r0, r6
 800ac04:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ac08:	4639      	mov	r1, r7
 800ac0a:	f7f5 ff8f 	bl	8000b2c <__aeabi_dcmplt>
 800ac0e:	2800      	cmp	r0, #0
 800ac10:	f040 8288 	bne.w	800b124 <_dtoa_r+0x98c>
 800ac14:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ac18:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ac1c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	f2c0 8158 	blt.w	800aed4 <_dtoa_r+0x73c>
 800ac24:	f1ba 0f0e 	cmp.w	sl, #14
 800ac28:	f300 8154 	bgt.w	800aed4 <_dtoa_r+0x73c>
 800ac2c:	4b6b      	ldr	r3, [pc, #428]	; (800addc <_dtoa_r+0x644>)
 800ac2e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ac32:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ac36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	f280 80e3 	bge.w	800ae04 <_dtoa_r+0x66c>
 800ac3e:	9b01      	ldr	r3, [sp, #4]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	f300 80df 	bgt.w	800ae04 <_dtoa_r+0x66c>
 800ac46:	f040 826d 	bne.w	800b124 <_dtoa_r+0x98c>
 800ac4a:	4b69      	ldr	r3, [pc, #420]	; (800adf0 <_dtoa_r+0x658>)
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	4640      	mov	r0, r8
 800ac50:	4649      	mov	r1, r9
 800ac52:	f7f5 fcf9 	bl	8000648 <__aeabi_dmul>
 800ac56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ac5a:	f7f5 ff7b 	bl	8000b54 <__aeabi_dcmpge>
 800ac5e:	9e01      	ldr	r6, [sp, #4]
 800ac60:	4637      	mov	r7, r6
 800ac62:	2800      	cmp	r0, #0
 800ac64:	f040 8243 	bne.w	800b0ee <_dtoa_r+0x956>
 800ac68:	9d00      	ldr	r5, [sp, #0]
 800ac6a:	2331      	movs	r3, #49	; 0x31
 800ac6c:	f805 3b01 	strb.w	r3, [r5], #1
 800ac70:	f10a 0a01 	add.w	sl, sl, #1
 800ac74:	e23f      	b.n	800b0f6 <_dtoa_r+0x95e>
 800ac76:	07f2      	lsls	r2, r6, #31
 800ac78:	d505      	bpl.n	800ac86 <_dtoa_r+0x4ee>
 800ac7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac7e:	f7f5 fce3 	bl	8000648 <__aeabi_dmul>
 800ac82:	3501      	adds	r5, #1
 800ac84:	2301      	movs	r3, #1
 800ac86:	1076      	asrs	r6, r6, #1
 800ac88:	3708      	adds	r7, #8
 800ac8a:	e76c      	b.n	800ab66 <_dtoa_r+0x3ce>
 800ac8c:	2502      	movs	r5, #2
 800ac8e:	e76f      	b.n	800ab70 <_dtoa_r+0x3d8>
 800ac90:	9b01      	ldr	r3, [sp, #4]
 800ac92:	f8cd a01c 	str.w	sl, [sp, #28]
 800ac96:	930c      	str	r3, [sp, #48]	; 0x30
 800ac98:	e78d      	b.n	800abb6 <_dtoa_r+0x41e>
 800ac9a:	9900      	ldr	r1, [sp, #0]
 800ac9c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ac9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aca0:	4b4e      	ldr	r3, [pc, #312]	; (800addc <_dtoa_r+0x644>)
 800aca2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aca6:	4401      	add	r1, r0
 800aca8:	9102      	str	r1, [sp, #8]
 800acaa:	9908      	ldr	r1, [sp, #32]
 800acac:	eeb0 8a47 	vmov.f32	s16, s14
 800acb0:	eef0 8a67 	vmov.f32	s17, s15
 800acb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800acb8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800acbc:	2900      	cmp	r1, #0
 800acbe:	d045      	beq.n	800ad4c <_dtoa_r+0x5b4>
 800acc0:	494c      	ldr	r1, [pc, #304]	; (800adf4 <_dtoa_r+0x65c>)
 800acc2:	2000      	movs	r0, #0
 800acc4:	f7f5 fdea 	bl	800089c <__aeabi_ddiv>
 800acc8:	ec53 2b18 	vmov	r2, r3, d8
 800accc:	f7f5 fb04 	bl	80002d8 <__aeabi_dsub>
 800acd0:	9d00      	ldr	r5, [sp, #0]
 800acd2:	ec41 0b18 	vmov	d8, r0, r1
 800acd6:	4639      	mov	r1, r7
 800acd8:	4630      	mov	r0, r6
 800acda:	f7f5 ff65 	bl	8000ba8 <__aeabi_d2iz>
 800acde:	900c      	str	r0, [sp, #48]	; 0x30
 800ace0:	f7f5 fc48 	bl	8000574 <__aeabi_i2d>
 800ace4:	4602      	mov	r2, r0
 800ace6:	460b      	mov	r3, r1
 800ace8:	4630      	mov	r0, r6
 800acea:	4639      	mov	r1, r7
 800acec:	f7f5 faf4 	bl	80002d8 <__aeabi_dsub>
 800acf0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800acf2:	3330      	adds	r3, #48	; 0x30
 800acf4:	f805 3b01 	strb.w	r3, [r5], #1
 800acf8:	ec53 2b18 	vmov	r2, r3, d8
 800acfc:	4606      	mov	r6, r0
 800acfe:	460f      	mov	r7, r1
 800ad00:	f7f5 ff14 	bl	8000b2c <__aeabi_dcmplt>
 800ad04:	2800      	cmp	r0, #0
 800ad06:	d165      	bne.n	800add4 <_dtoa_r+0x63c>
 800ad08:	4632      	mov	r2, r6
 800ad0a:	463b      	mov	r3, r7
 800ad0c:	4935      	ldr	r1, [pc, #212]	; (800ade4 <_dtoa_r+0x64c>)
 800ad0e:	2000      	movs	r0, #0
 800ad10:	f7f5 fae2 	bl	80002d8 <__aeabi_dsub>
 800ad14:	ec53 2b18 	vmov	r2, r3, d8
 800ad18:	f7f5 ff08 	bl	8000b2c <__aeabi_dcmplt>
 800ad1c:	2800      	cmp	r0, #0
 800ad1e:	f040 80b9 	bne.w	800ae94 <_dtoa_r+0x6fc>
 800ad22:	9b02      	ldr	r3, [sp, #8]
 800ad24:	429d      	cmp	r5, r3
 800ad26:	f43f af75 	beq.w	800ac14 <_dtoa_r+0x47c>
 800ad2a:	4b2f      	ldr	r3, [pc, #188]	; (800ade8 <_dtoa_r+0x650>)
 800ad2c:	ec51 0b18 	vmov	r0, r1, d8
 800ad30:	2200      	movs	r2, #0
 800ad32:	f7f5 fc89 	bl	8000648 <__aeabi_dmul>
 800ad36:	4b2c      	ldr	r3, [pc, #176]	; (800ade8 <_dtoa_r+0x650>)
 800ad38:	ec41 0b18 	vmov	d8, r0, r1
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	4630      	mov	r0, r6
 800ad40:	4639      	mov	r1, r7
 800ad42:	f7f5 fc81 	bl	8000648 <__aeabi_dmul>
 800ad46:	4606      	mov	r6, r0
 800ad48:	460f      	mov	r7, r1
 800ad4a:	e7c4      	b.n	800acd6 <_dtoa_r+0x53e>
 800ad4c:	ec51 0b17 	vmov	r0, r1, d7
 800ad50:	f7f5 fc7a 	bl	8000648 <__aeabi_dmul>
 800ad54:	9b02      	ldr	r3, [sp, #8]
 800ad56:	9d00      	ldr	r5, [sp, #0]
 800ad58:	930c      	str	r3, [sp, #48]	; 0x30
 800ad5a:	ec41 0b18 	vmov	d8, r0, r1
 800ad5e:	4639      	mov	r1, r7
 800ad60:	4630      	mov	r0, r6
 800ad62:	f7f5 ff21 	bl	8000ba8 <__aeabi_d2iz>
 800ad66:	9011      	str	r0, [sp, #68]	; 0x44
 800ad68:	f7f5 fc04 	bl	8000574 <__aeabi_i2d>
 800ad6c:	4602      	mov	r2, r0
 800ad6e:	460b      	mov	r3, r1
 800ad70:	4630      	mov	r0, r6
 800ad72:	4639      	mov	r1, r7
 800ad74:	f7f5 fab0 	bl	80002d8 <__aeabi_dsub>
 800ad78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ad7a:	3330      	adds	r3, #48	; 0x30
 800ad7c:	f805 3b01 	strb.w	r3, [r5], #1
 800ad80:	9b02      	ldr	r3, [sp, #8]
 800ad82:	429d      	cmp	r5, r3
 800ad84:	4606      	mov	r6, r0
 800ad86:	460f      	mov	r7, r1
 800ad88:	f04f 0200 	mov.w	r2, #0
 800ad8c:	d134      	bne.n	800adf8 <_dtoa_r+0x660>
 800ad8e:	4b19      	ldr	r3, [pc, #100]	; (800adf4 <_dtoa_r+0x65c>)
 800ad90:	ec51 0b18 	vmov	r0, r1, d8
 800ad94:	f7f5 faa2 	bl	80002dc <__adddf3>
 800ad98:	4602      	mov	r2, r0
 800ad9a:	460b      	mov	r3, r1
 800ad9c:	4630      	mov	r0, r6
 800ad9e:	4639      	mov	r1, r7
 800ada0:	f7f5 fee2 	bl	8000b68 <__aeabi_dcmpgt>
 800ada4:	2800      	cmp	r0, #0
 800ada6:	d175      	bne.n	800ae94 <_dtoa_r+0x6fc>
 800ada8:	ec53 2b18 	vmov	r2, r3, d8
 800adac:	4911      	ldr	r1, [pc, #68]	; (800adf4 <_dtoa_r+0x65c>)
 800adae:	2000      	movs	r0, #0
 800adb0:	f7f5 fa92 	bl	80002d8 <__aeabi_dsub>
 800adb4:	4602      	mov	r2, r0
 800adb6:	460b      	mov	r3, r1
 800adb8:	4630      	mov	r0, r6
 800adba:	4639      	mov	r1, r7
 800adbc:	f7f5 feb6 	bl	8000b2c <__aeabi_dcmplt>
 800adc0:	2800      	cmp	r0, #0
 800adc2:	f43f af27 	beq.w	800ac14 <_dtoa_r+0x47c>
 800adc6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800adc8:	1e6b      	subs	r3, r5, #1
 800adca:	930c      	str	r3, [sp, #48]	; 0x30
 800adcc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800add0:	2b30      	cmp	r3, #48	; 0x30
 800add2:	d0f8      	beq.n	800adc6 <_dtoa_r+0x62e>
 800add4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800add8:	e04a      	b.n	800ae70 <_dtoa_r+0x6d8>
 800adda:	bf00      	nop
 800addc:	0800d440 	.word	0x0800d440
 800ade0:	0800d418 	.word	0x0800d418
 800ade4:	3ff00000 	.word	0x3ff00000
 800ade8:	40240000 	.word	0x40240000
 800adec:	401c0000 	.word	0x401c0000
 800adf0:	40140000 	.word	0x40140000
 800adf4:	3fe00000 	.word	0x3fe00000
 800adf8:	4baf      	ldr	r3, [pc, #700]	; (800b0b8 <_dtoa_r+0x920>)
 800adfa:	f7f5 fc25 	bl	8000648 <__aeabi_dmul>
 800adfe:	4606      	mov	r6, r0
 800ae00:	460f      	mov	r7, r1
 800ae02:	e7ac      	b.n	800ad5e <_dtoa_r+0x5c6>
 800ae04:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ae08:	9d00      	ldr	r5, [sp, #0]
 800ae0a:	4642      	mov	r2, r8
 800ae0c:	464b      	mov	r3, r9
 800ae0e:	4630      	mov	r0, r6
 800ae10:	4639      	mov	r1, r7
 800ae12:	f7f5 fd43 	bl	800089c <__aeabi_ddiv>
 800ae16:	f7f5 fec7 	bl	8000ba8 <__aeabi_d2iz>
 800ae1a:	9002      	str	r0, [sp, #8]
 800ae1c:	f7f5 fbaa 	bl	8000574 <__aeabi_i2d>
 800ae20:	4642      	mov	r2, r8
 800ae22:	464b      	mov	r3, r9
 800ae24:	f7f5 fc10 	bl	8000648 <__aeabi_dmul>
 800ae28:	4602      	mov	r2, r0
 800ae2a:	460b      	mov	r3, r1
 800ae2c:	4630      	mov	r0, r6
 800ae2e:	4639      	mov	r1, r7
 800ae30:	f7f5 fa52 	bl	80002d8 <__aeabi_dsub>
 800ae34:	9e02      	ldr	r6, [sp, #8]
 800ae36:	9f01      	ldr	r7, [sp, #4]
 800ae38:	3630      	adds	r6, #48	; 0x30
 800ae3a:	f805 6b01 	strb.w	r6, [r5], #1
 800ae3e:	9e00      	ldr	r6, [sp, #0]
 800ae40:	1bae      	subs	r6, r5, r6
 800ae42:	42b7      	cmp	r7, r6
 800ae44:	4602      	mov	r2, r0
 800ae46:	460b      	mov	r3, r1
 800ae48:	d137      	bne.n	800aeba <_dtoa_r+0x722>
 800ae4a:	f7f5 fa47 	bl	80002dc <__adddf3>
 800ae4e:	4642      	mov	r2, r8
 800ae50:	464b      	mov	r3, r9
 800ae52:	4606      	mov	r6, r0
 800ae54:	460f      	mov	r7, r1
 800ae56:	f7f5 fe87 	bl	8000b68 <__aeabi_dcmpgt>
 800ae5a:	b9c8      	cbnz	r0, 800ae90 <_dtoa_r+0x6f8>
 800ae5c:	4642      	mov	r2, r8
 800ae5e:	464b      	mov	r3, r9
 800ae60:	4630      	mov	r0, r6
 800ae62:	4639      	mov	r1, r7
 800ae64:	f7f5 fe58 	bl	8000b18 <__aeabi_dcmpeq>
 800ae68:	b110      	cbz	r0, 800ae70 <_dtoa_r+0x6d8>
 800ae6a:	9b02      	ldr	r3, [sp, #8]
 800ae6c:	07d9      	lsls	r1, r3, #31
 800ae6e:	d40f      	bmi.n	800ae90 <_dtoa_r+0x6f8>
 800ae70:	4620      	mov	r0, r4
 800ae72:	4659      	mov	r1, fp
 800ae74:	f001 f876 	bl	800bf64 <_Bfree>
 800ae78:	2300      	movs	r3, #0
 800ae7a:	702b      	strb	r3, [r5, #0]
 800ae7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ae7e:	f10a 0001 	add.w	r0, sl, #1
 800ae82:	6018      	str	r0, [r3, #0]
 800ae84:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	f43f acd8 	beq.w	800a83c <_dtoa_r+0xa4>
 800ae8c:	601d      	str	r5, [r3, #0]
 800ae8e:	e4d5      	b.n	800a83c <_dtoa_r+0xa4>
 800ae90:	f8cd a01c 	str.w	sl, [sp, #28]
 800ae94:	462b      	mov	r3, r5
 800ae96:	461d      	mov	r5, r3
 800ae98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae9c:	2a39      	cmp	r2, #57	; 0x39
 800ae9e:	d108      	bne.n	800aeb2 <_dtoa_r+0x71a>
 800aea0:	9a00      	ldr	r2, [sp, #0]
 800aea2:	429a      	cmp	r2, r3
 800aea4:	d1f7      	bne.n	800ae96 <_dtoa_r+0x6fe>
 800aea6:	9a07      	ldr	r2, [sp, #28]
 800aea8:	9900      	ldr	r1, [sp, #0]
 800aeaa:	3201      	adds	r2, #1
 800aeac:	9207      	str	r2, [sp, #28]
 800aeae:	2230      	movs	r2, #48	; 0x30
 800aeb0:	700a      	strb	r2, [r1, #0]
 800aeb2:	781a      	ldrb	r2, [r3, #0]
 800aeb4:	3201      	adds	r2, #1
 800aeb6:	701a      	strb	r2, [r3, #0]
 800aeb8:	e78c      	b.n	800add4 <_dtoa_r+0x63c>
 800aeba:	4b7f      	ldr	r3, [pc, #508]	; (800b0b8 <_dtoa_r+0x920>)
 800aebc:	2200      	movs	r2, #0
 800aebe:	f7f5 fbc3 	bl	8000648 <__aeabi_dmul>
 800aec2:	2200      	movs	r2, #0
 800aec4:	2300      	movs	r3, #0
 800aec6:	4606      	mov	r6, r0
 800aec8:	460f      	mov	r7, r1
 800aeca:	f7f5 fe25 	bl	8000b18 <__aeabi_dcmpeq>
 800aece:	2800      	cmp	r0, #0
 800aed0:	d09b      	beq.n	800ae0a <_dtoa_r+0x672>
 800aed2:	e7cd      	b.n	800ae70 <_dtoa_r+0x6d8>
 800aed4:	9a08      	ldr	r2, [sp, #32]
 800aed6:	2a00      	cmp	r2, #0
 800aed8:	f000 80c4 	beq.w	800b064 <_dtoa_r+0x8cc>
 800aedc:	9a05      	ldr	r2, [sp, #20]
 800aede:	2a01      	cmp	r2, #1
 800aee0:	f300 80a8 	bgt.w	800b034 <_dtoa_r+0x89c>
 800aee4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aee6:	2a00      	cmp	r2, #0
 800aee8:	f000 80a0 	beq.w	800b02c <_dtoa_r+0x894>
 800aeec:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800aef0:	9e06      	ldr	r6, [sp, #24]
 800aef2:	4645      	mov	r5, r8
 800aef4:	9a04      	ldr	r2, [sp, #16]
 800aef6:	2101      	movs	r1, #1
 800aef8:	441a      	add	r2, r3
 800aefa:	4620      	mov	r0, r4
 800aefc:	4498      	add	r8, r3
 800aefe:	9204      	str	r2, [sp, #16]
 800af00:	f001 f936 	bl	800c170 <__i2b>
 800af04:	4607      	mov	r7, r0
 800af06:	2d00      	cmp	r5, #0
 800af08:	dd0b      	ble.n	800af22 <_dtoa_r+0x78a>
 800af0a:	9b04      	ldr	r3, [sp, #16]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	dd08      	ble.n	800af22 <_dtoa_r+0x78a>
 800af10:	42ab      	cmp	r3, r5
 800af12:	9a04      	ldr	r2, [sp, #16]
 800af14:	bfa8      	it	ge
 800af16:	462b      	movge	r3, r5
 800af18:	eba8 0803 	sub.w	r8, r8, r3
 800af1c:	1aed      	subs	r5, r5, r3
 800af1e:	1ad3      	subs	r3, r2, r3
 800af20:	9304      	str	r3, [sp, #16]
 800af22:	9b06      	ldr	r3, [sp, #24]
 800af24:	b1fb      	cbz	r3, 800af66 <_dtoa_r+0x7ce>
 800af26:	9b08      	ldr	r3, [sp, #32]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	f000 809f 	beq.w	800b06c <_dtoa_r+0x8d4>
 800af2e:	2e00      	cmp	r6, #0
 800af30:	dd11      	ble.n	800af56 <_dtoa_r+0x7be>
 800af32:	4639      	mov	r1, r7
 800af34:	4632      	mov	r2, r6
 800af36:	4620      	mov	r0, r4
 800af38:	f001 f9d6 	bl	800c2e8 <__pow5mult>
 800af3c:	465a      	mov	r2, fp
 800af3e:	4601      	mov	r1, r0
 800af40:	4607      	mov	r7, r0
 800af42:	4620      	mov	r0, r4
 800af44:	f001 f92a 	bl	800c19c <__multiply>
 800af48:	4659      	mov	r1, fp
 800af4a:	9007      	str	r0, [sp, #28]
 800af4c:	4620      	mov	r0, r4
 800af4e:	f001 f809 	bl	800bf64 <_Bfree>
 800af52:	9b07      	ldr	r3, [sp, #28]
 800af54:	469b      	mov	fp, r3
 800af56:	9b06      	ldr	r3, [sp, #24]
 800af58:	1b9a      	subs	r2, r3, r6
 800af5a:	d004      	beq.n	800af66 <_dtoa_r+0x7ce>
 800af5c:	4659      	mov	r1, fp
 800af5e:	4620      	mov	r0, r4
 800af60:	f001 f9c2 	bl	800c2e8 <__pow5mult>
 800af64:	4683      	mov	fp, r0
 800af66:	2101      	movs	r1, #1
 800af68:	4620      	mov	r0, r4
 800af6a:	f001 f901 	bl	800c170 <__i2b>
 800af6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af70:	2b00      	cmp	r3, #0
 800af72:	4606      	mov	r6, r0
 800af74:	dd7c      	ble.n	800b070 <_dtoa_r+0x8d8>
 800af76:	461a      	mov	r2, r3
 800af78:	4601      	mov	r1, r0
 800af7a:	4620      	mov	r0, r4
 800af7c:	f001 f9b4 	bl	800c2e8 <__pow5mult>
 800af80:	9b05      	ldr	r3, [sp, #20]
 800af82:	2b01      	cmp	r3, #1
 800af84:	4606      	mov	r6, r0
 800af86:	dd76      	ble.n	800b076 <_dtoa_r+0x8de>
 800af88:	2300      	movs	r3, #0
 800af8a:	9306      	str	r3, [sp, #24]
 800af8c:	6933      	ldr	r3, [r6, #16]
 800af8e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800af92:	6918      	ldr	r0, [r3, #16]
 800af94:	f001 f89c 	bl	800c0d0 <__hi0bits>
 800af98:	f1c0 0020 	rsb	r0, r0, #32
 800af9c:	9b04      	ldr	r3, [sp, #16]
 800af9e:	4418      	add	r0, r3
 800afa0:	f010 001f 	ands.w	r0, r0, #31
 800afa4:	f000 8086 	beq.w	800b0b4 <_dtoa_r+0x91c>
 800afa8:	f1c0 0320 	rsb	r3, r0, #32
 800afac:	2b04      	cmp	r3, #4
 800afae:	dd7f      	ble.n	800b0b0 <_dtoa_r+0x918>
 800afb0:	f1c0 001c 	rsb	r0, r0, #28
 800afb4:	9b04      	ldr	r3, [sp, #16]
 800afb6:	4403      	add	r3, r0
 800afb8:	4480      	add	r8, r0
 800afba:	4405      	add	r5, r0
 800afbc:	9304      	str	r3, [sp, #16]
 800afbe:	f1b8 0f00 	cmp.w	r8, #0
 800afc2:	dd05      	ble.n	800afd0 <_dtoa_r+0x838>
 800afc4:	4659      	mov	r1, fp
 800afc6:	4642      	mov	r2, r8
 800afc8:	4620      	mov	r0, r4
 800afca:	f001 f9e7 	bl	800c39c <__lshift>
 800afce:	4683      	mov	fp, r0
 800afd0:	9b04      	ldr	r3, [sp, #16]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	dd05      	ble.n	800afe2 <_dtoa_r+0x84a>
 800afd6:	4631      	mov	r1, r6
 800afd8:	461a      	mov	r2, r3
 800afda:	4620      	mov	r0, r4
 800afdc:	f001 f9de 	bl	800c39c <__lshift>
 800afe0:	4606      	mov	r6, r0
 800afe2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d069      	beq.n	800b0bc <_dtoa_r+0x924>
 800afe8:	4631      	mov	r1, r6
 800afea:	4658      	mov	r0, fp
 800afec:	f001 fa42 	bl	800c474 <__mcmp>
 800aff0:	2800      	cmp	r0, #0
 800aff2:	da63      	bge.n	800b0bc <_dtoa_r+0x924>
 800aff4:	2300      	movs	r3, #0
 800aff6:	4659      	mov	r1, fp
 800aff8:	220a      	movs	r2, #10
 800affa:	4620      	mov	r0, r4
 800affc:	f000 ffd4 	bl	800bfa8 <__multadd>
 800b000:	9b08      	ldr	r3, [sp, #32]
 800b002:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b006:	4683      	mov	fp, r0
 800b008:	2b00      	cmp	r3, #0
 800b00a:	f000 818f 	beq.w	800b32c <_dtoa_r+0xb94>
 800b00e:	4639      	mov	r1, r7
 800b010:	2300      	movs	r3, #0
 800b012:	220a      	movs	r2, #10
 800b014:	4620      	mov	r0, r4
 800b016:	f000 ffc7 	bl	800bfa8 <__multadd>
 800b01a:	f1b9 0f00 	cmp.w	r9, #0
 800b01e:	4607      	mov	r7, r0
 800b020:	f300 808e 	bgt.w	800b140 <_dtoa_r+0x9a8>
 800b024:	9b05      	ldr	r3, [sp, #20]
 800b026:	2b02      	cmp	r3, #2
 800b028:	dc50      	bgt.n	800b0cc <_dtoa_r+0x934>
 800b02a:	e089      	b.n	800b140 <_dtoa_r+0x9a8>
 800b02c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b02e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b032:	e75d      	b.n	800aef0 <_dtoa_r+0x758>
 800b034:	9b01      	ldr	r3, [sp, #4]
 800b036:	1e5e      	subs	r6, r3, #1
 800b038:	9b06      	ldr	r3, [sp, #24]
 800b03a:	42b3      	cmp	r3, r6
 800b03c:	bfbf      	itttt	lt
 800b03e:	9b06      	ldrlt	r3, [sp, #24]
 800b040:	9606      	strlt	r6, [sp, #24]
 800b042:	1af2      	sublt	r2, r6, r3
 800b044:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800b046:	bfb6      	itet	lt
 800b048:	189b      	addlt	r3, r3, r2
 800b04a:	1b9e      	subge	r6, r3, r6
 800b04c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800b04e:	9b01      	ldr	r3, [sp, #4]
 800b050:	bfb8      	it	lt
 800b052:	2600      	movlt	r6, #0
 800b054:	2b00      	cmp	r3, #0
 800b056:	bfb5      	itete	lt
 800b058:	eba8 0503 	sublt.w	r5, r8, r3
 800b05c:	9b01      	ldrge	r3, [sp, #4]
 800b05e:	2300      	movlt	r3, #0
 800b060:	4645      	movge	r5, r8
 800b062:	e747      	b.n	800aef4 <_dtoa_r+0x75c>
 800b064:	9e06      	ldr	r6, [sp, #24]
 800b066:	9f08      	ldr	r7, [sp, #32]
 800b068:	4645      	mov	r5, r8
 800b06a:	e74c      	b.n	800af06 <_dtoa_r+0x76e>
 800b06c:	9a06      	ldr	r2, [sp, #24]
 800b06e:	e775      	b.n	800af5c <_dtoa_r+0x7c4>
 800b070:	9b05      	ldr	r3, [sp, #20]
 800b072:	2b01      	cmp	r3, #1
 800b074:	dc18      	bgt.n	800b0a8 <_dtoa_r+0x910>
 800b076:	9b02      	ldr	r3, [sp, #8]
 800b078:	b9b3      	cbnz	r3, 800b0a8 <_dtoa_r+0x910>
 800b07a:	9b03      	ldr	r3, [sp, #12]
 800b07c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b080:	b9a3      	cbnz	r3, 800b0ac <_dtoa_r+0x914>
 800b082:	9b03      	ldr	r3, [sp, #12]
 800b084:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b088:	0d1b      	lsrs	r3, r3, #20
 800b08a:	051b      	lsls	r3, r3, #20
 800b08c:	b12b      	cbz	r3, 800b09a <_dtoa_r+0x902>
 800b08e:	9b04      	ldr	r3, [sp, #16]
 800b090:	3301      	adds	r3, #1
 800b092:	9304      	str	r3, [sp, #16]
 800b094:	f108 0801 	add.w	r8, r8, #1
 800b098:	2301      	movs	r3, #1
 800b09a:	9306      	str	r3, [sp, #24]
 800b09c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	f47f af74 	bne.w	800af8c <_dtoa_r+0x7f4>
 800b0a4:	2001      	movs	r0, #1
 800b0a6:	e779      	b.n	800af9c <_dtoa_r+0x804>
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	e7f6      	b.n	800b09a <_dtoa_r+0x902>
 800b0ac:	9b02      	ldr	r3, [sp, #8]
 800b0ae:	e7f4      	b.n	800b09a <_dtoa_r+0x902>
 800b0b0:	d085      	beq.n	800afbe <_dtoa_r+0x826>
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	301c      	adds	r0, #28
 800b0b6:	e77d      	b.n	800afb4 <_dtoa_r+0x81c>
 800b0b8:	40240000 	.word	0x40240000
 800b0bc:	9b01      	ldr	r3, [sp, #4]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	dc38      	bgt.n	800b134 <_dtoa_r+0x99c>
 800b0c2:	9b05      	ldr	r3, [sp, #20]
 800b0c4:	2b02      	cmp	r3, #2
 800b0c6:	dd35      	ble.n	800b134 <_dtoa_r+0x99c>
 800b0c8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b0cc:	f1b9 0f00 	cmp.w	r9, #0
 800b0d0:	d10d      	bne.n	800b0ee <_dtoa_r+0x956>
 800b0d2:	4631      	mov	r1, r6
 800b0d4:	464b      	mov	r3, r9
 800b0d6:	2205      	movs	r2, #5
 800b0d8:	4620      	mov	r0, r4
 800b0da:	f000 ff65 	bl	800bfa8 <__multadd>
 800b0de:	4601      	mov	r1, r0
 800b0e0:	4606      	mov	r6, r0
 800b0e2:	4658      	mov	r0, fp
 800b0e4:	f001 f9c6 	bl	800c474 <__mcmp>
 800b0e8:	2800      	cmp	r0, #0
 800b0ea:	f73f adbd 	bgt.w	800ac68 <_dtoa_r+0x4d0>
 800b0ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0f0:	9d00      	ldr	r5, [sp, #0]
 800b0f2:	ea6f 0a03 	mvn.w	sl, r3
 800b0f6:	f04f 0800 	mov.w	r8, #0
 800b0fa:	4631      	mov	r1, r6
 800b0fc:	4620      	mov	r0, r4
 800b0fe:	f000 ff31 	bl	800bf64 <_Bfree>
 800b102:	2f00      	cmp	r7, #0
 800b104:	f43f aeb4 	beq.w	800ae70 <_dtoa_r+0x6d8>
 800b108:	f1b8 0f00 	cmp.w	r8, #0
 800b10c:	d005      	beq.n	800b11a <_dtoa_r+0x982>
 800b10e:	45b8      	cmp	r8, r7
 800b110:	d003      	beq.n	800b11a <_dtoa_r+0x982>
 800b112:	4641      	mov	r1, r8
 800b114:	4620      	mov	r0, r4
 800b116:	f000 ff25 	bl	800bf64 <_Bfree>
 800b11a:	4639      	mov	r1, r7
 800b11c:	4620      	mov	r0, r4
 800b11e:	f000 ff21 	bl	800bf64 <_Bfree>
 800b122:	e6a5      	b.n	800ae70 <_dtoa_r+0x6d8>
 800b124:	2600      	movs	r6, #0
 800b126:	4637      	mov	r7, r6
 800b128:	e7e1      	b.n	800b0ee <_dtoa_r+0x956>
 800b12a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800b12c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b130:	4637      	mov	r7, r6
 800b132:	e599      	b.n	800ac68 <_dtoa_r+0x4d0>
 800b134:	9b08      	ldr	r3, [sp, #32]
 800b136:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	f000 80fd 	beq.w	800b33a <_dtoa_r+0xba2>
 800b140:	2d00      	cmp	r5, #0
 800b142:	dd05      	ble.n	800b150 <_dtoa_r+0x9b8>
 800b144:	4639      	mov	r1, r7
 800b146:	462a      	mov	r2, r5
 800b148:	4620      	mov	r0, r4
 800b14a:	f001 f927 	bl	800c39c <__lshift>
 800b14e:	4607      	mov	r7, r0
 800b150:	9b06      	ldr	r3, [sp, #24]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d05c      	beq.n	800b210 <_dtoa_r+0xa78>
 800b156:	6879      	ldr	r1, [r7, #4]
 800b158:	4620      	mov	r0, r4
 800b15a:	f000 fec3 	bl	800bee4 <_Balloc>
 800b15e:	4605      	mov	r5, r0
 800b160:	b928      	cbnz	r0, 800b16e <_dtoa_r+0x9d6>
 800b162:	4b80      	ldr	r3, [pc, #512]	; (800b364 <_dtoa_r+0xbcc>)
 800b164:	4602      	mov	r2, r0
 800b166:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b16a:	f7ff bb2e 	b.w	800a7ca <_dtoa_r+0x32>
 800b16e:	693a      	ldr	r2, [r7, #16]
 800b170:	3202      	adds	r2, #2
 800b172:	0092      	lsls	r2, r2, #2
 800b174:	f107 010c 	add.w	r1, r7, #12
 800b178:	300c      	adds	r0, #12
 800b17a:	f000 fea5 	bl	800bec8 <memcpy>
 800b17e:	2201      	movs	r2, #1
 800b180:	4629      	mov	r1, r5
 800b182:	4620      	mov	r0, r4
 800b184:	f001 f90a 	bl	800c39c <__lshift>
 800b188:	9b00      	ldr	r3, [sp, #0]
 800b18a:	3301      	adds	r3, #1
 800b18c:	9301      	str	r3, [sp, #4]
 800b18e:	9b00      	ldr	r3, [sp, #0]
 800b190:	444b      	add	r3, r9
 800b192:	9307      	str	r3, [sp, #28]
 800b194:	9b02      	ldr	r3, [sp, #8]
 800b196:	f003 0301 	and.w	r3, r3, #1
 800b19a:	46b8      	mov	r8, r7
 800b19c:	9306      	str	r3, [sp, #24]
 800b19e:	4607      	mov	r7, r0
 800b1a0:	9b01      	ldr	r3, [sp, #4]
 800b1a2:	4631      	mov	r1, r6
 800b1a4:	3b01      	subs	r3, #1
 800b1a6:	4658      	mov	r0, fp
 800b1a8:	9302      	str	r3, [sp, #8]
 800b1aa:	f7ff fa69 	bl	800a680 <quorem>
 800b1ae:	4603      	mov	r3, r0
 800b1b0:	3330      	adds	r3, #48	; 0x30
 800b1b2:	9004      	str	r0, [sp, #16]
 800b1b4:	4641      	mov	r1, r8
 800b1b6:	4658      	mov	r0, fp
 800b1b8:	9308      	str	r3, [sp, #32]
 800b1ba:	f001 f95b 	bl	800c474 <__mcmp>
 800b1be:	463a      	mov	r2, r7
 800b1c0:	4681      	mov	r9, r0
 800b1c2:	4631      	mov	r1, r6
 800b1c4:	4620      	mov	r0, r4
 800b1c6:	f001 f971 	bl	800c4ac <__mdiff>
 800b1ca:	68c2      	ldr	r2, [r0, #12]
 800b1cc:	9b08      	ldr	r3, [sp, #32]
 800b1ce:	4605      	mov	r5, r0
 800b1d0:	bb02      	cbnz	r2, 800b214 <_dtoa_r+0xa7c>
 800b1d2:	4601      	mov	r1, r0
 800b1d4:	4658      	mov	r0, fp
 800b1d6:	f001 f94d 	bl	800c474 <__mcmp>
 800b1da:	9b08      	ldr	r3, [sp, #32]
 800b1dc:	4602      	mov	r2, r0
 800b1de:	4629      	mov	r1, r5
 800b1e0:	4620      	mov	r0, r4
 800b1e2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800b1e6:	f000 febd 	bl	800bf64 <_Bfree>
 800b1ea:	9b05      	ldr	r3, [sp, #20]
 800b1ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1ee:	9d01      	ldr	r5, [sp, #4]
 800b1f0:	ea43 0102 	orr.w	r1, r3, r2
 800b1f4:	9b06      	ldr	r3, [sp, #24]
 800b1f6:	430b      	orrs	r3, r1
 800b1f8:	9b08      	ldr	r3, [sp, #32]
 800b1fa:	d10d      	bne.n	800b218 <_dtoa_r+0xa80>
 800b1fc:	2b39      	cmp	r3, #57	; 0x39
 800b1fe:	d029      	beq.n	800b254 <_dtoa_r+0xabc>
 800b200:	f1b9 0f00 	cmp.w	r9, #0
 800b204:	dd01      	ble.n	800b20a <_dtoa_r+0xa72>
 800b206:	9b04      	ldr	r3, [sp, #16]
 800b208:	3331      	adds	r3, #49	; 0x31
 800b20a:	9a02      	ldr	r2, [sp, #8]
 800b20c:	7013      	strb	r3, [r2, #0]
 800b20e:	e774      	b.n	800b0fa <_dtoa_r+0x962>
 800b210:	4638      	mov	r0, r7
 800b212:	e7b9      	b.n	800b188 <_dtoa_r+0x9f0>
 800b214:	2201      	movs	r2, #1
 800b216:	e7e2      	b.n	800b1de <_dtoa_r+0xa46>
 800b218:	f1b9 0f00 	cmp.w	r9, #0
 800b21c:	db06      	blt.n	800b22c <_dtoa_r+0xa94>
 800b21e:	9905      	ldr	r1, [sp, #20]
 800b220:	ea41 0909 	orr.w	r9, r1, r9
 800b224:	9906      	ldr	r1, [sp, #24]
 800b226:	ea59 0101 	orrs.w	r1, r9, r1
 800b22a:	d120      	bne.n	800b26e <_dtoa_r+0xad6>
 800b22c:	2a00      	cmp	r2, #0
 800b22e:	ddec      	ble.n	800b20a <_dtoa_r+0xa72>
 800b230:	4659      	mov	r1, fp
 800b232:	2201      	movs	r2, #1
 800b234:	4620      	mov	r0, r4
 800b236:	9301      	str	r3, [sp, #4]
 800b238:	f001 f8b0 	bl	800c39c <__lshift>
 800b23c:	4631      	mov	r1, r6
 800b23e:	4683      	mov	fp, r0
 800b240:	f001 f918 	bl	800c474 <__mcmp>
 800b244:	2800      	cmp	r0, #0
 800b246:	9b01      	ldr	r3, [sp, #4]
 800b248:	dc02      	bgt.n	800b250 <_dtoa_r+0xab8>
 800b24a:	d1de      	bne.n	800b20a <_dtoa_r+0xa72>
 800b24c:	07da      	lsls	r2, r3, #31
 800b24e:	d5dc      	bpl.n	800b20a <_dtoa_r+0xa72>
 800b250:	2b39      	cmp	r3, #57	; 0x39
 800b252:	d1d8      	bne.n	800b206 <_dtoa_r+0xa6e>
 800b254:	9a02      	ldr	r2, [sp, #8]
 800b256:	2339      	movs	r3, #57	; 0x39
 800b258:	7013      	strb	r3, [r2, #0]
 800b25a:	462b      	mov	r3, r5
 800b25c:	461d      	mov	r5, r3
 800b25e:	3b01      	subs	r3, #1
 800b260:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b264:	2a39      	cmp	r2, #57	; 0x39
 800b266:	d050      	beq.n	800b30a <_dtoa_r+0xb72>
 800b268:	3201      	adds	r2, #1
 800b26a:	701a      	strb	r2, [r3, #0]
 800b26c:	e745      	b.n	800b0fa <_dtoa_r+0x962>
 800b26e:	2a00      	cmp	r2, #0
 800b270:	dd03      	ble.n	800b27a <_dtoa_r+0xae2>
 800b272:	2b39      	cmp	r3, #57	; 0x39
 800b274:	d0ee      	beq.n	800b254 <_dtoa_r+0xabc>
 800b276:	3301      	adds	r3, #1
 800b278:	e7c7      	b.n	800b20a <_dtoa_r+0xa72>
 800b27a:	9a01      	ldr	r2, [sp, #4]
 800b27c:	9907      	ldr	r1, [sp, #28]
 800b27e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b282:	428a      	cmp	r2, r1
 800b284:	d02a      	beq.n	800b2dc <_dtoa_r+0xb44>
 800b286:	4659      	mov	r1, fp
 800b288:	2300      	movs	r3, #0
 800b28a:	220a      	movs	r2, #10
 800b28c:	4620      	mov	r0, r4
 800b28e:	f000 fe8b 	bl	800bfa8 <__multadd>
 800b292:	45b8      	cmp	r8, r7
 800b294:	4683      	mov	fp, r0
 800b296:	f04f 0300 	mov.w	r3, #0
 800b29a:	f04f 020a 	mov.w	r2, #10
 800b29e:	4641      	mov	r1, r8
 800b2a0:	4620      	mov	r0, r4
 800b2a2:	d107      	bne.n	800b2b4 <_dtoa_r+0xb1c>
 800b2a4:	f000 fe80 	bl	800bfa8 <__multadd>
 800b2a8:	4680      	mov	r8, r0
 800b2aa:	4607      	mov	r7, r0
 800b2ac:	9b01      	ldr	r3, [sp, #4]
 800b2ae:	3301      	adds	r3, #1
 800b2b0:	9301      	str	r3, [sp, #4]
 800b2b2:	e775      	b.n	800b1a0 <_dtoa_r+0xa08>
 800b2b4:	f000 fe78 	bl	800bfa8 <__multadd>
 800b2b8:	4639      	mov	r1, r7
 800b2ba:	4680      	mov	r8, r0
 800b2bc:	2300      	movs	r3, #0
 800b2be:	220a      	movs	r2, #10
 800b2c0:	4620      	mov	r0, r4
 800b2c2:	f000 fe71 	bl	800bfa8 <__multadd>
 800b2c6:	4607      	mov	r7, r0
 800b2c8:	e7f0      	b.n	800b2ac <_dtoa_r+0xb14>
 800b2ca:	f1b9 0f00 	cmp.w	r9, #0
 800b2ce:	9a00      	ldr	r2, [sp, #0]
 800b2d0:	bfcc      	ite	gt
 800b2d2:	464d      	movgt	r5, r9
 800b2d4:	2501      	movle	r5, #1
 800b2d6:	4415      	add	r5, r2
 800b2d8:	f04f 0800 	mov.w	r8, #0
 800b2dc:	4659      	mov	r1, fp
 800b2de:	2201      	movs	r2, #1
 800b2e0:	4620      	mov	r0, r4
 800b2e2:	9301      	str	r3, [sp, #4]
 800b2e4:	f001 f85a 	bl	800c39c <__lshift>
 800b2e8:	4631      	mov	r1, r6
 800b2ea:	4683      	mov	fp, r0
 800b2ec:	f001 f8c2 	bl	800c474 <__mcmp>
 800b2f0:	2800      	cmp	r0, #0
 800b2f2:	dcb2      	bgt.n	800b25a <_dtoa_r+0xac2>
 800b2f4:	d102      	bne.n	800b2fc <_dtoa_r+0xb64>
 800b2f6:	9b01      	ldr	r3, [sp, #4]
 800b2f8:	07db      	lsls	r3, r3, #31
 800b2fa:	d4ae      	bmi.n	800b25a <_dtoa_r+0xac2>
 800b2fc:	462b      	mov	r3, r5
 800b2fe:	461d      	mov	r5, r3
 800b300:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b304:	2a30      	cmp	r2, #48	; 0x30
 800b306:	d0fa      	beq.n	800b2fe <_dtoa_r+0xb66>
 800b308:	e6f7      	b.n	800b0fa <_dtoa_r+0x962>
 800b30a:	9a00      	ldr	r2, [sp, #0]
 800b30c:	429a      	cmp	r2, r3
 800b30e:	d1a5      	bne.n	800b25c <_dtoa_r+0xac4>
 800b310:	f10a 0a01 	add.w	sl, sl, #1
 800b314:	2331      	movs	r3, #49	; 0x31
 800b316:	e779      	b.n	800b20c <_dtoa_r+0xa74>
 800b318:	4b13      	ldr	r3, [pc, #76]	; (800b368 <_dtoa_r+0xbd0>)
 800b31a:	f7ff baaf 	b.w	800a87c <_dtoa_r+0xe4>
 800b31e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b320:	2b00      	cmp	r3, #0
 800b322:	f47f aa86 	bne.w	800a832 <_dtoa_r+0x9a>
 800b326:	4b11      	ldr	r3, [pc, #68]	; (800b36c <_dtoa_r+0xbd4>)
 800b328:	f7ff baa8 	b.w	800a87c <_dtoa_r+0xe4>
 800b32c:	f1b9 0f00 	cmp.w	r9, #0
 800b330:	dc03      	bgt.n	800b33a <_dtoa_r+0xba2>
 800b332:	9b05      	ldr	r3, [sp, #20]
 800b334:	2b02      	cmp	r3, #2
 800b336:	f73f aec9 	bgt.w	800b0cc <_dtoa_r+0x934>
 800b33a:	9d00      	ldr	r5, [sp, #0]
 800b33c:	4631      	mov	r1, r6
 800b33e:	4658      	mov	r0, fp
 800b340:	f7ff f99e 	bl	800a680 <quorem>
 800b344:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b348:	f805 3b01 	strb.w	r3, [r5], #1
 800b34c:	9a00      	ldr	r2, [sp, #0]
 800b34e:	1aaa      	subs	r2, r5, r2
 800b350:	4591      	cmp	r9, r2
 800b352:	ddba      	ble.n	800b2ca <_dtoa_r+0xb32>
 800b354:	4659      	mov	r1, fp
 800b356:	2300      	movs	r3, #0
 800b358:	220a      	movs	r2, #10
 800b35a:	4620      	mov	r0, r4
 800b35c:	f000 fe24 	bl	800bfa8 <__multadd>
 800b360:	4683      	mov	fp, r0
 800b362:	e7eb      	b.n	800b33c <_dtoa_r+0xba4>
 800b364:	0800d2c4 	.word	0x0800d2c4
 800b368:	0800d0cc 	.word	0x0800d0cc
 800b36c:	0800d241 	.word	0x0800d241

0800b370 <__sflush_r>:
 800b370:	898a      	ldrh	r2, [r1, #12]
 800b372:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b376:	4605      	mov	r5, r0
 800b378:	0710      	lsls	r0, r2, #28
 800b37a:	460c      	mov	r4, r1
 800b37c:	d458      	bmi.n	800b430 <__sflush_r+0xc0>
 800b37e:	684b      	ldr	r3, [r1, #4]
 800b380:	2b00      	cmp	r3, #0
 800b382:	dc05      	bgt.n	800b390 <__sflush_r+0x20>
 800b384:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b386:	2b00      	cmp	r3, #0
 800b388:	dc02      	bgt.n	800b390 <__sflush_r+0x20>
 800b38a:	2000      	movs	r0, #0
 800b38c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b390:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b392:	2e00      	cmp	r6, #0
 800b394:	d0f9      	beq.n	800b38a <__sflush_r+0x1a>
 800b396:	2300      	movs	r3, #0
 800b398:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b39c:	682f      	ldr	r7, [r5, #0]
 800b39e:	602b      	str	r3, [r5, #0]
 800b3a0:	d032      	beq.n	800b408 <__sflush_r+0x98>
 800b3a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b3a4:	89a3      	ldrh	r3, [r4, #12]
 800b3a6:	075a      	lsls	r2, r3, #29
 800b3a8:	d505      	bpl.n	800b3b6 <__sflush_r+0x46>
 800b3aa:	6863      	ldr	r3, [r4, #4]
 800b3ac:	1ac0      	subs	r0, r0, r3
 800b3ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b3b0:	b10b      	cbz	r3, 800b3b6 <__sflush_r+0x46>
 800b3b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b3b4:	1ac0      	subs	r0, r0, r3
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	4602      	mov	r2, r0
 800b3ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b3bc:	6a21      	ldr	r1, [r4, #32]
 800b3be:	4628      	mov	r0, r5
 800b3c0:	47b0      	blx	r6
 800b3c2:	1c43      	adds	r3, r0, #1
 800b3c4:	89a3      	ldrh	r3, [r4, #12]
 800b3c6:	d106      	bne.n	800b3d6 <__sflush_r+0x66>
 800b3c8:	6829      	ldr	r1, [r5, #0]
 800b3ca:	291d      	cmp	r1, #29
 800b3cc:	d82c      	bhi.n	800b428 <__sflush_r+0xb8>
 800b3ce:	4a2a      	ldr	r2, [pc, #168]	; (800b478 <__sflush_r+0x108>)
 800b3d0:	40ca      	lsrs	r2, r1
 800b3d2:	07d6      	lsls	r6, r2, #31
 800b3d4:	d528      	bpl.n	800b428 <__sflush_r+0xb8>
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	6062      	str	r2, [r4, #4]
 800b3da:	04d9      	lsls	r1, r3, #19
 800b3dc:	6922      	ldr	r2, [r4, #16]
 800b3de:	6022      	str	r2, [r4, #0]
 800b3e0:	d504      	bpl.n	800b3ec <__sflush_r+0x7c>
 800b3e2:	1c42      	adds	r2, r0, #1
 800b3e4:	d101      	bne.n	800b3ea <__sflush_r+0x7a>
 800b3e6:	682b      	ldr	r3, [r5, #0]
 800b3e8:	b903      	cbnz	r3, 800b3ec <__sflush_r+0x7c>
 800b3ea:	6560      	str	r0, [r4, #84]	; 0x54
 800b3ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b3ee:	602f      	str	r7, [r5, #0]
 800b3f0:	2900      	cmp	r1, #0
 800b3f2:	d0ca      	beq.n	800b38a <__sflush_r+0x1a>
 800b3f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3f8:	4299      	cmp	r1, r3
 800b3fa:	d002      	beq.n	800b402 <__sflush_r+0x92>
 800b3fc:	4628      	mov	r0, r5
 800b3fe:	f001 fa3b 	bl	800c878 <_free_r>
 800b402:	2000      	movs	r0, #0
 800b404:	6360      	str	r0, [r4, #52]	; 0x34
 800b406:	e7c1      	b.n	800b38c <__sflush_r+0x1c>
 800b408:	6a21      	ldr	r1, [r4, #32]
 800b40a:	2301      	movs	r3, #1
 800b40c:	4628      	mov	r0, r5
 800b40e:	47b0      	blx	r6
 800b410:	1c41      	adds	r1, r0, #1
 800b412:	d1c7      	bne.n	800b3a4 <__sflush_r+0x34>
 800b414:	682b      	ldr	r3, [r5, #0]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d0c4      	beq.n	800b3a4 <__sflush_r+0x34>
 800b41a:	2b1d      	cmp	r3, #29
 800b41c:	d001      	beq.n	800b422 <__sflush_r+0xb2>
 800b41e:	2b16      	cmp	r3, #22
 800b420:	d101      	bne.n	800b426 <__sflush_r+0xb6>
 800b422:	602f      	str	r7, [r5, #0]
 800b424:	e7b1      	b.n	800b38a <__sflush_r+0x1a>
 800b426:	89a3      	ldrh	r3, [r4, #12]
 800b428:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b42c:	81a3      	strh	r3, [r4, #12]
 800b42e:	e7ad      	b.n	800b38c <__sflush_r+0x1c>
 800b430:	690f      	ldr	r7, [r1, #16]
 800b432:	2f00      	cmp	r7, #0
 800b434:	d0a9      	beq.n	800b38a <__sflush_r+0x1a>
 800b436:	0793      	lsls	r3, r2, #30
 800b438:	680e      	ldr	r6, [r1, #0]
 800b43a:	bf08      	it	eq
 800b43c:	694b      	ldreq	r3, [r1, #20]
 800b43e:	600f      	str	r7, [r1, #0]
 800b440:	bf18      	it	ne
 800b442:	2300      	movne	r3, #0
 800b444:	eba6 0807 	sub.w	r8, r6, r7
 800b448:	608b      	str	r3, [r1, #8]
 800b44a:	f1b8 0f00 	cmp.w	r8, #0
 800b44e:	dd9c      	ble.n	800b38a <__sflush_r+0x1a>
 800b450:	6a21      	ldr	r1, [r4, #32]
 800b452:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b454:	4643      	mov	r3, r8
 800b456:	463a      	mov	r2, r7
 800b458:	4628      	mov	r0, r5
 800b45a:	47b0      	blx	r6
 800b45c:	2800      	cmp	r0, #0
 800b45e:	dc06      	bgt.n	800b46e <__sflush_r+0xfe>
 800b460:	89a3      	ldrh	r3, [r4, #12]
 800b462:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b466:	81a3      	strh	r3, [r4, #12]
 800b468:	f04f 30ff 	mov.w	r0, #4294967295
 800b46c:	e78e      	b.n	800b38c <__sflush_r+0x1c>
 800b46e:	4407      	add	r7, r0
 800b470:	eba8 0800 	sub.w	r8, r8, r0
 800b474:	e7e9      	b.n	800b44a <__sflush_r+0xda>
 800b476:	bf00      	nop
 800b478:	20400001 	.word	0x20400001

0800b47c <_fflush_r>:
 800b47c:	b538      	push	{r3, r4, r5, lr}
 800b47e:	690b      	ldr	r3, [r1, #16]
 800b480:	4605      	mov	r5, r0
 800b482:	460c      	mov	r4, r1
 800b484:	b913      	cbnz	r3, 800b48c <_fflush_r+0x10>
 800b486:	2500      	movs	r5, #0
 800b488:	4628      	mov	r0, r5
 800b48a:	bd38      	pop	{r3, r4, r5, pc}
 800b48c:	b118      	cbz	r0, 800b496 <_fflush_r+0x1a>
 800b48e:	6983      	ldr	r3, [r0, #24]
 800b490:	b90b      	cbnz	r3, 800b496 <_fflush_r+0x1a>
 800b492:	f000 f887 	bl	800b5a4 <__sinit>
 800b496:	4b14      	ldr	r3, [pc, #80]	; (800b4e8 <_fflush_r+0x6c>)
 800b498:	429c      	cmp	r4, r3
 800b49a:	d11b      	bne.n	800b4d4 <_fflush_r+0x58>
 800b49c:	686c      	ldr	r4, [r5, #4]
 800b49e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d0ef      	beq.n	800b486 <_fflush_r+0xa>
 800b4a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b4a8:	07d0      	lsls	r0, r2, #31
 800b4aa:	d404      	bmi.n	800b4b6 <_fflush_r+0x3a>
 800b4ac:	0599      	lsls	r1, r3, #22
 800b4ae:	d402      	bmi.n	800b4b6 <_fflush_r+0x3a>
 800b4b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b4b2:	f000 fc88 	bl	800bdc6 <__retarget_lock_acquire_recursive>
 800b4b6:	4628      	mov	r0, r5
 800b4b8:	4621      	mov	r1, r4
 800b4ba:	f7ff ff59 	bl	800b370 <__sflush_r>
 800b4be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b4c0:	07da      	lsls	r2, r3, #31
 800b4c2:	4605      	mov	r5, r0
 800b4c4:	d4e0      	bmi.n	800b488 <_fflush_r+0xc>
 800b4c6:	89a3      	ldrh	r3, [r4, #12]
 800b4c8:	059b      	lsls	r3, r3, #22
 800b4ca:	d4dd      	bmi.n	800b488 <_fflush_r+0xc>
 800b4cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b4ce:	f000 fc7b 	bl	800bdc8 <__retarget_lock_release_recursive>
 800b4d2:	e7d9      	b.n	800b488 <_fflush_r+0xc>
 800b4d4:	4b05      	ldr	r3, [pc, #20]	; (800b4ec <_fflush_r+0x70>)
 800b4d6:	429c      	cmp	r4, r3
 800b4d8:	d101      	bne.n	800b4de <_fflush_r+0x62>
 800b4da:	68ac      	ldr	r4, [r5, #8]
 800b4dc:	e7df      	b.n	800b49e <_fflush_r+0x22>
 800b4de:	4b04      	ldr	r3, [pc, #16]	; (800b4f0 <_fflush_r+0x74>)
 800b4e0:	429c      	cmp	r4, r3
 800b4e2:	bf08      	it	eq
 800b4e4:	68ec      	ldreq	r4, [r5, #12]
 800b4e6:	e7da      	b.n	800b49e <_fflush_r+0x22>
 800b4e8:	0800d2f8 	.word	0x0800d2f8
 800b4ec:	0800d318 	.word	0x0800d318
 800b4f0:	0800d2d8 	.word	0x0800d2d8

0800b4f4 <std>:
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	b510      	push	{r4, lr}
 800b4f8:	4604      	mov	r4, r0
 800b4fa:	e9c0 3300 	strd	r3, r3, [r0]
 800b4fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b502:	6083      	str	r3, [r0, #8]
 800b504:	8181      	strh	r1, [r0, #12]
 800b506:	6643      	str	r3, [r0, #100]	; 0x64
 800b508:	81c2      	strh	r2, [r0, #14]
 800b50a:	6183      	str	r3, [r0, #24]
 800b50c:	4619      	mov	r1, r3
 800b50e:	2208      	movs	r2, #8
 800b510:	305c      	adds	r0, #92	; 0x5c
 800b512:	f7fd fc35 	bl	8008d80 <memset>
 800b516:	4b05      	ldr	r3, [pc, #20]	; (800b52c <std+0x38>)
 800b518:	6263      	str	r3, [r4, #36]	; 0x24
 800b51a:	4b05      	ldr	r3, [pc, #20]	; (800b530 <std+0x3c>)
 800b51c:	62a3      	str	r3, [r4, #40]	; 0x28
 800b51e:	4b05      	ldr	r3, [pc, #20]	; (800b534 <std+0x40>)
 800b520:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b522:	4b05      	ldr	r3, [pc, #20]	; (800b538 <std+0x44>)
 800b524:	6224      	str	r4, [r4, #32]
 800b526:	6323      	str	r3, [r4, #48]	; 0x30
 800b528:	bd10      	pop	{r4, pc}
 800b52a:	bf00      	nop
 800b52c:	0800ccb1 	.word	0x0800ccb1
 800b530:	0800ccd3 	.word	0x0800ccd3
 800b534:	0800cd0b 	.word	0x0800cd0b
 800b538:	0800cd2f 	.word	0x0800cd2f

0800b53c <_cleanup_r>:
 800b53c:	4901      	ldr	r1, [pc, #4]	; (800b544 <_cleanup_r+0x8>)
 800b53e:	f000 b8af 	b.w	800b6a0 <_fwalk_reent>
 800b542:	bf00      	nop
 800b544:	0800b47d 	.word	0x0800b47d

0800b548 <__sfmoreglue>:
 800b548:	b570      	push	{r4, r5, r6, lr}
 800b54a:	1e4a      	subs	r2, r1, #1
 800b54c:	2568      	movs	r5, #104	; 0x68
 800b54e:	4355      	muls	r5, r2
 800b550:	460e      	mov	r6, r1
 800b552:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b556:	f001 f9df 	bl	800c918 <_malloc_r>
 800b55a:	4604      	mov	r4, r0
 800b55c:	b140      	cbz	r0, 800b570 <__sfmoreglue+0x28>
 800b55e:	2100      	movs	r1, #0
 800b560:	e9c0 1600 	strd	r1, r6, [r0]
 800b564:	300c      	adds	r0, #12
 800b566:	60a0      	str	r0, [r4, #8]
 800b568:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b56c:	f7fd fc08 	bl	8008d80 <memset>
 800b570:	4620      	mov	r0, r4
 800b572:	bd70      	pop	{r4, r5, r6, pc}

0800b574 <__sfp_lock_acquire>:
 800b574:	4801      	ldr	r0, [pc, #4]	; (800b57c <__sfp_lock_acquire+0x8>)
 800b576:	f000 bc26 	b.w	800bdc6 <__retarget_lock_acquire_recursive>
 800b57a:	bf00      	nop
 800b57c:	200007a0 	.word	0x200007a0

0800b580 <__sfp_lock_release>:
 800b580:	4801      	ldr	r0, [pc, #4]	; (800b588 <__sfp_lock_release+0x8>)
 800b582:	f000 bc21 	b.w	800bdc8 <__retarget_lock_release_recursive>
 800b586:	bf00      	nop
 800b588:	200007a0 	.word	0x200007a0

0800b58c <__sinit_lock_acquire>:
 800b58c:	4801      	ldr	r0, [pc, #4]	; (800b594 <__sinit_lock_acquire+0x8>)
 800b58e:	f000 bc1a 	b.w	800bdc6 <__retarget_lock_acquire_recursive>
 800b592:	bf00      	nop
 800b594:	2000079b 	.word	0x2000079b

0800b598 <__sinit_lock_release>:
 800b598:	4801      	ldr	r0, [pc, #4]	; (800b5a0 <__sinit_lock_release+0x8>)
 800b59a:	f000 bc15 	b.w	800bdc8 <__retarget_lock_release_recursive>
 800b59e:	bf00      	nop
 800b5a0:	2000079b 	.word	0x2000079b

0800b5a4 <__sinit>:
 800b5a4:	b510      	push	{r4, lr}
 800b5a6:	4604      	mov	r4, r0
 800b5a8:	f7ff fff0 	bl	800b58c <__sinit_lock_acquire>
 800b5ac:	69a3      	ldr	r3, [r4, #24]
 800b5ae:	b11b      	cbz	r3, 800b5b8 <__sinit+0x14>
 800b5b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5b4:	f7ff bff0 	b.w	800b598 <__sinit_lock_release>
 800b5b8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b5bc:	6523      	str	r3, [r4, #80]	; 0x50
 800b5be:	4b13      	ldr	r3, [pc, #76]	; (800b60c <__sinit+0x68>)
 800b5c0:	4a13      	ldr	r2, [pc, #76]	; (800b610 <__sinit+0x6c>)
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	62a2      	str	r2, [r4, #40]	; 0x28
 800b5c6:	42a3      	cmp	r3, r4
 800b5c8:	bf04      	itt	eq
 800b5ca:	2301      	moveq	r3, #1
 800b5cc:	61a3      	streq	r3, [r4, #24]
 800b5ce:	4620      	mov	r0, r4
 800b5d0:	f000 f820 	bl	800b614 <__sfp>
 800b5d4:	6060      	str	r0, [r4, #4]
 800b5d6:	4620      	mov	r0, r4
 800b5d8:	f000 f81c 	bl	800b614 <__sfp>
 800b5dc:	60a0      	str	r0, [r4, #8]
 800b5de:	4620      	mov	r0, r4
 800b5e0:	f000 f818 	bl	800b614 <__sfp>
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	60e0      	str	r0, [r4, #12]
 800b5e8:	2104      	movs	r1, #4
 800b5ea:	6860      	ldr	r0, [r4, #4]
 800b5ec:	f7ff ff82 	bl	800b4f4 <std>
 800b5f0:	68a0      	ldr	r0, [r4, #8]
 800b5f2:	2201      	movs	r2, #1
 800b5f4:	2109      	movs	r1, #9
 800b5f6:	f7ff ff7d 	bl	800b4f4 <std>
 800b5fa:	68e0      	ldr	r0, [r4, #12]
 800b5fc:	2202      	movs	r2, #2
 800b5fe:	2112      	movs	r1, #18
 800b600:	f7ff ff78 	bl	800b4f4 <std>
 800b604:	2301      	movs	r3, #1
 800b606:	61a3      	str	r3, [r4, #24]
 800b608:	e7d2      	b.n	800b5b0 <__sinit+0xc>
 800b60a:	bf00      	nop
 800b60c:	0800d0b8 	.word	0x0800d0b8
 800b610:	0800b53d 	.word	0x0800b53d

0800b614 <__sfp>:
 800b614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b616:	4607      	mov	r7, r0
 800b618:	f7ff ffac 	bl	800b574 <__sfp_lock_acquire>
 800b61c:	4b1e      	ldr	r3, [pc, #120]	; (800b698 <__sfp+0x84>)
 800b61e:	681e      	ldr	r6, [r3, #0]
 800b620:	69b3      	ldr	r3, [r6, #24]
 800b622:	b913      	cbnz	r3, 800b62a <__sfp+0x16>
 800b624:	4630      	mov	r0, r6
 800b626:	f7ff ffbd 	bl	800b5a4 <__sinit>
 800b62a:	3648      	adds	r6, #72	; 0x48
 800b62c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b630:	3b01      	subs	r3, #1
 800b632:	d503      	bpl.n	800b63c <__sfp+0x28>
 800b634:	6833      	ldr	r3, [r6, #0]
 800b636:	b30b      	cbz	r3, 800b67c <__sfp+0x68>
 800b638:	6836      	ldr	r6, [r6, #0]
 800b63a:	e7f7      	b.n	800b62c <__sfp+0x18>
 800b63c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b640:	b9d5      	cbnz	r5, 800b678 <__sfp+0x64>
 800b642:	4b16      	ldr	r3, [pc, #88]	; (800b69c <__sfp+0x88>)
 800b644:	60e3      	str	r3, [r4, #12]
 800b646:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b64a:	6665      	str	r5, [r4, #100]	; 0x64
 800b64c:	f000 fbba 	bl	800bdc4 <__retarget_lock_init_recursive>
 800b650:	f7ff ff96 	bl	800b580 <__sfp_lock_release>
 800b654:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b658:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b65c:	6025      	str	r5, [r4, #0]
 800b65e:	61a5      	str	r5, [r4, #24]
 800b660:	2208      	movs	r2, #8
 800b662:	4629      	mov	r1, r5
 800b664:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b668:	f7fd fb8a 	bl	8008d80 <memset>
 800b66c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b670:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b674:	4620      	mov	r0, r4
 800b676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b678:	3468      	adds	r4, #104	; 0x68
 800b67a:	e7d9      	b.n	800b630 <__sfp+0x1c>
 800b67c:	2104      	movs	r1, #4
 800b67e:	4638      	mov	r0, r7
 800b680:	f7ff ff62 	bl	800b548 <__sfmoreglue>
 800b684:	4604      	mov	r4, r0
 800b686:	6030      	str	r0, [r6, #0]
 800b688:	2800      	cmp	r0, #0
 800b68a:	d1d5      	bne.n	800b638 <__sfp+0x24>
 800b68c:	f7ff ff78 	bl	800b580 <__sfp_lock_release>
 800b690:	230c      	movs	r3, #12
 800b692:	603b      	str	r3, [r7, #0]
 800b694:	e7ee      	b.n	800b674 <__sfp+0x60>
 800b696:	bf00      	nop
 800b698:	0800d0b8 	.word	0x0800d0b8
 800b69c:	ffff0001 	.word	0xffff0001

0800b6a0 <_fwalk_reent>:
 800b6a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6a4:	4606      	mov	r6, r0
 800b6a6:	4688      	mov	r8, r1
 800b6a8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b6ac:	2700      	movs	r7, #0
 800b6ae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b6b2:	f1b9 0901 	subs.w	r9, r9, #1
 800b6b6:	d505      	bpl.n	800b6c4 <_fwalk_reent+0x24>
 800b6b8:	6824      	ldr	r4, [r4, #0]
 800b6ba:	2c00      	cmp	r4, #0
 800b6bc:	d1f7      	bne.n	800b6ae <_fwalk_reent+0xe>
 800b6be:	4638      	mov	r0, r7
 800b6c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6c4:	89ab      	ldrh	r3, [r5, #12]
 800b6c6:	2b01      	cmp	r3, #1
 800b6c8:	d907      	bls.n	800b6da <_fwalk_reent+0x3a>
 800b6ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b6ce:	3301      	adds	r3, #1
 800b6d0:	d003      	beq.n	800b6da <_fwalk_reent+0x3a>
 800b6d2:	4629      	mov	r1, r5
 800b6d4:	4630      	mov	r0, r6
 800b6d6:	47c0      	blx	r8
 800b6d8:	4307      	orrs	r7, r0
 800b6da:	3568      	adds	r5, #104	; 0x68
 800b6dc:	e7e9      	b.n	800b6b2 <_fwalk_reent+0x12>

0800b6de <rshift>:
 800b6de:	6903      	ldr	r3, [r0, #16]
 800b6e0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b6e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b6e8:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b6ec:	f100 0414 	add.w	r4, r0, #20
 800b6f0:	dd45      	ble.n	800b77e <rshift+0xa0>
 800b6f2:	f011 011f 	ands.w	r1, r1, #31
 800b6f6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b6fa:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b6fe:	d10c      	bne.n	800b71a <rshift+0x3c>
 800b700:	f100 0710 	add.w	r7, r0, #16
 800b704:	4629      	mov	r1, r5
 800b706:	42b1      	cmp	r1, r6
 800b708:	d334      	bcc.n	800b774 <rshift+0x96>
 800b70a:	1a9b      	subs	r3, r3, r2
 800b70c:	009b      	lsls	r3, r3, #2
 800b70e:	1eea      	subs	r2, r5, #3
 800b710:	4296      	cmp	r6, r2
 800b712:	bf38      	it	cc
 800b714:	2300      	movcc	r3, #0
 800b716:	4423      	add	r3, r4
 800b718:	e015      	b.n	800b746 <rshift+0x68>
 800b71a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b71e:	f1c1 0820 	rsb	r8, r1, #32
 800b722:	40cf      	lsrs	r7, r1
 800b724:	f105 0e04 	add.w	lr, r5, #4
 800b728:	46a1      	mov	r9, r4
 800b72a:	4576      	cmp	r6, lr
 800b72c:	46f4      	mov	ip, lr
 800b72e:	d815      	bhi.n	800b75c <rshift+0x7e>
 800b730:	1a9b      	subs	r3, r3, r2
 800b732:	009a      	lsls	r2, r3, #2
 800b734:	3a04      	subs	r2, #4
 800b736:	3501      	adds	r5, #1
 800b738:	42ae      	cmp	r6, r5
 800b73a:	bf38      	it	cc
 800b73c:	2200      	movcc	r2, #0
 800b73e:	18a3      	adds	r3, r4, r2
 800b740:	50a7      	str	r7, [r4, r2]
 800b742:	b107      	cbz	r7, 800b746 <rshift+0x68>
 800b744:	3304      	adds	r3, #4
 800b746:	1b1a      	subs	r2, r3, r4
 800b748:	42a3      	cmp	r3, r4
 800b74a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b74e:	bf08      	it	eq
 800b750:	2300      	moveq	r3, #0
 800b752:	6102      	str	r2, [r0, #16]
 800b754:	bf08      	it	eq
 800b756:	6143      	streq	r3, [r0, #20]
 800b758:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b75c:	f8dc c000 	ldr.w	ip, [ip]
 800b760:	fa0c fc08 	lsl.w	ip, ip, r8
 800b764:	ea4c 0707 	orr.w	r7, ip, r7
 800b768:	f849 7b04 	str.w	r7, [r9], #4
 800b76c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b770:	40cf      	lsrs	r7, r1
 800b772:	e7da      	b.n	800b72a <rshift+0x4c>
 800b774:	f851 cb04 	ldr.w	ip, [r1], #4
 800b778:	f847 cf04 	str.w	ip, [r7, #4]!
 800b77c:	e7c3      	b.n	800b706 <rshift+0x28>
 800b77e:	4623      	mov	r3, r4
 800b780:	e7e1      	b.n	800b746 <rshift+0x68>

0800b782 <__hexdig_fun>:
 800b782:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b786:	2b09      	cmp	r3, #9
 800b788:	d802      	bhi.n	800b790 <__hexdig_fun+0xe>
 800b78a:	3820      	subs	r0, #32
 800b78c:	b2c0      	uxtb	r0, r0
 800b78e:	4770      	bx	lr
 800b790:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b794:	2b05      	cmp	r3, #5
 800b796:	d801      	bhi.n	800b79c <__hexdig_fun+0x1a>
 800b798:	3847      	subs	r0, #71	; 0x47
 800b79a:	e7f7      	b.n	800b78c <__hexdig_fun+0xa>
 800b79c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b7a0:	2b05      	cmp	r3, #5
 800b7a2:	d801      	bhi.n	800b7a8 <__hexdig_fun+0x26>
 800b7a4:	3827      	subs	r0, #39	; 0x27
 800b7a6:	e7f1      	b.n	800b78c <__hexdig_fun+0xa>
 800b7a8:	2000      	movs	r0, #0
 800b7aa:	4770      	bx	lr

0800b7ac <__gethex>:
 800b7ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7b0:	ed2d 8b02 	vpush	{d8}
 800b7b4:	b089      	sub	sp, #36	; 0x24
 800b7b6:	ee08 0a10 	vmov	s16, r0
 800b7ba:	9304      	str	r3, [sp, #16]
 800b7bc:	4bbc      	ldr	r3, [pc, #752]	; (800bab0 <__gethex+0x304>)
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	9301      	str	r3, [sp, #4]
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	468b      	mov	fp, r1
 800b7c6:	4690      	mov	r8, r2
 800b7c8:	f7f4 fd2a 	bl	8000220 <strlen>
 800b7cc:	9b01      	ldr	r3, [sp, #4]
 800b7ce:	f8db 2000 	ldr.w	r2, [fp]
 800b7d2:	4403      	add	r3, r0
 800b7d4:	4682      	mov	sl, r0
 800b7d6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b7da:	9305      	str	r3, [sp, #20]
 800b7dc:	1c93      	adds	r3, r2, #2
 800b7de:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b7e2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b7e6:	32fe      	adds	r2, #254	; 0xfe
 800b7e8:	18d1      	adds	r1, r2, r3
 800b7ea:	461f      	mov	r7, r3
 800b7ec:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b7f0:	9100      	str	r1, [sp, #0]
 800b7f2:	2830      	cmp	r0, #48	; 0x30
 800b7f4:	d0f8      	beq.n	800b7e8 <__gethex+0x3c>
 800b7f6:	f7ff ffc4 	bl	800b782 <__hexdig_fun>
 800b7fa:	4604      	mov	r4, r0
 800b7fc:	2800      	cmp	r0, #0
 800b7fe:	d13a      	bne.n	800b876 <__gethex+0xca>
 800b800:	9901      	ldr	r1, [sp, #4]
 800b802:	4652      	mov	r2, sl
 800b804:	4638      	mov	r0, r7
 800b806:	f001 fa96 	bl	800cd36 <strncmp>
 800b80a:	4605      	mov	r5, r0
 800b80c:	2800      	cmp	r0, #0
 800b80e:	d168      	bne.n	800b8e2 <__gethex+0x136>
 800b810:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b814:	eb07 060a 	add.w	r6, r7, sl
 800b818:	f7ff ffb3 	bl	800b782 <__hexdig_fun>
 800b81c:	2800      	cmp	r0, #0
 800b81e:	d062      	beq.n	800b8e6 <__gethex+0x13a>
 800b820:	4633      	mov	r3, r6
 800b822:	7818      	ldrb	r0, [r3, #0]
 800b824:	2830      	cmp	r0, #48	; 0x30
 800b826:	461f      	mov	r7, r3
 800b828:	f103 0301 	add.w	r3, r3, #1
 800b82c:	d0f9      	beq.n	800b822 <__gethex+0x76>
 800b82e:	f7ff ffa8 	bl	800b782 <__hexdig_fun>
 800b832:	2301      	movs	r3, #1
 800b834:	fab0 f480 	clz	r4, r0
 800b838:	0964      	lsrs	r4, r4, #5
 800b83a:	4635      	mov	r5, r6
 800b83c:	9300      	str	r3, [sp, #0]
 800b83e:	463a      	mov	r2, r7
 800b840:	4616      	mov	r6, r2
 800b842:	3201      	adds	r2, #1
 800b844:	7830      	ldrb	r0, [r6, #0]
 800b846:	f7ff ff9c 	bl	800b782 <__hexdig_fun>
 800b84a:	2800      	cmp	r0, #0
 800b84c:	d1f8      	bne.n	800b840 <__gethex+0x94>
 800b84e:	9901      	ldr	r1, [sp, #4]
 800b850:	4652      	mov	r2, sl
 800b852:	4630      	mov	r0, r6
 800b854:	f001 fa6f 	bl	800cd36 <strncmp>
 800b858:	b980      	cbnz	r0, 800b87c <__gethex+0xd0>
 800b85a:	b94d      	cbnz	r5, 800b870 <__gethex+0xc4>
 800b85c:	eb06 050a 	add.w	r5, r6, sl
 800b860:	462a      	mov	r2, r5
 800b862:	4616      	mov	r6, r2
 800b864:	3201      	adds	r2, #1
 800b866:	7830      	ldrb	r0, [r6, #0]
 800b868:	f7ff ff8b 	bl	800b782 <__hexdig_fun>
 800b86c:	2800      	cmp	r0, #0
 800b86e:	d1f8      	bne.n	800b862 <__gethex+0xb6>
 800b870:	1bad      	subs	r5, r5, r6
 800b872:	00ad      	lsls	r5, r5, #2
 800b874:	e004      	b.n	800b880 <__gethex+0xd4>
 800b876:	2400      	movs	r4, #0
 800b878:	4625      	mov	r5, r4
 800b87a:	e7e0      	b.n	800b83e <__gethex+0x92>
 800b87c:	2d00      	cmp	r5, #0
 800b87e:	d1f7      	bne.n	800b870 <__gethex+0xc4>
 800b880:	7833      	ldrb	r3, [r6, #0]
 800b882:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b886:	2b50      	cmp	r3, #80	; 0x50
 800b888:	d13b      	bne.n	800b902 <__gethex+0x156>
 800b88a:	7873      	ldrb	r3, [r6, #1]
 800b88c:	2b2b      	cmp	r3, #43	; 0x2b
 800b88e:	d02c      	beq.n	800b8ea <__gethex+0x13e>
 800b890:	2b2d      	cmp	r3, #45	; 0x2d
 800b892:	d02e      	beq.n	800b8f2 <__gethex+0x146>
 800b894:	1c71      	adds	r1, r6, #1
 800b896:	f04f 0900 	mov.w	r9, #0
 800b89a:	7808      	ldrb	r0, [r1, #0]
 800b89c:	f7ff ff71 	bl	800b782 <__hexdig_fun>
 800b8a0:	1e43      	subs	r3, r0, #1
 800b8a2:	b2db      	uxtb	r3, r3
 800b8a4:	2b18      	cmp	r3, #24
 800b8a6:	d82c      	bhi.n	800b902 <__gethex+0x156>
 800b8a8:	f1a0 0210 	sub.w	r2, r0, #16
 800b8ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b8b0:	f7ff ff67 	bl	800b782 <__hexdig_fun>
 800b8b4:	1e43      	subs	r3, r0, #1
 800b8b6:	b2db      	uxtb	r3, r3
 800b8b8:	2b18      	cmp	r3, #24
 800b8ba:	d91d      	bls.n	800b8f8 <__gethex+0x14c>
 800b8bc:	f1b9 0f00 	cmp.w	r9, #0
 800b8c0:	d000      	beq.n	800b8c4 <__gethex+0x118>
 800b8c2:	4252      	negs	r2, r2
 800b8c4:	4415      	add	r5, r2
 800b8c6:	f8cb 1000 	str.w	r1, [fp]
 800b8ca:	b1e4      	cbz	r4, 800b906 <__gethex+0x15a>
 800b8cc:	9b00      	ldr	r3, [sp, #0]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	bf14      	ite	ne
 800b8d2:	2700      	movne	r7, #0
 800b8d4:	2706      	moveq	r7, #6
 800b8d6:	4638      	mov	r0, r7
 800b8d8:	b009      	add	sp, #36	; 0x24
 800b8da:	ecbd 8b02 	vpop	{d8}
 800b8de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8e2:	463e      	mov	r6, r7
 800b8e4:	4625      	mov	r5, r4
 800b8e6:	2401      	movs	r4, #1
 800b8e8:	e7ca      	b.n	800b880 <__gethex+0xd4>
 800b8ea:	f04f 0900 	mov.w	r9, #0
 800b8ee:	1cb1      	adds	r1, r6, #2
 800b8f0:	e7d3      	b.n	800b89a <__gethex+0xee>
 800b8f2:	f04f 0901 	mov.w	r9, #1
 800b8f6:	e7fa      	b.n	800b8ee <__gethex+0x142>
 800b8f8:	230a      	movs	r3, #10
 800b8fa:	fb03 0202 	mla	r2, r3, r2, r0
 800b8fe:	3a10      	subs	r2, #16
 800b900:	e7d4      	b.n	800b8ac <__gethex+0x100>
 800b902:	4631      	mov	r1, r6
 800b904:	e7df      	b.n	800b8c6 <__gethex+0x11a>
 800b906:	1bf3      	subs	r3, r6, r7
 800b908:	3b01      	subs	r3, #1
 800b90a:	4621      	mov	r1, r4
 800b90c:	2b07      	cmp	r3, #7
 800b90e:	dc0b      	bgt.n	800b928 <__gethex+0x17c>
 800b910:	ee18 0a10 	vmov	r0, s16
 800b914:	f000 fae6 	bl	800bee4 <_Balloc>
 800b918:	4604      	mov	r4, r0
 800b91a:	b940      	cbnz	r0, 800b92e <__gethex+0x182>
 800b91c:	4b65      	ldr	r3, [pc, #404]	; (800bab4 <__gethex+0x308>)
 800b91e:	4602      	mov	r2, r0
 800b920:	21de      	movs	r1, #222	; 0xde
 800b922:	4865      	ldr	r0, [pc, #404]	; (800bab8 <__gethex+0x30c>)
 800b924:	f001 fa38 	bl	800cd98 <__assert_func>
 800b928:	3101      	adds	r1, #1
 800b92a:	105b      	asrs	r3, r3, #1
 800b92c:	e7ee      	b.n	800b90c <__gethex+0x160>
 800b92e:	f100 0914 	add.w	r9, r0, #20
 800b932:	f04f 0b00 	mov.w	fp, #0
 800b936:	f1ca 0301 	rsb	r3, sl, #1
 800b93a:	f8cd 9008 	str.w	r9, [sp, #8]
 800b93e:	f8cd b000 	str.w	fp, [sp]
 800b942:	9306      	str	r3, [sp, #24]
 800b944:	42b7      	cmp	r7, r6
 800b946:	d340      	bcc.n	800b9ca <__gethex+0x21e>
 800b948:	9802      	ldr	r0, [sp, #8]
 800b94a:	9b00      	ldr	r3, [sp, #0]
 800b94c:	f840 3b04 	str.w	r3, [r0], #4
 800b950:	eba0 0009 	sub.w	r0, r0, r9
 800b954:	1080      	asrs	r0, r0, #2
 800b956:	0146      	lsls	r6, r0, #5
 800b958:	6120      	str	r0, [r4, #16]
 800b95a:	4618      	mov	r0, r3
 800b95c:	f000 fbb8 	bl	800c0d0 <__hi0bits>
 800b960:	1a30      	subs	r0, r6, r0
 800b962:	f8d8 6000 	ldr.w	r6, [r8]
 800b966:	42b0      	cmp	r0, r6
 800b968:	dd63      	ble.n	800ba32 <__gethex+0x286>
 800b96a:	1b87      	subs	r7, r0, r6
 800b96c:	4639      	mov	r1, r7
 800b96e:	4620      	mov	r0, r4
 800b970:	f000 ff52 	bl	800c818 <__any_on>
 800b974:	4682      	mov	sl, r0
 800b976:	b1a8      	cbz	r0, 800b9a4 <__gethex+0x1f8>
 800b978:	1e7b      	subs	r3, r7, #1
 800b97a:	1159      	asrs	r1, r3, #5
 800b97c:	f003 021f 	and.w	r2, r3, #31
 800b980:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b984:	f04f 0a01 	mov.w	sl, #1
 800b988:	fa0a f202 	lsl.w	r2, sl, r2
 800b98c:	420a      	tst	r2, r1
 800b98e:	d009      	beq.n	800b9a4 <__gethex+0x1f8>
 800b990:	4553      	cmp	r3, sl
 800b992:	dd05      	ble.n	800b9a0 <__gethex+0x1f4>
 800b994:	1eb9      	subs	r1, r7, #2
 800b996:	4620      	mov	r0, r4
 800b998:	f000 ff3e 	bl	800c818 <__any_on>
 800b99c:	2800      	cmp	r0, #0
 800b99e:	d145      	bne.n	800ba2c <__gethex+0x280>
 800b9a0:	f04f 0a02 	mov.w	sl, #2
 800b9a4:	4639      	mov	r1, r7
 800b9a6:	4620      	mov	r0, r4
 800b9a8:	f7ff fe99 	bl	800b6de <rshift>
 800b9ac:	443d      	add	r5, r7
 800b9ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b9b2:	42ab      	cmp	r3, r5
 800b9b4:	da4c      	bge.n	800ba50 <__gethex+0x2a4>
 800b9b6:	ee18 0a10 	vmov	r0, s16
 800b9ba:	4621      	mov	r1, r4
 800b9bc:	f000 fad2 	bl	800bf64 <_Bfree>
 800b9c0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b9c2:	2300      	movs	r3, #0
 800b9c4:	6013      	str	r3, [r2, #0]
 800b9c6:	27a3      	movs	r7, #163	; 0xa3
 800b9c8:	e785      	b.n	800b8d6 <__gethex+0x12a>
 800b9ca:	1e73      	subs	r3, r6, #1
 800b9cc:	9a05      	ldr	r2, [sp, #20]
 800b9ce:	9303      	str	r3, [sp, #12]
 800b9d0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b9d4:	4293      	cmp	r3, r2
 800b9d6:	d019      	beq.n	800ba0c <__gethex+0x260>
 800b9d8:	f1bb 0f20 	cmp.w	fp, #32
 800b9dc:	d107      	bne.n	800b9ee <__gethex+0x242>
 800b9de:	9b02      	ldr	r3, [sp, #8]
 800b9e0:	9a00      	ldr	r2, [sp, #0]
 800b9e2:	f843 2b04 	str.w	r2, [r3], #4
 800b9e6:	9302      	str	r3, [sp, #8]
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	9300      	str	r3, [sp, #0]
 800b9ec:	469b      	mov	fp, r3
 800b9ee:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b9f2:	f7ff fec6 	bl	800b782 <__hexdig_fun>
 800b9f6:	9b00      	ldr	r3, [sp, #0]
 800b9f8:	f000 000f 	and.w	r0, r0, #15
 800b9fc:	fa00 f00b 	lsl.w	r0, r0, fp
 800ba00:	4303      	orrs	r3, r0
 800ba02:	9300      	str	r3, [sp, #0]
 800ba04:	f10b 0b04 	add.w	fp, fp, #4
 800ba08:	9b03      	ldr	r3, [sp, #12]
 800ba0a:	e00d      	b.n	800ba28 <__gethex+0x27c>
 800ba0c:	9b03      	ldr	r3, [sp, #12]
 800ba0e:	9a06      	ldr	r2, [sp, #24]
 800ba10:	4413      	add	r3, r2
 800ba12:	42bb      	cmp	r3, r7
 800ba14:	d3e0      	bcc.n	800b9d8 <__gethex+0x22c>
 800ba16:	4618      	mov	r0, r3
 800ba18:	9901      	ldr	r1, [sp, #4]
 800ba1a:	9307      	str	r3, [sp, #28]
 800ba1c:	4652      	mov	r2, sl
 800ba1e:	f001 f98a 	bl	800cd36 <strncmp>
 800ba22:	9b07      	ldr	r3, [sp, #28]
 800ba24:	2800      	cmp	r0, #0
 800ba26:	d1d7      	bne.n	800b9d8 <__gethex+0x22c>
 800ba28:	461e      	mov	r6, r3
 800ba2a:	e78b      	b.n	800b944 <__gethex+0x198>
 800ba2c:	f04f 0a03 	mov.w	sl, #3
 800ba30:	e7b8      	b.n	800b9a4 <__gethex+0x1f8>
 800ba32:	da0a      	bge.n	800ba4a <__gethex+0x29e>
 800ba34:	1a37      	subs	r7, r6, r0
 800ba36:	4621      	mov	r1, r4
 800ba38:	ee18 0a10 	vmov	r0, s16
 800ba3c:	463a      	mov	r2, r7
 800ba3e:	f000 fcad 	bl	800c39c <__lshift>
 800ba42:	1bed      	subs	r5, r5, r7
 800ba44:	4604      	mov	r4, r0
 800ba46:	f100 0914 	add.w	r9, r0, #20
 800ba4a:	f04f 0a00 	mov.w	sl, #0
 800ba4e:	e7ae      	b.n	800b9ae <__gethex+0x202>
 800ba50:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ba54:	42a8      	cmp	r0, r5
 800ba56:	dd72      	ble.n	800bb3e <__gethex+0x392>
 800ba58:	1b45      	subs	r5, r0, r5
 800ba5a:	42ae      	cmp	r6, r5
 800ba5c:	dc36      	bgt.n	800bacc <__gethex+0x320>
 800ba5e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ba62:	2b02      	cmp	r3, #2
 800ba64:	d02a      	beq.n	800babc <__gethex+0x310>
 800ba66:	2b03      	cmp	r3, #3
 800ba68:	d02c      	beq.n	800bac4 <__gethex+0x318>
 800ba6a:	2b01      	cmp	r3, #1
 800ba6c:	d115      	bne.n	800ba9a <__gethex+0x2ee>
 800ba6e:	42ae      	cmp	r6, r5
 800ba70:	d113      	bne.n	800ba9a <__gethex+0x2ee>
 800ba72:	2e01      	cmp	r6, #1
 800ba74:	d10b      	bne.n	800ba8e <__gethex+0x2e2>
 800ba76:	9a04      	ldr	r2, [sp, #16]
 800ba78:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ba7c:	6013      	str	r3, [r2, #0]
 800ba7e:	2301      	movs	r3, #1
 800ba80:	6123      	str	r3, [r4, #16]
 800ba82:	f8c9 3000 	str.w	r3, [r9]
 800ba86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ba88:	2762      	movs	r7, #98	; 0x62
 800ba8a:	601c      	str	r4, [r3, #0]
 800ba8c:	e723      	b.n	800b8d6 <__gethex+0x12a>
 800ba8e:	1e71      	subs	r1, r6, #1
 800ba90:	4620      	mov	r0, r4
 800ba92:	f000 fec1 	bl	800c818 <__any_on>
 800ba96:	2800      	cmp	r0, #0
 800ba98:	d1ed      	bne.n	800ba76 <__gethex+0x2ca>
 800ba9a:	ee18 0a10 	vmov	r0, s16
 800ba9e:	4621      	mov	r1, r4
 800baa0:	f000 fa60 	bl	800bf64 <_Bfree>
 800baa4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800baa6:	2300      	movs	r3, #0
 800baa8:	6013      	str	r3, [r2, #0]
 800baaa:	2750      	movs	r7, #80	; 0x50
 800baac:	e713      	b.n	800b8d6 <__gethex+0x12a>
 800baae:	bf00      	nop
 800bab0:	0800d3a4 	.word	0x0800d3a4
 800bab4:	0800d2c4 	.word	0x0800d2c4
 800bab8:	0800d338 	.word	0x0800d338
 800babc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d1eb      	bne.n	800ba9a <__gethex+0x2ee>
 800bac2:	e7d8      	b.n	800ba76 <__gethex+0x2ca>
 800bac4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d1d5      	bne.n	800ba76 <__gethex+0x2ca>
 800baca:	e7e6      	b.n	800ba9a <__gethex+0x2ee>
 800bacc:	1e6f      	subs	r7, r5, #1
 800bace:	f1ba 0f00 	cmp.w	sl, #0
 800bad2:	d131      	bne.n	800bb38 <__gethex+0x38c>
 800bad4:	b127      	cbz	r7, 800bae0 <__gethex+0x334>
 800bad6:	4639      	mov	r1, r7
 800bad8:	4620      	mov	r0, r4
 800bada:	f000 fe9d 	bl	800c818 <__any_on>
 800bade:	4682      	mov	sl, r0
 800bae0:	117b      	asrs	r3, r7, #5
 800bae2:	2101      	movs	r1, #1
 800bae4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800bae8:	f007 071f 	and.w	r7, r7, #31
 800baec:	fa01 f707 	lsl.w	r7, r1, r7
 800baf0:	421f      	tst	r7, r3
 800baf2:	4629      	mov	r1, r5
 800baf4:	4620      	mov	r0, r4
 800baf6:	bf18      	it	ne
 800baf8:	f04a 0a02 	orrne.w	sl, sl, #2
 800bafc:	1b76      	subs	r6, r6, r5
 800bafe:	f7ff fdee 	bl	800b6de <rshift>
 800bb02:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bb06:	2702      	movs	r7, #2
 800bb08:	f1ba 0f00 	cmp.w	sl, #0
 800bb0c:	d048      	beq.n	800bba0 <__gethex+0x3f4>
 800bb0e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bb12:	2b02      	cmp	r3, #2
 800bb14:	d015      	beq.n	800bb42 <__gethex+0x396>
 800bb16:	2b03      	cmp	r3, #3
 800bb18:	d017      	beq.n	800bb4a <__gethex+0x39e>
 800bb1a:	2b01      	cmp	r3, #1
 800bb1c:	d109      	bne.n	800bb32 <__gethex+0x386>
 800bb1e:	f01a 0f02 	tst.w	sl, #2
 800bb22:	d006      	beq.n	800bb32 <__gethex+0x386>
 800bb24:	f8d9 0000 	ldr.w	r0, [r9]
 800bb28:	ea4a 0a00 	orr.w	sl, sl, r0
 800bb2c:	f01a 0f01 	tst.w	sl, #1
 800bb30:	d10e      	bne.n	800bb50 <__gethex+0x3a4>
 800bb32:	f047 0710 	orr.w	r7, r7, #16
 800bb36:	e033      	b.n	800bba0 <__gethex+0x3f4>
 800bb38:	f04f 0a01 	mov.w	sl, #1
 800bb3c:	e7d0      	b.n	800bae0 <__gethex+0x334>
 800bb3e:	2701      	movs	r7, #1
 800bb40:	e7e2      	b.n	800bb08 <__gethex+0x35c>
 800bb42:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bb44:	f1c3 0301 	rsb	r3, r3, #1
 800bb48:	9315      	str	r3, [sp, #84]	; 0x54
 800bb4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d0f0      	beq.n	800bb32 <__gethex+0x386>
 800bb50:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bb54:	f104 0314 	add.w	r3, r4, #20
 800bb58:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bb5c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bb60:	f04f 0c00 	mov.w	ip, #0
 800bb64:	4618      	mov	r0, r3
 800bb66:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb6a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bb6e:	d01c      	beq.n	800bbaa <__gethex+0x3fe>
 800bb70:	3201      	adds	r2, #1
 800bb72:	6002      	str	r2, [r0, #0]
 800bb74:	2f02      	cmp	r7, #2
 800bb76:	f104 0314 	add.w	r3, r4, #20
 800bb7a:	d13f      	bne.n	800bbfc <__gethex+0x450>
 800bb7c:	f8d8 2000 	ldr.w	r2, [r8]
 800bb80:	3a01      	subs	r2, #1
 800bb82:	42b2      	cmp	r2, r6
 800bb84:	d10a      	bne.n	800bb9c <__gethex+0x3f0>
 800bb86:	1171      	asrs	r1, r6, #5
 800bb88:	2201      	movs	r2, #1
 800bb8a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bb8e:	f006 061f 	and.w	r6, r6, #31
 800bb92:	fa02 f606 	lsl.w	r6, r2, r6
 800bb96:	421e      	tst	r6, r3
 800bb98:	bf18      	it	ne
 800bb9a:	4617      	movne	r7, r2
 800bb9c:	f047 0720 	orr.w	r7, r7, #32
 800bba0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bba2:	601c      	str	r4, [r3, #0]
 800bba4:	9b04      	ldr	r3, [sp, #16]
 800bba6:	601d      	str	r5, [r3, #0]
 800bba8:	e695      	b.n	800b8d6 <__gethex+0x12a>
 800bbaa:	4299      	cmp	r1, r3
 800bbac:	f843 cc04 	str.w	ip, [r3, #-4]
 800bbb0:	d8d8      	bhi.n	800bb64 <__gethex+0x3b8>
 800bbb2:	68a3      	ldr	r3, [r4, #8]
 800bbb4:	459b      	cmp	fp, r3
 800bbb6:	db19      	blt.n	800bbec <__gethex+0x440>
 800bbb8:	6861      	ldr	r1, [r4, #4]
 800bbba:	ee18 0a10 	vmov	r0, s16
 800bbbe:	3101      	adds	r1, #1
 800bbc0:	f000 f990 	bl	800bee4 <_Balloc>
 800bbc4:	4681      	mov	r9, r0
 800bbc6:	b918      	cbnz	r0, 800bbd0 <__gethex+0x424>
 800bbc8:	4b1a      	ldr	r3, [pc, #104]	; (800bc34 <__gethex+0x488>)
 800bbca:	4602      	mov	r2, r0
 800bbcc:	2184      	movs	r1, #132	; 0x84
 800bbce:	e6a8      	b.n	800b922 <__gethex+0x176>
 800bbd0:	6922      	ldr	r2, [r4, #16]
 800bbd2:	3202      	adds	r2, #2
 800bbd4:	f104 010c 	add.w	r1, r4, #12
 800bbd8:	0092      	lsls	r2, r2, #2
 800bbda:	300c      	adds	r0, #12
 800bbdc:	f000 f974 	bl	800bec8 <memcpy>
 800bbe0:	4621      	mov	r1, r4
 800bbe2:	ee18 0a10 	vmov	r0, s16
 800bbe6:	f000 f9bd 	bl	800bf64 <_Bfree>
 800bbea:	464c      	mov	r4, r9
 800bbec:	6923      	ldr	r3, [r4, #16]
 800bbee:	1c5a      	adds	r2, r3, #1
 800bbf0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bbf4:	6122      	str	r2, [r4, #16]
 800bbf6:	2201      	movs	r2, #1
 800bbf8:	615a      	str	r2, [r3, #20]
 800bbfa:	e7bb      	b.n	800bb74 <__gethex+0x3c8>
 800bbfc:	6922      	ldr	r2, [r4, #16]
 800bbfe:	455a      	cmp	r2, fp
 800bc00:	dd0b      	ble.n	800bc1a <__gethex+0x46e>
 800bc02:	2101      	movs	r1, #1
 800bc04:	4620      	mov	r0, r4
 800bc06:	f7ff fd6a 	bl	800b6de <rshift>
 800bc0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bc0e:	3501      	adds	r5, #1
 800bc10:	42ab      	cmp	r3, r5
 800bc12:	f6ff aed0 	blt.w	800b9b6 <__gethex+0x20a>
 800bc16:	2701      	movs	r7, #1
 800bc18:	e7c0      	b.n	800bb9c <__gethex+0x3f0>
 800bc1a:	f016 061f 	ands.w	r6, r6, #31
 800bc1e:	d0fa      	beq.n	800bc16 <__gethex+0x46a>
 800bc20:	449a      	add	sl, r3
 800bc22:	f1c6 0620 	rsb	r6, r6, #32
 800bc26:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800bc2a:	f000 fa51 	bl	800c0d0 <__hi0bits>
 800bc2e:	42b0      	cmp	r0, r6
 800bc30:	dbe7      	blt.n	800bc02 <__gethex+0x456>
 800bc32:	e7f0      	b.n	800bc16 <__gethex+0x46a>
 800bc34:	0800d2c4 	.word	0x0800d2c4

0800bc38 <L_shift>:
 800bc38:	f1c2 0208 	rsb	r2, r2, #8
 800bc3c:	0092      	lsls	r2, r2, #2
 800bc3e:	b570      	push	{r4, r5, r6, lr}
 800bc40:	f1c2 0620 	rsb	r6, r2, #32
 800bc44:	6843      	ldr	r3, [r0, #4]
 800bc46:	6804      	ldr	r4, [r0, #0]
 800bc48:	fa03 f506 	lsl.w	r5, r3, r6
 800bc4c:	432c      	orrs	r4, r5
 800bc4e:	40d3      	lsrs	r3, r2
 800bc50:	6004      	str	r4, [r0, #0]
 800bc52:	f840 3f04 	str.w	r3, [r0, #4]!
 800bc56:	4288      	cmp	r0, r1
 800bc58:	d3f4      	bcc.n	800bc44 <L_shift+0xc>
 800bc5a:	bd70      	pop	{r4, r5, r6, pc}

0800bc5c <__match>:
 800bc5c:	b530      	push	{r4, r5, lr}
 800bc5e:	6803      	ldr	r3, [r0, #0]
 800bc60:	3301      	adds	r3, #1
 800bc62:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc66:	b914      	cbnz	r4, 800bc6e <__match+0x12>
 800bc68:	6003      	str	r3, [r0, #0]
 800bc6a:	2001      	movs	r0, #1
 800bc6c:	bd30      	pop	{r4, r5, pc}
 800bc6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc72:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bc76:	2d19      	cmp	r5, #25
 800bc78:	bf98      	it	ls
 800bc7a:	3220      	addls	r2, #32
 800bc7c:	42a2      	cmp	r2, r4
 800bc7e:	d0f0      	beq.n	800bc62 <__match+0x6>
 800bc80:	2000      	movs	r0, #0
 800bc82:	e7f3      	b.n	800bc6c <__match+0x10>

0800bc84 <__hexnan>:
 800bc84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc88:	680b      	ldr	r3, [r1, #0]
 800bc8a:	6801      	ldr	r1, [r0, #0]
 800bc8c:	115e      	asrs	r6, r3, #5
 800bc8e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bc92:	f013 031f 	ands.w	r3, r3, #31
 800bc96:	b087      	sub	sp, #28
 800bc98:	bf18      	it	ne
 800bc9a:	3604      	addne	r6, #4
 800bc9c:	2500      	movs	r5, #0
 800bc9e:	1f37      	subs	r7, r6, #4
 800bca0:	4682      	mov	sl, r0
 800bca2:	4690      	mov	r8, r2
 800bca4:	9301      	str	r3, [sp, #4]
 800bca6:	f846 5c04 	str.w	r5, [r6, #-4]
 800bcaa:	46b9      	mov	r9, r7
 800bcac:	463c      	mov	r4, r7
 800bcae:	9502      	str	r5, [sp, #8]
 800bcb0:	46ab      	mov	fp, r5
 800bcb2:	784a      	ldrb	r2, [r1, #1]
 800bcb4:	1c4b      	adds	r3, r1, #1
 800bcb6:	9303      	str	r3, [sp, #12]
 800bcb8:	b342      	cbz	r2, 800bd0c <__hexnan+0x88>
 800bcba:	4610      	mov	r0, r2
 800bcbc:	9105      	str	r1, [sp, #20]
 800bcbe:	9204      	str	r2, [sp, #16]
 800bcc0:	f7ff fd5f 	bl	800b782 <__hexdig_fun>
 800bcc4:	2800      	cmp	r0, #0
 800bcc6:	d14f      	bne.n	800bd68 <__hexnan+0xe4>
 800bcc8:	9a04      	ldr	r2, [sp, #16]
 800bcca:	9905      	ldr	r1, [sp, #20]
 800bccc:	2a20      	cmp	r2, #32
 800bcce:	d818      	bhi.n	800bd02 <__hexnan+0x7e>
 800bcd0:	9b02      	ldr	r3, [sp, #8]
 800bcd2:	459b      	cmp	fp, r3
 800bcd4:	dd13      	ble.n	800bcfe <__hexnan+0x7a>
 800bcd6:	454c      	cmp	r4, r9
 800bcd8:	d206      	bcs.n	800bce8 <__hexnan+0x64>
 800bcda:	2d07      	cmp	r5, #7
 800bcdc:	dc04      	bgt.n	800bce8 <__hexnan+0x64>
 800bcde:	462a      	mov	r2, r5
 800bce0:	4649      	mov	r1, r9
 800bce2:	4620      	mov	r0, r4
 800bce4:	f7ff ffa8 	bl	800bc38 <L_shift>
 800bce8:	4544      	cmp	r4, r8
 800bcea:	d950      	bls.n	800bd8e <__hexnan+0x10a>
 800bcec:	2300      	movs	r3, #0
 800bcee:	f1a4 0904 	sub.w	r9, r4, #4
 800bcf2:	f844 3c04 	str.w	r3, [r4, #-4]
 800bcf6:	f8cd b008 	str.w	fp, [sp, #8]
 800bcfa:	464c      	mov	r4, r9
 800bcfc:	461d      	mov	r5, r3
 800bcfe:	9903      	ldr	r1, [sp, #12]
 800bd00:	e7d7      	b.n	800bcb2 <__hexnan+0x2e>
 800bd02:	2a29      	cmp	r2, #41	; 0x29
 800bd04:	d156      	bne.n	800bdb4 <__hexnan+0x130>
 800bd06:	3102      	adds	r1, #2
 800bd08:	f8ca 1000 	str.w	r1, [sl]
 800bd0c:	f1bb 0f00 	cmp.w	fp, #0
 800bd10:	d050      	beq.n	800bdb4 <__hexnan+0x130>
 800bd12:	454c      	cmp	r4, r9
 800bd14:	d206      	bcs.n	800bd24 <__hexnan+0xa0>
 800bd16:	2d07      	cmp	r5, #7
 800bd18:	dc04      	bgt.n	800bd24 <__hexnan+0xa0>
 800bd1a:	462a      	mov	r2, r5
 800bd1c:	4649      	mov	r1, r9
 800bd1e:	4620      	mov	r0, r4
 800bd20:	f7ff ff8a 	bl	800bc38 <L_shift>
 800bd24:	4544      	cmp	r4, r8
 800bd26:	d934      	bls.n	800bd92 <__hexnan+0x10e>
 800bd28:	f1a8 0204 	sub.w	r2, r8, #4
 800bd2c:	4623      	mov	r3, r4
 800bd2e:	f853 1b04 	ldr.w	r1, [r3], #4
 800bd32:	f842 1f04 	str.w	r1, [r2, #4]!
 800bd36:	429f      	cmp	r7, r3
 800bd38:	d2f9      	bcs.n	800bd2e <__hexnan+0xaa>
 800bd3a:	1b3b      	subs	r3, r7, r4
 800bd3c:	f023 0303 	bic.w	r3, r3, #3
 800bd40:	3304      	adds	r3, #4
 800bd42:	3401      	adds	r4, #1
 800bd44:	3e03      	subs	r6, #3
 800bd46:	42b4      	cmp	r4, r6
 800bd48:	bf88      	it	hi
 800bd4a:	2304      	movhi	r3, #4
 800bd4c:	4443      	add	r3, r8
 800bd4e:	2200      	movs	r2, #0
 800bd50:	f843 2b04 	str.w	r2, [r3], #4
 800bd54:	429f      	cmp	r7, r3
 800bd56:	d2fb      	bcs.n	800bd50 <__hexnan+0xcc>
 800bd58:	683b      	ldr	r3, [r7, #0]
 800bd5a:	b91b      	cbnz	r3, 800bd64 <__hexnan+0xe0>
 800bd5c:	4547      	cmp	r7, r8
 800bd5e:	d127      	bne.n	800bdb0 <__hexnan+0x12c>
 800bd60:	2301      	movs	r3, #1
 800bd62:	603b      	str	r3, [r7, #0]
 800bd64:	2005      	movs	r0, #5
 800bd66:	e026      	b.n	800bdb6 <__hexnan+0x132>
 800bd68:	3501      	adds	r5, #1
 800bd6a:	2d08      	cmp	r5, #8
 800bd6c:	f10b 0b01 	add.w	fp, fp, #1
 800bd70:	dd06      	ble.n	800bd80 <__hexnan+0xfc>
 800bd72:	4544      	cmp	r4, r8
 800bd74:	d9c3      	bls.n	800bcfe <__hexnan+0x7a>
 800bd76:	2300      	movs	r3, #0
 800bd78:	f844 3c04 	str.w	r3, [r4, #-4]
 800bd7c:	2501      	movs	r5, #1
 800bd7e:	3c04      	subs	r4, #4
 800bd80:	6822      	ldr	r2, [r4, #0]
 800bd82:	f000 000f 	and.w	r0, r0, #15
 800bd86:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800bd8a:	6022      	str	r2, [r4, #0]
 800bd8c:	e7b7      	b.n	800bcfe <__hexnan+0x7a>
 800bd8e:	2508      	movs	r5, #8
 800bd90:	e7b5      	b.n	800bcfe <__hexnan+0x7a>
 800bd92:	9b01      	ldr	r3, [sp, #4]
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d0df      	beq.n	800bd58 <__hexnan+0xd4>
 800bd98:	f04f 32ff 	mov.w	r2, #4294967295
 800bd9c:	f1c3 0320 	rsb	r3, r3, #32
 800bda0:	fa22 f303 	lsr.w	r3, r2, r3
 800bda4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800bda8:	401a      	ands	r2, r3
 800bdaa:	f846 2c04 	str.w	r2, [r6, #-4]
 800bdae:	e7d3      	b.n	800bd58 <__hexnan+0xd4>
 800bdb0:	3f04      	subs	r7, #4
 800bdb2:	e7d1      	b.n	800bd58 <__hexnan+0xd4>
 800bdb4:	2004      	movs	r0, #4
 800bdb6:	b007      	add	sp, #28
 800bdb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bdbc <_localeconv_r>:
 800bdbc:	4800      	ldr	r0, [pc, #0]	; (800bdc0 <_localeconv_r+0x4>)
 800bdbe:	4770      	bx	lr
 800bdc0:	20000170 	.word	0x20000170

0800bdc4 <__retarget_lock_init_recursive>:
 800bdc4:	4770      	bx	lr

0800bdc6 <__retarget_lock_acquire_recursive>:
 800bdc6:	4770      	bx	lr

0800bdc8 <__retarget_lock_release_recursive>:
 800bdc8:	4770      	bx	lr

0800bdca <__swhatbuf_r>:
 800bdca:	b570      	push	{r4, r5, r6, lr}
 800bdcc:	460e      	mov	r6, r1
 800bdce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdd2:	2900      	cmp	r1, #0
 800bdd4:	b096      	sub	sp, #88	; 0x58
 800bdd6:	4614      	mov	r4, r2
 800bdd8:	461d      	mov	r5, r3
 800bdda:	da07      	bge.n	800bdec <__swhatbuf_r+0x22>
 800bddc:	2300      	movs	r3, #0
 800bdde:	602b      	str	r3, [r5, #0]
 800bde0:	89b3      	ldrh	r3, [r6, #12]
 800bde2:	061a      	lsls	r2, r3, #24
 800bde4:	d410      	bmi.n	800be08 <__swhatbuf_r+0x3e>
 800bde6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bdea:	e00e      	b.n	800be0a <__swhatbuf_r+0x40>
 800bdec:	466a      	mov	r2, sp
 800bdee:	f001 f813 	bl	800ce18 <_fstat_r>
 800bdf2:	2800      	cmp	r0, #0
 800bdf4:	dbf2      	blt.n	800bddc <__swhatbuf_r+0x12>
 800bdf6:	9a01      	ldr	r2, [sp, #4]
 800bdf8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bdfc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800be00:	425a      	negs	r2, r3
 800be02:	415a      	adcs	r2, r3
 800be04:	602a      	str	r2, [r5, #0]
 800be06:	e7ee      	b.n	800bde6 <__swhatbuf_r+0x1c>
 800be08:	2340      	movs	r3, #64	; 0x40
 800be0a:	2000      	movs	r0, #0
 800be0c:	6023      	str	r3, [r4, #0]
 800be0e:	b016      	add	sp, #88	; 0x58
 800be10:	bd70      	pop	{r4, r5, r6, pc}
	...

0800be14 <__smakebuf_r>:
 800be14:	898b      	ldrh	r3, [r1, #12]
 800be16:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800be18:	079d      	lsls	r5, r3, #30
 800be1a:	4606      	mov	r6, r0
 800be1c:	460c      	mov	r4, r1
 800be1e:	d507      	bpl.n	800be30 <__smakebuf_r+0x1c>
 800be20:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800be24:	6023      	str	r3, [r4, #0]
 800be26:	6123      	str	r3, [r4, #16]
 800be28:	2301      	movs	r3, #1
 800be2a:	6163      	str	r3, [r4, #20]
 800be2c:	b002      	add	sp, #8
 800be2e:	bd70      	pop	{r4, r5, r6, pc}
 800be30:	ab01      	add	r3, sp, #4
 800be32:	466a      	mov	r2, sp
 800be34:	f7ff ffc9 	bl	800bdca <__swhatbuf_r>
 800be38:	9900      	ldr	r1, [sp, #0]
 800be3a:	4605      	mov	r5, r0
 800be3c:	4630      	mov	r0, r6
 800be3e:	f000 fd6b 	bl	800c918 <_malloc_r>
 800be42:	b948      	cbnz	r0, 800be58 <__smakebuf_r+0x44>
 800be44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be48:	059a      	lsls	r2, r3, #22
 800be4a:	d4ef      	bmi.n	800be2c <__smakebuf_r+0x18>
 800be4c:	f023 0303 	bic.w	r3, r3, #3
 800be50:	f043 0302 	orr.w	r3, r3, #2
 800be54:	81a3      	strh	r3, [r4, #12]
 800be56:	e7e3      	b.n	800be20 <__smakebuf_r+0xc>
 800be58:	4b0d      	ldr	r3, [pc, #52]	; (800be90 <__smakebuf_r+0x7c>)
 800be5a:	62b3      	str	r3, [r6, #40]	; 0x28
 800be5c:	89a3      	ldrh	r3, [r4, #12]
 800be5e:	6020      	str	r0, [r4, #0]
 800be60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be64:	81a3      	strh	r3, [r4, #12]
 800be66:	9b00      	ldr	r3, [sp, #0]
 800be68:	6163      	str	r3, [r4, #20]
 800be6a:	9b01      	ldr	r3, [sp, #4]
 800be6c:	6120      	str	r0, [r4, #16]
 800be6e:	b15b      	cbz	r3, 800be88 <__smakebuf_r+0x74>
 800be70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be74:	4630      	mov	r0, r6
 800be76:	f000 ffe1 	bl	800ce3c <_isatty_r>
 800be7a:	b128      	cbz	r0, 800be88 <__smakebuf_r+0x74>
 800be7c:	89a3      	ldrh	r3, [r4, #12]
 800be7e:	f023 0303 	bic.w	r3, r3, #3
 800be82:	f043 0301 	orr.w	r3, r3, #1
 800be86:	81a3      	strh	r3, [r4, #12]
 800be88:	89a0      	ldrh	r0, [r4, #12]
 800be8a:	4305      	orrs	r5, r0
 800be8c:	81a5      	strh	r5, [r4, #12]
 800be8e:	e7cd      	b.n	800be2c <__smakebuf_r+0x18>
 800be90:	0800b53d 	.word	0x0800b53d

0800be94 <malloc>:
 800be94:	4b02      	ldr	r3, [pc, #8]	; (800bea0 <malloc+0xc>)
 800be96:	4601      	mov	r1, r0
 800be98:	6818      	ldr	r0, [r3, #0]
 800be9a:	f000 bd3d 	b.w	800c918 <_malloc_r>
 800be9e:	bf00      	nop
 800bea0:	20000018 	.word	0x20000018

0800bea4 <__ascii_mbtowc>:
 800bea4:	b082      	sub	sp, #8
 800bea6:	b901      	cbnz	r1, 800beaa <__ascii_mbtowc+0x6>
 800bea8:	a901      	add	r1, sp, #4
 800beaa:	b142      	cbz	r2, 800bebe <__ascii_mbtowc+0x1a>
 800beac:	b14b      	cbz	r3, 800bec2 <__ascii_mbtowc+0x1e>
 800beae:	7813      	ldrb	r3, [r2, #0]
 800beb0:	600b      	str	r3, [r1, #0]
 800beb2:	7812      	ldrb	r2, [r2, #0]
 800beb4:	1e10      	subs	r0, r2, #0
 800beb6:	bf18      	it	ne
 800beb8:	2001      	movne	r0, #1
 800beba:	b002      	add	sp, #8
 800bebc:	4770      	bx	lr
 800bebe:	4610      	mov	r0, r2
 800bec0:	e7fb      	b.n	800beba <__ascii_mbtowc+0x16>
 800bec2:	f06f 0001 	mvn.w	r0, #1
 800bec6:	e7f8      	b.n	800beba <__ascii_mbtowc+0x16>

0800bec8 <memcpy>:
 800bec8:	440a      	add	r2, r1
 800beca:	4291      	cmp	r1, r2
 800becc:	f100 33ff 	add.w	r3, r0, #4294967295
 800bed0:	d100      	bne.n	800bed4 <memcpy+0xc>
 800bed2:	4770      	bx	lr
 800bed4:	b510      	push	{r4, lr}
 800bed6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800beda:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bede:	4291      	cmp	r1, r2
 800bee0:	d1f9      	bne.n	800bed6 <memcpy+0xe>
 800bee2:	bd10      	pop	{r4, pc}

0800bee4 <_Balloc>:
 800bee4:	b570      	push	{r4, r5, r6, lr}
 800bee6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bee8:	4604      	mov	r4, r0
 800beea:	460d      	mov	r5, r1
 800beec:	b976      	cbnz	r6, 800bf0c <_Balloc+0x28>
 800beee:	2010      	movs	r0, #16
 800bef0:	f7ff ffd0 	bl	800be94 <malloc>
 800bef4:	4602      	mov	r2, r0
 800bef6:	6260      	str	r0, [r4, #36]	; 0x24
 800bef8:	b920      	cbnz	r0, 800bf04 <_Balloc+0x20>
 800befa:	4b18      	ldr	r3, [pc, #96]	; (800bf5c <_Balloc+0x78>)
 800befc:	4818      	ldr	r0, [pc, #96]	; (800bf60 <_Balloc+0x7c>)
 800befe:	2166      	movs	r1, #102	; 0x66
 800bf00:	f000 ff4a 	bl	800cd98 <__assert_func>
 800bf04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf08:	6006      	str	r6, [r0, #0]
 800bf0a:	60c6      	str	r6, [r0, #12]
 800bf0c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bf0e:	68f3      	ldr	r3, [r6, #12]
 800bf10:	b183      	cbz	r3, 800bf34 <_Balloc+0x50>
 800bf12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bf14:	68db      	ldr	r3, [r3, #12]
 800bf16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bf1a:	b9b8      	cbnz	r0, 800bf4c <_Balloc+0x68>
 800bf1c:	2101      	movs	r1, #1
 800bf1e:	fa01 f605 	lsl.w	r6, r1, r5
 800bf22:	1d72      	adds	r2, r6, #5
 800bf24:	0092      	lsls	r2, r2, #2
 800bf26:	4620      	mov	r0, r4
 800bf28:	f000 fc97 	bl	800c85a <_calloc_r>
 800bf2c:	b160      	cbz	r0, 800bf48 <_Balloc+0x64>
 800bf2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bf32:	e00e      	b.n	800bf52 <_Balloc+0x6e>
 800bf34:	2221      	movs	r2, #33	; 0x21
 800bf36:	2104      	movs	r1, #4
 800bf38:	4620      	mov	r0, r4
 800bf3a:	f000 fc8e 	bl	800c85a <_calloc_r>
 800bf3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bf40:	60f0      	str	r0, [r6, #12]
 800bf42:	68db      	ldr	r3, [r3, #12]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d1e4      	bne.n	800bf12 <_Balloc+0x2e>
 800bf48:	2000      	movs	r0, #0
 800bf4a:	bd70      	pop	{r4, r5, r6, pc}
 800bf4c:	6802      	ldr	r2, [r0, #0]
 800bf4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bf52:	2300      	movs	r3, #0
 800bf54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bf58:	e7f7      	b.n	800bf4a <_Balloc+0x66>
 800bf5a:	bf00      	nop
 800bf5c:	0800d24e 	.word	0x0800d24e
 800bf60:	0800d3b8 	.word	0x0800d3b8

0800bf64 <_Bfree>:
 800bf64:	b570      	push	{r4, r5, r6, lr}
 800bf66:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bf68:	4605      	mov	r5, r0
 800bf6a:	460c      	mov	r4, r1
 800bf6c:	b976      	cbnz	r6, 800bf8c <_Bfree+0x28>
 800bf6e:	2010      	movs	r0, #16
 800bf70:	f7ff ff90 	bl	800be94 <malloc>
 800bf74:	4602      	mov	r2, r0
 800bf76:	6268      	str	r0, [r5, #36]	; 0x24
 800bf78:	b920      	cbnz	r0, 800bf84 <_Bfree+0x20>
 800bf7a:	4b09      	ldr	r3, [pc, #36]	; (800bfa0 <_Bfree+0x3c>)
 800bf7c:	4809      	ldr	r0, [pc, #36]	; (800bfa4 <_Bfree+0x40>)
 800bf7e:	218a      	movs	r1, #138	; 0x8a
 800bf80:	f000 ff0a 	bl	800cd98 <__assert_func>
 800bf84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf88:	6006      	str	r6, [r0, #0]
 800bf8a:	60c6      	str	r6, [r0, #12]
 800bf8c:	b13c      	cbz	r4, 800bf9e <_Bfree+0x3a>
 800bf8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bf90:	6862      	ldr	r2, [r4, #4]
 800bf92:	68db      	ldr	r3, [r3, #12]
 800bf94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bf98:	6021      	str	r1, [r4, #0]
 800bf9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bf9e:	bd70      	pop	{r4, r5, r6, pc}
 800bfa0:	0800d24e 	.word	0x0800d24e
 800bfa4:	0800d3b8 	.word	0x0800d3b8

0800bfa8 <__multadd>:
 800bfa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfac:	690e      	ldr	r6, [r1, #16]
 800bfae:	4607      	mov	r7, r0
 800bfb0:	4698      	mov	r8, r3
 800bfb2:	460c      	mov	r4, r1
 800bfb4:	f101 0014 	add.w	r0, r1, #20
 800bfb8:	2300      	movs	r3, #0
 800bfba:	6805      	ldr	r5, [r0, #0]
 800bfbc:	b2a9      	uxth	r1, r5
 800bfbe:	fb02 8101 	mla	r1, r2, r1, r8
 800bfc2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800bfc6:	0c2d      	lsrs	r5, r5, #16
 800bfc8:	fb02 c505 	mla	r5, r2, r5, ip
 800bfcc:	b289      	uxth	r1, r1
 800bfce:	3301      	adds	r3, #1
 800bfd0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800bfd4:	429e      	cmp	r6, r3
 800bfd6:	f840 1b04 	str.w	r1, [r0], #4
 800bfda:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800bfde:	dcec      	bgt.n	800bfba <__multadd+0x12>
 800bfe0:	f1b8 0f00 	cmp.w	r8, #0
 800bfe4:	d022      	beq.n	800c02c <__multadd+0x84>
 800bfe6:	68a3      	ldr	r3, [r4, #8]
 800bfe8:	42b3      	cmp	r3, r6
 800bfea:	dc19      	bgt.n	800c020 <__multadd+0x78>
 800bfec:	6861      	ldr	r1, [r4, #4]
 800bfee:	4638      	mov	r0, r7
 800bff0:	3101      	adds	r1, #1
 800bff2:	f7ff ff77 	bl	800bee4 <_Balloc>
 800bff6:	4605      	mov	r5, r0
 800bff8:	b928      	cbnz	r0, 800c006 <__multadd+0x5e>
 800bffa:	4602      	mov	r2, r0
 800bffc:	4b0d      	ldr	r3, [pc, #52]	; (800c034 <__multadd+0x8c>)
 800bffe:	480e      	ldr	r0, [pc, #56]	; (800c038 <__multadd+0x90>)
 800c000:	21b5      	movs	r1, #181	; 0xb5
 800c002:	f000 fec9 	bl	800cd98 <__assert_func>
 800c006:	6922      	ldr	r2, [r4, #16]
 800c008:	3202      	adds	r2, #2
 800c00a:	f104 010c 	add.w	r1, r4, #12
 800c00e:	0092      	lsls	r2, r2, #2
 800c010:	300c      	adds	r0, #12
 800c012:	f7ff ff59 	bl	800bec8 <memcpy>
 800c016:	4621      	mov	r1, r4
 800c018:	4638      	mov	r0, r7
 800c01a:	f7ff ffa3 	bl	800bf64 <_Bfree>
 800c01e:	462c      	mov	r4, r5
 800c020:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800c024:	3601      	adds	r6, #1
 800c026:	f8c3 8014 	str.w	r8, [r3, #20]
 800c02a:	6126      	str	r6, [r4, #16]
 800c02c:	4620      	mov	r0, r4
 800c02e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c032:	bf00      	nop
 800c034:	0800d2c4 	.word	0x0800d2c4
 800c038:	0800d3b8 	.word	0x0800d3b8

0800c03c <__s2b>:
 800c03c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c040:	460c      	mov	r4, r1
 800c042:	4615      	mov	r5, r2
 800c044:	461f      	mov	r7, r3
 800c046:	2209      	movs	r2, #9
 800c048:	3308      	adds	r3, #8
 800c04a:	4606      	mov	r6, r0
 800c04c:	fb93 f3f2 	sdiv	r3, r3, r2
 800c050:	2100      	movs	r1, #0
 800c052:	2201      	movs	r2, #1
 800c054:	429a      	cmp	r2, r3
 800c056:	db09      	blt.n	800c06c <__s2b+0x30>
 800c058:	4630      	mov	r0, r6
 800c05a:	f7ff ff43 	bl	800bee4 <_Balloc>
 800c05e:	b940      	cbnz	r0, 800c072 <__s2b+0x36>
 800c060:	4602      	mov	r2, r0
 800c062:	4b19      	ldr	r3, [pc, #100]	; (800c0c8 <__s2b+0x8c>)
 800c064:	4819      	ldr	r0, [pc, #100]	; (800c0cc <__s2b+0x90>)
 800c066:	21ce      	movs	r1, #206	; 0xce
 800c068:	f000 fe96 	bl	800cd98 <__assert_func>
 800c06c:	0052      	lsls	r2, r2, #1
 800c06e:	3101      	adds	r1, #1
 800c070:	e7f0      	b.n	800c054 <__s2b+0x18>
 800c072:	9b08      	ldr	r3, [sp, #32]
 800c074:	6143      	str	r3, [r0, #20]
 800c076:	2d09      	cmp	r5, #9
 800c078:	f04f 0301 	mov.w	r3, #1
 800c07c:	6103      	str	r3, [r0, #16]
 800c07e:	dd16      	ble.n	800c0ae <__s2b+0x72>
 800c080:	f104 0909 	add.w	r9, r4, #9
 800c084:	46c8      	mov	r8, r9
 800c086:	442c      	add	r4, r5
 800c088:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c08c:	4601      	mov	r1, r0
 800c08e:	3b30      	subs	r3, #48	; 0x30
 800c090:	220a      	movs	r2, #10
 800c092:	4630      	mov	r0, r6
 800c094:	f7ff ff88 	bl	800bfa8 <__multadd>
 800c098:	45a0      	cmp	r8, r4
 800c09a:	d1f5      	bne.n	800c088 <__s2b+0x4c>
 800c09c:	f1a5 0408 	sub.w	r4, r5, #8
 800c0a0:	444c      	add	r4, r9
 800c0a2:	1b2d      	subs	r5, r5, r4
 800c0a4:	1963      	adds	r3, r4, r5
 800c0a6:	42bb      	cmp	r3, r7
 800c0a8:	db04      	blt.n	800c0b4 <__s2b+0x78>
 800c0aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0ae:	340a      	adds	r4, #10
 800c0b0:	2509      	movs	r5, #9
 800c0b2:	e7f6      	b.n	800c0a2 <__s2b+0x66>
 800c0b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c0b8:	4601      	mov	r1, r0
 800c0ba:	3b30      	subs	r3, #48	; 0x30
 800c0bc:	220a      	movs	r2, #10
 800c0be:	4630      	mov	r0, r6
 800c0c0:	f7ff ff72 	bl	800bfa8 <__multadd>
 800c0c4:	e7ee      	b.n	800c0a4 <__s2b+0x68>
 800c0c6:	bf00      	nop
 800c0c8:	0800d2c4 	.word	0x0800d2c4
 800c0cc:	0800d3b8 	.word	0x0800d3b8

0800c0d0 <__hi0bits>:
 800c0d0:	0c03      	lsrs	r3, r0, #16
 800c0d2:	041b      	lsls	r3, r3, #16
 800c0d4:	b9d3      	cbnz	r3, 800c10c <__hi0bits+0x3c>
 800c0d6:	0400      	lsls	r0, r0, #16
 800c0d8:	2310      	movs	r3, #16
 800c0da:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c0de:	bf04      	itt	eq
 800c0e0:	0200      	lsleq	r0, r0, #8
 800c0e2:	3308      	addeq	r3, #8
 800c0e4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c0e8:	bf04      	itt	eq
 800c0ea:	0100      	lsleq	r0, r0, #4
 800c0ec:	3304      	addeq	r3, #4
 800c0ee:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c0f2:	bf04      	itt	eq
 800c0f4:	0080      	lsleq	r0, r0, #2
 800c0f6:	3302      	addeq	r3, #2
 800c0f8:	2800      	cmp	r0, #0
 800c0fa:	db05      	blt.n	800c108 <__hi0bits+0x38>
 800c0fc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c100:	f103 0301 	add.w	r3, r3, #1
 800c104:	bf08      	it	eq
 800c106:	2320      	moveq	r3, #32
 800c108:	4618      	mov	r0, r3
 800c10a:	4770      	bx	lr
 800c10c:	2300      	movs	r3, #0
 800c10e:	e7e4      	b.n	800c0da <__hi0bits+0xa>

0800c110 <__lo0bits>:
 800c110:	6803      	ldr	r3, [r0, #0]
 800c112:	f013 0207 	ands.w	r2, r3, #7
 800c116:	4601      	mov	r1, r0
 800c118:	d00b      	beq.n	800c132 <__lo0bits+0x22>
 800c11a:	07da      	lsls	r2, r3, #31
 800c11c:	d424      	bmi.n	800c168 <__lo0bits+0x58>
 800c11e:	0798      	lsls	r0, r3, #30
 800c120:	bf49      	itett	mi
 800c122:	085b      	lsrmi	r3, r3, #1
 800c124:	089b      	lsrpl	r3, r3, #2
 800c126:	2001      	movmi	r0, #1
 800c128:	600b      	strmi	r3, [r1, #0]
 800c12a:	bf5c      	itt	pl
 800c12c:	600b      	strpl	r3, [r1, #0]
 800c12e:	2002      	movpl	r0, #2
 800c130:	4770      	bx	lr
 800c132:	b298      	uxth	r0, r3
 800c134:	b9b0      	cbnz	r0, 800c164 <__lo0bits+0x54>
 800c136:	0c1b      	lsrs	r3, r3, #16
 800c138:	2010      	movs	r0, #16
 800c13a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c13e:	bf04      	itt	eq
 800c140:	0a1b      	lsreq	r3, r3, #8
 800c142:	3008      	addeq	r0, #8
 800c144:	071a      	lsls	r2, r3, #28
 800c146:	bf04      	itt	eq
 800c148:	091b      	lsreq	r3, r3, #4
 800c14a:	3004      	addeq	r0, #4
 800c14c:	079a      	lsls	r2, r3, #30
 800c14e:	bf04      	itt	eq
 800c150:	089b      	lsreq	r3, r3, #2
 800c152:	3002      	addeq	r0, #2
 800c154:	07da      	lsls	r2, r3, #31
 800c156:	d403      	bmi.n	800c160 <__lo0bits+0x50>
 800c158:	085b      	lsrs	r3, r3, #1
 800c15a:	f100 0001 	add.w	r0, r0, #1
 800c15e:	d005      	beq.n	800c16c <__lo0bits+0x5c>
 800c160:	600b      	str	r3, [r1, #0]
 800c162:	4770      	bx	lr
 800c164:	4610      	mov	r0, r2
 800c166:	e7e8      	b.n	800c13a <__lo0bits+0x2a>
 800c168:	2000      	movs	r0, #0
 800c16a:	4770      	bx	lr
 800c16c:	2020      	movs	r0, #32
 800c16e:	4770      	bx	lr

0800c170 <__i2b>:
 800c170:	b510      	push	{r4, lr}
 800c172:	460c      	mov	r4, r1
 800c174:	2101      	movs	r1, #1
 800c176:	f7ff feb5 	bl	800bee4 <_Balloc>
 800c17a:	4602      	mov	r2, r0
 800c17c:	b928      	cbnz	r0, 800c18a <__i2b+0x1a>
 800c17e:	4b05      	ldr	r3, [pc, #20]	; (800c194 <__i2b+0x24>)
 800c180:	4805      	ldr	r0, [pc, #20]	; (800c198 <__i2b+0x28>)
 800c182:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c186:	f000 fe07 	bl	800cd98 <__assert_func>
 800c18a:	2301      	movs	r3, #1
 800c18c:	6144      	str	r4, [r0, #20]
 800c18e:	6103      	str	r3, [r0, #16]
 800c190:	bd10      	pop	{r4, pc}
 800c192:	bf00      	nop
 800c194:	0800d2c4 	.word	0x0800d2c4
 800c198:	0800d3b8 	.word	0x0800d3b8

0800c19c <__multiply>:
 800c19c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1a0:	4614      	mov	r4, r2
 800c1a2:	690a      	ldr	r2, [r1, #16]
 800c1a4:	6923      	ldr	r3, [r4, #16]
 800c1a6:	429a      	cmp	r2, r3
 800c1a8:	bfb8      	it	lt
 800c1aa:	460b      	movlt	r3, r1
 800c1ac:	460d      	mov	r5, r1
 800c1ae:	bfbc      	itt	lt
 800c1b0:	4625      	movlt	r5, r4
 800c1b2:	461c      	movlt	r4, r3
 800c1b4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800c1b8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c1bc:	68ab      	ldr	r3, [r5, #8]
 800c1be:	6869      	ldr	r1, [r5, #4]
 800c1c0:	eb0a 0709 	add.w	r7, sl, r9
 800c1c4:	42bb      	cmp	r3, r7
 800c1c6:	b085      	sub	sp, #20
 800c1c8:	bfb8      	it	lt
 800c1ca:	3101      	addlt	r1, #1
 800c1cc:	f7ff fe8a 	bl	800bee4 <_Balloc>
 800c1d0:	b930      	cbnz	r0, 800c1e0 <__multiply+0x44>
 800c1d2:	4602      	mov	r2, r0
 800c1d4:	4b42      	ldr	r3, [pc, #264]	; (800c2e0 <__multiply+0x144>)
 800c1d6:	4843      	ldr	r0, [pc, #268]	; (800c2e4 <__multiply+0x148>)
 800c1d8:	f240 115d 	movw	r1, #349	; 0x15d
 800c1dc:	f000 fddc 	bl	800cd98 <__assert_func>
 800c1e0:	f100 0614 	add.w	r6, r0, #20
 800c1e4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800c1e8:	4633      	mov	r3, r6
 800c1ea:	2200      	movs	r2, #0
 800c1ec:	4543      	cmp	r3, r8
 800c1ee:	d31e      	bcc.n	800c22e <__multiply+0x92>
 800c1f0:	f105 0c14 	add.w	ip, r5, #20
 800c1f4:	f104 0314 	add.w	r3, r4, #20
 800c1f8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800c1fc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800c200:	9202      	str	r2, [sp, #8]
 800c202:	ebac 0205 	sub.w	r2, ip, r5
 800c206:	3a15      	subs	r2, #21
 800c208:	f022 0203 	bic.w	r2, r2, #3
 800c20c:	3204      	adds	r2, #4
 800c20e:	f105 0115 	add.w	r1, r5, #21
 800c212:	458c      	cmp	ip, r1
 800c214:	bf38      	it	cc
 800c216:	2204      	movcc	r2, #4
 800c218:	9201      	str	r2, [sp, #4]
 800c21a:	9a02      	ldr	r2, [sp, #8]
 800c21c:	9303      	str	r3, [sp, #12]
 800c21e:	429a      	cmp	r2, r3
 800c220:	d808      	bhi.n	800c234 <__multiply+0x98>
 800c222:	2f00      	cmp	r7, #0
 800c224:	dc55      	bgt.n	800c2d2 <__multiply+0x136>
 800c226:	6107      	str	r7, [r0, #16]
 800c228:	b005      	add	sp, #20
 800c22a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c22e:	f843 2b04 	str.w	r2, [r3], #4
 800c232:	e7db      	b.n	800c1ec <__multiply+0x50>
 800c234:	f8b3 a000 	ldrh.w	sl, [r3]
 800c238:	f1ba 0f00 	cmp.w	sl, #0
 800c23c:	d020      	beq.n	800c280 <__multiply+0xe4>
 800c23e:	f105 0e14 	add.w	lr, r5, #20
 800c242:	46b1      	mov	r9, r6
 800c244:	2200      	movs	r2, #0
 800c246:	f85e 4b04 	ldr.w	r4, [lr], #4
 800c24a:	f8d9 b000 	ldr.w	fp, [r9]
 800c24e:	b2a1      	uxth	r1, r4
 800c250:	fa1f fb8b 	uxth.w	fp, fp
 800c254:	fb0a b101 	mla	r1, sl, r1, fp
 800c258:	4411      	add	r1, r2
 800c25a:	f8d9 2000 	ldr.w	r2, [r9]
 800c25e:	0c24      	lsrs	r4, r4, #16
 800c260:	0c12      	lsrs	r2, r2, #16
 800c262:	fb0a 2404 	mla	r4, sl, r4, r2
 800c266:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800c26a:	b289      	uxth	r1, r1
 800c26c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c270:	45f4      	cmp	ip, lr
 800c272:	f849 1b04 	str.w	r1, [r9], #4
 800c276:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800c27a:	d8e4      	bhi.n	800c246 <__multiply+0xaa>
 800c27c:	9901      	ldr	r1, [sp, #4]
 800c27e:	5072      	str	r2, [r6, r1]
 800c280:	9a03      	ldr	r2, [sp, #12]
 800c282:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c286:	3304      	adds	r3, #4
 800c288:	f1b9 0f00 	cmp.w	r9, #0
 800c28c:	d01f      	beq.n	800c2ce <__multiply+0x132>
 800c28e:	6834      	ldr	r4, [r6, #0]
 800c290:	f105 0114 	add.w	r1, r5, #20
 800c294:	46b6      	mov	lr, r6
 800c296:	f04f 0a00 	mov.w	sl, #0
 800c29a:	880a      	ldrh	r2, [r1, #0]
 800c29c:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c2a0:	fb09 b202 	mla	r2, r9, r2, fp
 800c2a4:	4492      	add	sl, r2
 800c2a6:	b2a4      	uxth	r4, r4
 800c2a8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c2ac:	f84e 4b04 	str.w	r4, [lr], #4
 800c2b0:	f851 4b04 	ldr.w	r4, [r1], #4
 800c2b4:	f8be 2000 	ldrh.w	r2, [lr]
 800c2b8:	0c24      	lsrs	r4, r4, #16
 800c2ba:	fb09 2404 	mla	r4, r9, r4, r2
 800c2be:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800c2c2:	458c      	cmp	ip, r1
 800c2c4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c2c8:	d8e7      	bhi.n	800c29a <__multiply+0xfe>
 800c2ca:	9a01      	ldr	r2, [sp, #4]
 800c2cc:	50b4      	str	r4, [r6, r2]
 800c2ce:	3604      	adds	r6, #4
 800c2d0:	e7a3      	b.n	800c21a <__multiply+0x7e>
 800c2d2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d1a5      	bne.n	800c226 <__multiply+0x8a>
 800c2da:	3f01      	subs	r7, #1
 800c2dc:	e7a1      	b.n	800c222 <__multiply+0x86>
 800c2de:	bf00      	nop
 800c2e0:	0800d2c4 	.word	0x0800d2c4
 800c2e4:	0800d3b8 	.word	0x0800d3b8

0800c2e8 <__pow5mult>:
 800c2e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2ec:	4615      	mov	r5, r2
 800c2ee:	f012 0203 	ands.w	r2, r2, #3
 800c2f2:	4606      	mov	r6, r0
 800c2f4:	460f      	mov	r7, r1
 800c2f6:	d007      	beq.n	800c308 <__pow5mult+0x20>
 800c2f8:	4c25      	ldr	r4, [pc, #148]	; (800c390 <__pow5mult+0xa8>)
 800c2fa:	3a01      	subs	r2, #1
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c302:	f7ff fe51 	bl	800bfa8 <__multadd>
 800c306:	4607      	mov	r7, r0
 800c308:	10ad      	asrs	r5, r5, #2
 800c30a:	d03d      	beq.n	800c388 <__pow5mult+0xa0>
 800c30c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c30e:	b97c      	cbnz	r4, 800c330 <__pow5mult+0x48>
 800c310:	2010      	movs	r0, #16
 800c312:	f7ff fdbf 	bl	800be94 <malloc>
 800c316:	4602      	mov	r2, r0
 800c318:	6270      	str	r0, [r6, #36]	; 0x24
 800c31a:	b928      	cbnz	r0, 800c328 <__pow5mult+0x40>
 800c31c:	4b1d      	ldr	r3, [pc, #116]	; (800c394 <__pow5mult+0xac>)
 800c31e:	481e      	ldr	r0, [pc, #120]	; (800c398 <__pow5mult+0xb0>)
 800c320:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c324:	f000 fd38 	bl	800cd98 <__assert_func>
 800c328:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c32c:	6004      	str	r4, [r0, #0]
 800c32e:	60c4      	str	r4, [r0, #12]
 800c330:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c334:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c338:	b94c      	cbnz	r4, 800c34e <__pow5mult+0x66>
 800c33a:	f240 2171 	movw	r1, #625	; 0x271
 800c33e:	4630      	mov	r0, r6
 800c340:	f7ff ff16 	bl	800c170 <__i2b>
 800c344:	2300      	movs	r3, #0
 800c346:	f8c8 0008 	str.w	r0, [r8, #8]
 800c34a:	4604      	mov	r4, r0
 800c34c:	6003      	str	r3, [r0, #0]
 800c34e:	f04f 0900 	mov.w	r9, #0
 800c352:	07eb      	lsls	r3, r5, #31
 800c354:	d50a      	bpl.n	800c36c <__pow5mult+0x84>
 800c356:	4639      	mov	r1, r7
 800c358:	4622      	mov	r2, r4
 800c35a:	4630      	mov	r0, r6
 800c35c:	f7ff ff1e 	bl	800c19c <__multiply>
 800c360:	4639      	mov	r1, r7
 800c362:	4680      	mov	r8, r0
 800c364:	4630      	mov	r0, r6
 800c366:	f7ff fdfd 	bl	800bf64 <_Bfree>
 800c36a:	4647      	mov	r7, r8
 800c36c:	106d      	asrs	r5, r5, #1
 800c36e:	d00b      	beq.n	800c388 <__pow5mult+0xa0>
 800c370:	6820      	ldr	r0, [r4, #0]
 800c372:	b938      	cbnz	r0, 800c384 <__pow5mult+0x9c>
 800c374:	4622      	mov	r2, r4
 800c376:	4621      	mov	r1, r4
 800c378:	4630      	mov	r0, r6
 800c37a:	f7ff ff0f 	bl	800c19c <__multiply>
 800c37e:	6020      	str	r0, [r4, #0]
 800c380:	f8c0 9000 	str.w	r9, [r0]
 800c384:	4604      	mov	r4, r0
 800c386:	e7e4      	b.n	800c352 <__pow5mult+0x6a>
 800c388:	4638      	mov	r0, r7
 800c38a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c38e:	bf00      	nop
 800c390:	0800d508 	.word	0x0800d508
 800c394:	0800d24e 	.word	0x0800d24e
 800c398:	0800d3b8 	.word	0x0800d3b8

0800c39c <__lshift>:
 800c39c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3a0:	460c      	mov	r4, r1
 800c3a2:	6849      	ldr	r1, [r1, #4]
 800c3a4:	6923      	ldr	r3, [r4, #16]
 800c3a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c3aa:	68a3      	ldr	r3, [r4, #8]
 800c3ac:	4607      	mov	r7, r0
 800c3ae:	4691      	mov	r9, r2
 800c3b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c3b4:	f108 0601 	add.w	r6, r8, #1
 800c3b8:	42b3      	cmp	r3, r6
 800c3ba:	db0b      	blt.n	800c3d4 <__lshift+0x38>
 800c3bc:	4638      	mov	r0, r7
 800c3be:	f7ff fd91 	bl	800bee4 <_Balloc>
 800c3c2:	4605      	mov	r5, r0
 800c3c4:	b948      	cbnz	r0, 800c3da <__lshift+0x3e>
 800c3c6:	4602      	mov	r2, r0
 800c3c8:	4b28      	ldr	r3, [pc, #160]	; (800c46c <__lshift+0xd0>)
 800c3ca:	4829      	ldr	r0, [pc, #164]	; (800c470 <__lshift+0xd4>)
 800c3cc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c3d0:	f000 fce2 	bl	800cd98 <__assert_func>
 800c3d4:	3101      	adds	r1, #1
 800c3d6:	005b      	lsls	r3, r3, #1
 800c3d8:	e7ee      	b.n	800c3b8 <__lshift+0x1c>
 800c3da:	2300      	movs	r3, #0
 800c3dc:	f100 0114 	add.w	r1, r0, #20
 800c3e0:	f100 0210 	add.w	r2, r0, #16
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	4553      	cmp	r3, sl
 800c3e8:	db33      	blt.n	800c452 <__lshift+0xb6>
 800c3ea:	6920      	ldr	r0, [r4, #16]
 800c3ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c3f0:	f104 0314 	add.w	r3, r4, #20
 800c3f4:	f019 091f 	ands.w	r9, r9, #31
 800c3f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c3fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c400:	d02b      	beq.n	800c45a <__lshift+0xbe>
 800c402:	f1c9 0e20 	rsb	lr, r9, #32
 800c406:	468a      	mov	sl, r1
 800c408:	2200      	movs	r2, #0
 800c40a:	6818      	ldr	r0, [r3, #0]
 800c40c:	fa00 f009 	lsl.w	r0, r0, r9
 800c410:	4302      	orrs	r2, r0
 800c412:	f84a 2b04 	str.w	r2, [sl], #4
 800c416:	f853 2b04 	ldr.w	r2, [r3], #4
 800c41a:	459c      	cmp	ip, r3
 800c41c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c420:	d8f3      	bhi.n	800c40a <__lshift+0x6e>
 800c422:	ebac 0304 	sub.w	r3, ip, r4
 800c426:	3b15      	subs	r3, #21
 800c428:	f023 0303 	bic.w	r3, r3, #3
 800c42c:	3304      	adds	r3, #4
 800c42e:	f104 0015 	add.w	r0, r4, #21
 800c432:	4584      	cmp	ip, r0
 800c434:	bf38      	it	cc
 800c436:	2304      	movcc	r3, #4
 800c438:	50ca      	str	r2, [r1, r3]
 800c43a:	b10a      	cbz	r2, 800c440 <__lshift+0xa4>
 800c43c:	f108 0602 	add.w	r6, r8, #2
 800c440:	3e01      	subs	r6, #1
 800c442:	4638      	mov	r0, r7
 800c444:	612e      	str	r6, [r5, #16]
 800c446:	4621      	mov	r1, r4
 800c448:	f7ff fd8c 	bl	800bf64 <_Bfree>
 800c44c:	4628      	mov	r0, r5
 800c44e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c452:	f842 0f04 	str.w	r0, [r2, #4]!
 800c456:	3301      	adds	r3, #1
 800c458:	e7c5      	b.n	800c3e6 <__lshift+0x4a>
 800c45a:	3904      	subs	r1, #4
 800c45c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c460:	f841 2f04 	str.w	r2, [r1, #4]!
 800c464:	459c      	cmp	ip, r3
 800c466:	d8f9      	bhi.n	800c45c <__lshift+0xc0>
 800c468:	e7ea      	b.n	800c440 <__lshift+0xa4>
 800c46a:	bf00      	nop
 800c46c:	0800d2c4 	.word	0x0800d2c4
 800c470:	0800d3b8 	.word	0x0800d3b8

0800c474 <__mcmp>:
 800c474:	b530      	push	{r4, r5, lr}
 800c476:	6902      	ldr	r2, [r0, #16]
 800c478:	690c      	ldr	r4, [r1, #16]
 800c47a:	1b12      	subs	r2, r2, r4
 800c47c:	d10e      	bne.n	800c49c <__mcmp+0x28>
 800c47e:	f100 0314 	add.w	r3, r0, #20
 800c482:	3114      	adds	r1, #20
 800c484:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c488:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c48c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c490:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c494:	42a5      	cmp	r5, r4
 800c496:	d003      	beq.n	800c4a0 <__mcmp+0x2c>
 800c498:	d305      	bcc.n	800c4a6 <__mcmp+0x32>
 800c49a:	2201      	movs	r2, #1
 800c49c:	4610      	mov	r0, r2
 800c49e:	bd30      	pop	{r4, r5, pc}
 800c4a0:	4283      	cmp	r3, r0
 800c4a2:	d3f3      	bcc.n	800c48c <__mcmp+0x18>
 800c4a4:	e7fa      	b.n	800c49c <__mcmp+0x28>
 800c4a6:	f04f 32ff 	mov.w	r2, #4294967295
 800c4aa:	e7f7      	b.n	800c49c <__mcmp+0x28>

0800c4ac <__mdiff>:
 800c4ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4b0:	460c      	mov	r4, r1
 800c4b2:	4606      	mov	r6, r0
 800c4b4:	4611      	mov	r1, r2
 800c4b6:	4620      	mov	r0, r4
 800c4b8:	4617      	mov	r7, r2
 800c4ba:	f7ff ffdb 	bl	800c474 <__mcmp>
 800c4be:	1e05      	subs	r5, r0, #0
 800c4c0:	d110      	bne.n	800c4e4 <__mdiff+0x38>
 800c4c2:	4629      	mov	r1, r5
 800c4c4:	4630      	mov	r0, r6
 800c4c6:	f7ff fd0d 	bl	800bee4 <_Balloc>
 800c4ca:	b930      	cbnz	r0, 800c4da <__mdiff+0x2e>
 800c4cc:	4b39      	ldr	r3, [pc, #228]	; (800c5b4 <__mdiff+0x108>)
 800c4ce:	4602      	mov	r2, r0
 800c4d0:	f240 2132 	movw	r1, #562	; 0x232
 800c4d4:	4838      	ldr	r0, [pc, #224]	; (800c5b8 <__mdiff+0x10c>)
 800c4d6:	f000 fc5f 	bl	800cd98 <__assert_func>
 800c4da:	2301      	movs	r3, #1
 800c4dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c4e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4e4:	bfa4      	itt	ge
 800c4e6:	463b      	movge	r3, r7
 800c4e8:	4627      	movge	r7, r4
 800c4ea:	4630      	mov	r0, r6
 800c4ec:	6879      	ldr	r1, [r7, #4]
 800c4ee:	bfa6      	itte	ge
 800c4f0:	461c      	movge	r4, r3
 800c4f2:	2500      	movge	r5, #0
 800c4f4:	2501      	movlt	r5, #1
 800c4f6:	f7ff fcf5 	bl	800bee4 <_Balloc>
 800c4fa:	b920      	cbnz	r0, 800c506 <__mdiff+0x5a>
 800c4fc:	4b2d      	ldr	r3, [pc, #180]	; (800c5b4 <__mdiff+0x108>)
 800c4fe:	4602      	mov	r2, r0
 800c500:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c504:	e7e6      	b.n	800c4d4 <__mdiff+0x28>
 800c506:	693e      	ldr	r6, [r7, #16]
 800c508:	60c5      	str	r5, [r0, #12]
 800c50a:	6925      	ldr	r5, [r4, #16]
 800c50c:	f107 0114 	add.w	r1, r7, #20
 800c510:	f104 0914 	add.w	r9, r4, #20
 800c514:	f100 0e14 	add.w	lr, r0, #20
 800c518:	f107 0210 	add.w	r2, r7, #16
 800c51c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800c520:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800c524:	46f2      	mov	sl, lr
 800c526:	2700      	movs	r7, #0
 800c528:	f859 3b04 	ldr.w	r3, [r9], #4
 800c52c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c530:	fa1f f883 	uxth.w	r8, r3
 800c534:	fa17 f78b 	uxtah	r7, r7, fp
 800c538:	0c1b      	lsrs	r3, r3, #16
 800c53a:	eba7 0808 	sub.w	r8, r7, r8
 800c53e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c542:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c546:	fa1f f888 	uxth.w	r8, r8
 800c54a:	141f      	asrs	r7, r3, #16
 800c54c:	454d      	cmp	r5, r9
 800c54e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c552:	f84a 3b04 	str.w	r3, [sl], #4
 800c556:	d8e7      	bhi.n	800c528 <__mdiff+0x7c>
 800c558:	1b2b      	subs	r3, r5, r4
 800c55a:	3b15      	subs	r3, #21
 800c55c:	f023 0303 	bic.w	r3, r3, #3
 800c560:	3304      	adds	r3, #4
 800c562:	3415      	adds	r4, #21
 800c564:	42a5      	cmp	r5, r4
 800c566:	bf38      	it	cc
 800c568:	2304      	movcc	r3, #4
 800c56a:	4419      	add	r1, r3
 800c56c:	4473      	add	r3, lr
 800c56e:	469e      	mov	lr, r3
 800c570:	460d      	mov	r5, r1
 800c572:	4565      	cmp	r5, ip
 800c574:	d30e      	bcc.n	800c594 <__mdiff+0xe8>
 800c576:	f10c 0203 	add.w	r2, ip, #3
 800c57a:	1a52      	subs	r2, r2, r1
 800c57c:	f022 0203 	bic.w	r2, r2, #3
 800c580:	3903      	subs	r1, #3
 800c582:	458c      	cmp	ip, r1
 800c584:	bf38      	it	cc
 800c586:	2200      	movcc	r2, #0
 800c588:	441a      	add	r2, r3
 800c58a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c58e:	b17b      	cbz	r3, 800c5b0 <__mdiff+0x104>
 800c590:	6106      	str	r6, [r0, #16]
 800c592:	e7a5      	b.n	800c4e0 <__mdiff+0x34>
 800c594:	f855 8b04 	ldr.w	r8, [r5], #4
 800c598:	fa17 f488 	uxtah	r4, r7, r8
 800c59c:	1422      	asrs	r2, r4, #16
 800c59e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800c5a2:	b2a4      	uxth	r4, r4
 800c5a4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800c5a8:	f84e 4b04 	str.w	r4, [lr], #4
 800c5ac:	1417      	asrs	r7, r2, #16
 800c5ae:	e7e0      	b.n	800c572 <__mdiff+0xc6>
 800c5b0:	3e01      	subs	r6, #1
 800c5b2:	e7ea      	b.n	800c58a <__mdiff+0xde>
 800c5b4:	0800d2c4 	.word	0x0800d2c4
 800c5b8:	0800d3b8 	.word	0x0800d3b8

0800c5bc <__ulp>:
 800c5bc:	b082      	sub	sp, #8
 800c5be:	ed8d 0b00 	vstr	d0, [sp]
 800c5c2:	9b01      	ldr	r3, [sp, #4]
 800c5c4:	4912      	ldr	r1, [pc, #72]	; (800c610 <__ulp+0x54>)
 800c5c6:	4019      	ands	r1, r3
 800c5c8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c5cc:	2900      	cmp	r1, #0
 800c5ce:	dd05      	ble.n	800c5dc <__ulp+0x20>
 800c5d0:	2200      	movs	r2, #0
 800c5d2:	460b      	mov	r3, r1
 800c5d4:	ec43 2b10 	vmov	d0, r2, r3
 800c5d8:	b002      	add	sp, #8
 800c5da:	4770      	bx	lr
 800c5dc:	4249      	negs	r1, r1
 800c5de:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c5e2:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c5e6:	f04f 0200 	mov.w	r2, #0
 800c5ea:	f04f 0300 	mov.w	r3, #0
 800c5ee:	da04      	bge.n	800c5fa <__ulp+0x3e>
 800c5f0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c5f4:	fa41 f300 	asr.w	r3, r1, r0
 800c5f8:	e7ec      	b.n	800c5d4 <__ulp+0x18>
 800c5fa:	f1a0 0114 	sub.w	r1, r0, #20
 800c5fe:	291e      	cmp	r1, #30
 800c600:	bfda      	itte	le
 800c602:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c606:	fa20 f101 	lsrle.w	r1, r0, r1
 800c60a:	2101      	movgt	r1, #1
 800c60c:	460a      	mov	r2, r1
 800c60e:	e7e1      	b.n	800c5d4 <__ulp+0x18>
 800c610:	7ff00000 	.word	0x7ff00000

0800c614 <__b2d>:
 800c614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c616:	6905      	ldr	r5, [r0, #16]
 800c618:	f100 0714 	add.w	r7, r0, #20
 800c61c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c620:	1f2e      	subs	r6, r5, #4
 800c622:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c626:	4620      	mov	r0, r4
 800c628:	f7ff fd52 	bl	800c0d0 <__hi0bits>
 800c62c:	f1c0 0320 	rsb	r3, r0, #32
 800c630:	280a      	cmp	r0, #10
 800c632:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c6b0 <__b2d+0x9c>
 800c636:	600b      	str	r3, [r1, #0]
 800c638:	dc14      	bgt.n	800c664 <__b2d+0x50>
 800c63a:	f1c0 0e0b 	rsb	lr, r0, #11
 800c63e:	fa24 f10e 	lsr.w	r1, r4, lr
 800c642:	42b7      	cmp	r7, r6
 800c644:	ea41 030c 	orr.w	r3, r1, ip
 800c648:	bf34      	ite	cc
 800c64a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c64e:	2100      	movcs	r1, #0
 800c650:	3015      	adds	r0, #21
 800c652:	fa04 f000 	lsl.w	r0, r4, r0
 800c656:	fa21 f10e 	lsr.w	r1, r1, lr
 800c65a:	ea40 0201 	orr.w	r2, r0, r1
 800c65e:	ec43 2b10 	vmov	d0, r2, r3
 800c662:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c664:	42b7      	cmp	r7, r6
 800c666:	bf3a      	itte	cc
 800c668:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c66c:	f1a5 0608 	subcc.w	r6, r5, #8
 800c670:	2100      	movcs	r1, #0
 800c672:	380b      	subs	r0, #11
 800c674:	d017      	beq.n	800c6a6 <__b2d+0x92>
 800c676:	f1c0 0c20 	rsb	ip, r0, #32
 800c67a:	fa04 f500 	lsl.w	r5, r4, r0
 800c67e:	42be      	cmp	r6, r7
 800c680:	fa21 f40c 	lsr.w	r4, r1, ip
 800c684:	ea45 0504 	orr.w	r5, r5, r4
 800c688:	bf8c      	ite	hi
 800c68a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c68e:	2400      	movls	r4, #0
 800c690:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c694:	fa01 f000 	lsl.w	r0, r1, r0
 800c698:	fa24 f40c 	lsr.w	r4, r4, ip
 800c69c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c6a0:	ea40 0204 	orr.w	r2, r0, r4
 800c6a4:	e7db      	b.n	800c65e <__b2d+0x4a>
 800c6a6:	ea44 030c 	orr.w	r3, r4, ip
 800c6aa:	460a      	mov	r2, r1
 800c6ac:	e7d7      	b.n	800c65e <__b2d+0x4a>
 800c6ae:	bf00      	nop
 800c6b0:	3ff00000 	.word	0x3ff00000

0800c6b4 <__d2b>:
 800c6b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c6b8:	4689      	mov	r9, r1
 800c6ba:	2101      	movs	r1, #1
 800c6bc:	ec57 6b10 	vmov	r6, r7, d0
 800c6c0:	4690      	mov	r8, r2
 800c6c2:	f7ff fc0f 	bl	800bee4 <_Balloc>
 800c6c6:	4604      	mov	r4, r0
 800c6c8:	b930      	cbnz	r0, 800c6d8 <__d2b+0x24>
 800c6ca:	4602      	mov	r2, r0
 800c6cc:	4b25      	ldr	r3, [pc, #148]	; (800c764 <__d2b+0xb0>)
 800c6ce:	4826      	ldr	r0, [pc, #152]	; (800c768 <__d2b+0xb4>)
 800c6d0:	f240 310a 	movw	r1, #778	; 0x30a
 800c6d4:	f000 fb60 	bl	800cd98 <__assert_func>
 800c6d8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c6dc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c6e0:	bb35      	cbnz	r5, 800c730 <__d2b+0x7c>
 800c6e2:	2e00      	cmp	r6, #0
 800c6e4:	9301      	str	r3, [sp, #4]
 800c6e6:	d028      	beq.n	800c73a <__d2b+0x86>
 800c6e8:	4668      	mov	r0, sp
 800c6ea:	9600      	str	r6, [sp, #0]
 800c6ec:	f7ff fd10 	bl	800c110 <__lo0bits>
 800c6f0:	9900      	ldr	r1, [sp, #0]
 800c6f2:	b300      	cbz	r0, 800c736 <__d2b+0x82>
 800c6f4:	9a01      	ldr	r2, [sp, #4]
 800c6f6:	f1c0 0320 	rsb	r3, r0, #32
 800c6fa:	fa02 f303 	lsl.w	r3, r2, r3
 800c6fe:	430b      	orrs	r3, r1
 800c700:	40c2      	lsrs	r2, r0
 800c702:	6163      	str	r3, [r4, #20]
 800c704:	9201      	str	r2, [sp, #4]
 800c706:	9b01      	ldr	r3, [sp, #4]
 800c708:	61a3      	str	r3, [r4, #24]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	bf14      	ite	ne
 800c70e:	2202      	movne	r2, #2
 800c710:	2201      	moveq	r2, #1
 800c712:	6122      	str	r2, [r4, #16]
 800c714:	b1d5      	cbz	r5, 800c74c <__d2b+0x98>
 800c716:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c71a:	4405      	add	r5, r0
 800c71c:	f8c9 5000 	str.w	r5, [r9]
 800c720:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c724:	f8c8 0000 	str.w	r0, [r8]
 800c728:	4620      	mov	r0, r4
 800c72a:	b003      	add	sp, #12
 800c72c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c730:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c734:	e7d5      	b.n	800c6e2 <__d2b+0x2e>
 800c736:	6161      	str	r1, [r4, #20]
 800c738:	e7e5      	b.n	800c706 <__d2b+0x52>
 800c73a:	a801      	add	r0, sp, #4
 800c73c:	f7ff fce8 	bl	800c110 <__lo0bits>
 800c740:	9b01      	ldr	r3, [sp, #4]
 800c742:	6163      	str	r3, [r4, #20]
 800c744:	2201      	movs	r2, #1
 800c746:	6122      	str	r2, [r4, #16]
 800c748:	3020      	adds	r0, #32
 800c74a:	e7e3      	b.n	800c714 <__d2b+0x60>
 800c74c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c750:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c754:	f8c9 0000 	str.w	r0, [r9]
 800c758:	6918      	ldr	r0, [r3, #16]
 800c75a:	f7ff fcb9 	bl	800c0d0 <__hi0bits>
 800c75e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c762:	e7df      	b.n	800c724 <__d2b+0x70>
 800c764:	0800d2c4 	.word	0x0800d2c4
 800c768:	0800d3b8 	.word	0x0800d3b8

0800c76c <__ratio>:
 800c76c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c770:	4688      	mov	r8, r1
 800c772:	4669      	mov	r1, sp
 800c774:	4681      	mov	r9, r0
 800c776:	f7ff ff4d 	bl	800c614 <__b2d>
 800c77a:	a901      	add	r1, sp, #4
 800c77c:	4640      	mov	r0, r8
 800c77e:	ec55 4b10 	vmov	r4, r5, d0
 800c782:	f7ff ff47 	bl	800c614 <__b2d>
 800c786:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c78a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c78e:	eba3 0c02 	sub.w	ip, r3, r2
 800c792:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c796:	1a9b      	subs	r3, r3, r2
 800c798:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c79c:	ec51 0b10 	vmov	r0, r1, d0
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	bfd6      	itet	le
 800c7a4:	460a      	movle	r2, r1
 800c7a6:	462a      	movgt	r2, r5
 800c7a8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c7ac:	468b      	mov	fp, r1
 800c7ae:	462f      	mov	r7, r5
 800c7b0:	bfd4      	ite	le
 800c7b2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c7b6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c7ba:	4620      	mov	r0, r4
 800c7bc:	ee10 2a10 	vmov	r2, s0
 800c7c0:	465b      	mov	r3, fp
 800c7c2:	4639      	mov	r1, r7
 800c7c4:	f7f4 f86a 	bl	800089c <__aeabi_ddiv>
 800c7c8:	ec41 0b10 	vmov	d0, r0, r1
 800c7cc:	b003      	add	sp, #12
 800c7ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c7d2 <__copybits>:
 800c7d2:	3901      	subs	r1, #1
 800c7d4:	b570      	push	{r4, r5, r6, lr}
 800c7d6:	1149      	asrs	r1, r1, #5
 800c7d8:	6914      	ldr	r4, [r2, #16]
 800c7da:	3101      	adds	r1, #1
 800c7dc:	f102 0314 	add.w	r3, r2, #20
 800c7e0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c7e4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c7e8:	1f05      	subs	r5, r0, #4
 800c7ea:	42a3      	cmp	r3, r4
 800c7ec:	d30c      	bcc.n	800c808 <__copybits+0x36>
 800c7ee:	1aa3      	subs	r3, r4, r2
 800c7f0:	3b11      	subs	r3, #17
 800c7f2:	f023 0303 	bic.w	r3, r3, #3
 800c7f6:	3211      	adds	r2, #17
 800c7f8:	42a2      	cmp	r2, r4
 800c7fa:	bf88      	it	hi
 800c7fc:	2300      	movhi	r3, #0
 800c7fe:	4418      	add	r0, r3
 800c800:	2300      	movs	r3, #0
 800c802:	4288      	cmp	r0, r1
 800c804:	d305      	bcc.n	800c812 <__copybits+0x40>
 800c806:	bd70      	pop	{r4, r5, r6, pc}
 800c808:	f853 6b04 	ldr.w	r6, [r3], #4
 800c80c:	f845 6f04 	str.w	r6, [r5, #4]!
 800c810:	e7eb      	b.n	800c7ea <__copybits+0x18>
 800c812:	f840 3b04 	str.w	r3, [r0], #4
 800c816:	e7f4      	b.n	800c802 <__copybits+0x30>

0800c818 <__any_on>:
 800c818:	f100 0214 	add.w	r2, r0, #20
 800c81c:	6900      	ldr	r0, [r0, #16]
 800c81e:	114b      	asrs	r3, r1, #5
 800c820:	4298      	cmp	r0, r3
 800c822:	b510      	push	{r4, lr}
 800c824:	db11      	blt.n	800c84a <__any_on+0x32>
 800c826:	dd0a      	ble.n	800c83e <__any_on+0x26>
 800c828:	f011 011f 	ands.w	r1, r1, #31
 800c82c:	d007      	beq.n	800c83e <__any_on+0x26>
 800c82e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c832:	fa24 f001 	lsr.w	r0, r4, r1
 800c836:	fa00 f101 	lsl.w	r1, r0, r1
 800c83a:	428c      	cmp	r4, r1
 800c83c:	d10b      	bne.n	800c856 <__any_on+0x3e>
 800c83e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c842:	4293      	cmp	r3, r2
 800c844:	d803      	bhi.n	800c84e <__any_on+0x36>
 800c846:	2000      	movs	r0, #0
 800c848:	bd10      	pop	{r4, pc}
 800c84a:	4603      	mov	r3, r0
 800c84c:	e7f7      	b.n	800c83e <__any_on+0x26>
 800c84e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c852:	2900      	cmp	r1, #0
 800c854:	d0f5      	beq.n	800c842 <__any_on+0x2a>
 800c856:	2001      	movs	r0, #1
 800c858:	e7f6      	b.n	800c848 <__any_on+0x30>

0800c85a <_calloc_r>:
 800c85a:	b513      	push	{r0, r1, r4, lr}
 800c85c:	434a      	muls	r2, r1
 800c85e:	4611      	mov	r1, r2
 800c860:	9201      	str	r2, [sp, #4]
 800c862:	f000 f859 	bl	800c918 <_malloc_r>
 800c866:	4604      	mov	r4, r0
 800c868:	b118      	cbz	r0, 800c872 <_calloc_r+0x18>
 800c86a:	9a01      	ldr	r2, [sp, #4]
 800c86c:	2100      	movs	r1, #0
 800c86e:	f7fc fa87 	bl	8008d80 <memset>
 800c872:	4620      	mov	r0, r4
 800c874:	b002      	add	sp, #8
 800c876:	bd10      	pop	{r4, pc}

0800c878 <_free_r>:
 800c878:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c87a:	2900      	cmp	r1, #0
 800c87c:	d048      	beq.n	800c910 <_free_r+0x98>
 800c87e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c882:	9001      	str	r0, [sp, #4]
 800c884:	2b00      	cmp	r3, #0
 800c886:	f1a1 0404 	sub.w	r4, r1, #4
 800c88a:	bfb8      	it	lt
 800c88c:	18e4      	addlt	r4, r4, r3
 800c88e:	f000 faf7 	bl	800ce80 <__malloc_lock>
 800c892:	4a20      	ldr	r2, [pc, #128]	; (800c914 <_free_r+0x9c>)
 800c894:	9801      	ldr	r0, [sp, #4]
 800c896:	6813      	ldr	r3, [r2, #0]
 800c898:	4615      	mov	r5, r2
 800c89a:	b933      	cbnz	r3, 800c8aa <_free_r+0x32>
 800c89c:	6063      	str	r3, [r4, #4]
 800c89e:	6014      	str	r4, [r2, #0]
 800c8a0:	b003      	add	sp, #12
 800c8a2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c8a6:	f000 baf1 	b.w	800ce8c <__malloc_unlock>
 800c8aa:	42a3      	cmp	r3, r4
 800c8ac:	d90b      	bls.n	800c8c6 <_free_r+0x4e>
 800c8ae:	6821      	ldr	r1, [r4, #0]
 800c8b0:	1862      	adds	r2, r4, r1
 800c8b2:	4293      	cmp	r3, r2
 800c8b4:	bf04      	itt	eq
 800c8b6:	681a      	ldreq	r2, [r3, #0]
 800c8b8:	685b      	ldreq	r3, [r3, #4]
 800c8ba:	6063      	str	r3, [r4, #4]
 800c8bc:	bf04      	itt	eq
 800c8be:	1852      	addeq	r2, r2, r1
 800c8c0:	6022      	streq	r2, [r4, #0]
 800c8c2:	602c      	str	r4, [r5, #0]
 800c8c4:	e7ec      	b.n	800c8a0 <_free_r+0x28>
 800c8c6:	461a      	mov	r2, r3
 800c8c8:	685b      	ldr	r3, [r3, #4]
 800c8ca:	b10b      	cbz	r3, 800c8d0 <_free_r+0x58>
 800c8cc:	42a3      	cmp	r3, r4
 800c8ce:	d9fa      	bls.n	800c8c6 <_free_r+0x4e>
 800c8d0:	6811      	ldr	r1, [r2, #0]
 800c8d2:	1855      	adds	r5, r2, r1
 800c8d4:	42a5      	cmp	r5, r4
 800c8d6:	d10b      	bne.n	800c8f0 <_free_r+0x78>
 800c8d8:	6824      	ldr	r4, [r4, #0]
 800c8da:	4421      	add	r1, r4
 800c8dc:	1854      	adds	r4, r2, r1
 800c8de:	42a3      	cmp	r3, r4
 800c8e0:	6011      	str	r1, [r2, #0]
 800c8e2:	d1dd      	bne.n	800c8a0 <_free_r+0x28>
 800c8e4:	681c      	ldr	r4, [r3, #0]
 800c8e6:	685b      	ldr	r3, [r3, #4]
 800c8e8:	6053      	str	r3, [r2, #4]
 800c8ea:	4421      	add	r1, r4
 800c8ec:	6011      	str	r1, [r2, #0]
 800c8ee:	e7d7      	b.n	800c8a0 <_free_r+0x28>
 800c8f0:	d902      	bls.n	800c8f8 <_free_r+0x80>
 800c8f2:	230c      	movs	r3, #12
 800c8f4:	6003      	str	r3, [r0, #0]
 800c8f6:	e7d3      	b.n	800c8a0 <_free_r+0x28>
 800c8f8:	6825      	ldr	r5, [r4, #0]
 800c8fa:	1961      	adds	r1, r4, r5
 800c8fc:	428b      	cmp	r3, r1
 800c8fe:	bf04      	itt	eq
 800c900:	6819      	ldreq	r1, [r3, #0]
 800c902:	685b      	ldreq	r3, [r3, #4]
 800c904:	6063      	str	r3, [r4, #4]
 800c906:	bf04      	itt	eq
 800c908:	1949      	addeq	r1, r1, r5
 800c90a:	6021      	streq	r1, [r4, #0]
 800c90c:	6054      	str	r4, [r2, #4]
 800c90e:	e7c7      	b.n	800c8a0 <_free_r+0x28>
 800c910:	b003      	add	sp, #12
 800c912:	bd30      	pop	{r4, r5, pc}
 800c914:	20000544 	.word	0x20000544

0800c918 <_malloc_r>:
 800c918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c91a:	1ccd      	adds	r5, r1, #3
 800c91c:	f025 0503 	bic.w	r5, r5, #3
 800c920:	3508      	adds	r5, #8
 800c922:	2d0c      	cmp	r5, #12
 800c924:	bf38      	it	cc
 800c926:	250c      	movcc	r5, #12
 800c928:	2d00      	cmp	r5, #0
 800c92a:	4606      	mov	r6, r0
 800c92c:	db01      	blt.n	800c932 <_malloc_r+0x1a>
 800c92e:	42a9      	cmp	r1, r5
 800c930:	d903      	bls.n	800c93a <_malloc_r+0x22>
 800c932:	230c      	movs	r3, #12
 800c934:	6033      	str	r3, [r6, #0]
 800c936:	2000      	movs	r0, #0
 800c938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c93a:	f000 faa1 	bl	800ce80 <__malloc_lock>
 800c93e:	4921      	ldr	r1, [pc, #132]	; (800c9c4 <_malloc_r+0xac>)
 800c940:	680a      	ldr	r2, [r1, #0]
 800c942:	4614      	mov	r4, r2
 800c944:	b99c      	cbnz	r4, 800c96e <_malloc_r+0x56>
 800c946:	4f20      	ldr	r7, [pc, #128]	; (800c9c8 <_malloc_r+0xb0>)
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	b923      	cbnz	r3, 800c956 <_malloc_r+0x3e>
 800c94c:	4621      	mov	r1, r4
 800c94e:	4630      	mov	r0, r6
 800c950:	f000 f99e 	bl	800cc90 <_sbrk_r>
 800c954:	6038      	str	r0, [r7, #0]
 800c956:	4629      	mov	r1, r5
 800c958:	4630      	mov	r0, r6
 800c95a:	f000 f999 	bl	800cc90 <_sbrk_r>
 800c95e:	1c43      	adds	r3, r0, #1
 800c960:	d123      	bne.n	800c9aa <_malloc_r+0x92>
 800c962:	230c      	movs	r3, #12
 800c964:	6033      	str	r3, [r6, #0]
 800c966:	4630      	mov	r0, r6
 800c968:	f000 fa90 	bl	800ce8c <__malloc_unlock>
 800c96c:	e7e3      	b.n	800c936 <_malloc_r+0x1e>
 800c96e:	6823      	ldr	r3, [r4, #0]
 800c970:	1b5b      	subs	r3, r3, r5
 800c972:	d417      	bmi.n	800c9a4 <_malloc_r+0x8c>
 800c974:	2b0b      	cmp	r3, #11
 800c976:	d903      	bls.n	800c980 <_malloc_r+0x68>
 800c978:	6023      	str	r3, [r4, #0]
 800c97a:	441c      	add	r4, r3
 800c97c:	6025      	str	r5, [r4, #0]
 800c97e:	e004      	b.n	800c98a <_malloc_r+0x72>
 800c980:	6863      	ldr	r3, [r4, #4]
 800c982:	42a2      	cmp	r2, r4
 800c984:	bf0c      	ite	eq
 800c986:	600b      	streq	r3, [r1, #0]
 800c988:	6053      	strne	r3, [r2, #4]
 800c98a:	4630      	mov	r0, r6
 800c98c:	f000 fa7e 	bl	800ce8c <__malloc_unlock>
 800c990:	f104 000b 	add.w	r0, r4, #11
 800c994:	1d23      	adds	r3, r4, #4
 800c996:	f020 0007 	bic.w	r0, r0, #7
 800c99a:	1ac2      	subs	r2, r0, r3
 800c99c:	d0cc      	beq.n	800c938 <_malloc_r+0x20>
 800c99e:	1a1b      	subs	r3, r3, r0
 800c9a0:	50a3      	str	r3, [r4, r2]
 800c9a2:	e7c9      	b.n	800c938 <_malloc_r+0x20>
 800c9a4:	4622      	mov	r2, r4
 800c9a6:	6864      	ldr	r4, [r4, #4]
 800c9a8:	e7cc      	b.n	800c944 <_malloc_r+0x2c>
 800c9aa:	1cc4      	adds	r4, r0, #3
 800c9ac:	f024 0403 	bic.w	r4, r4, #3
 800c9b0:	42a0      	cmp	r0, r4
 800c9b2:	d0e3      	beq.n	800c97c <_malloc_r+0x64>
 800c9b4:	1a21      	subs	r1, r4, r0
 800c9b6:	4630      	mov	r0, r6
 800c9b8:	f000 f96a 	bl	800cc90 <_sbrk_r>
 800c9bc:	3001      	adds	r0, #1
 800c9be:	d1dd      	bne.n	800c97c <_malloc_r+0x64>
 800c9c0:	e7cf      	b.n	800c962 <_malloc_r+0x4a>
 800c9c2:	bf00      	nop
 800c9c4:	20000544 	.word	0x20000544
 800c9c8:	20000548 	.word	0x20000548

0800c9cc <__sfputc_r>:
 800c9cc:	6893      	ldr	r3, [r2, #8]
 800c9ce:	3b01      	subs	r3, #1
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	b410      	push	{r4}
 800c9d4:	6093      	str	r3, [r2, #8]
 800c9d6:	da08      	bge.n	800c9ea <__sfputc_r+0x1e>
 800c9d8:	6994      	ldr	r4, [r2, #24]
 800c9da:	42a3      	cmp	r3, r4
 800c9dc:	db01      	blt.n	800c9e2 <__sfputc_r+0x16>
 800c9de:	290a      	cmp	r1, #10
 800c9e0:	d103      	bne.n	800c9ea <__sfputc_r+0x1e>
 800c9e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c9e6:	f7fd bd8b 	b.w	800a500 <__swbuf_r>
 800c9ea:	6813      	ldr	r3, [r2, #0]
 800c9ec:	1c58      	adds	r0, r3, #1
 800c9ee:	6010      	str	r0, [r2, #0]
 800c9f0:	7019      	strb	r1, [r3, #0]
 800c9f2:	4608      	mov	r0, r1
 800c9f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c9f8:	4770      	bx	lr

0800c9fa <__sfputs_r>:
 800c9fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9fc:	4606      	mov	r6, r0
 800c9fe:	460f      	mov	r7, r1
 800ca00:	4614      	mov	r4, r2
 800ca02:	18d5      	adds	r5, r2, r3
 800ca04:	42ac      	cmp	r4, r5
 800ca06:	d101      	bne.n	800ca0c <__sfputs_r+0x12>
 800ca08:	2000      	movs	r0, #0
 800ca0a:	e007      	b.n	800ca1c <__sfputs_r+0x22>
 800ca0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca10:	463a      	mov	r2, r7
 800ca12:	4630      	mov	r0, r6
 800ca14:	f7ff ffda 	bl	800c9cc <__sfputc_r>
 800ca18:	1c43      	adds	r3, r0, #1
 800ca1a:	d1f3      	bne.n	800ca04 <__sfputs_r+0xa>
 800ca1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ca20 <_vfiprintf_r>:
 800ca20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca24:	460d      	mov	r5, r1
 800ca26:	b09d      	sub	sp, #116	; 0x74
 800ca28:	4614      	mov	r4, r2
 800ca2a:	4698      	mov	r8, r3
 800ca2c:	4606      	mov	r6, r0
 800ca2e:	b118      	cbz	r0, 800ca38 <_vfiprintf_r+0x18>
 800ca30:	6983      	ldr	r3, [r0, #24]
 800ca32:	b90b      	cbnz	r3, 800ca38 <_vfiprintf_r+0x18>
 800ca34:	f7fe fdb6 	bl	800b5a4 <__sinit>
 800ca38:	4b89      	ldr	r3, [pc, #548]	; (800cc60 <_vfiprintf_r+0x240>)
 800ca3a:	429d      	cmp	r5, r3
 800ca3c:	d11b      	bne.n	800ca76 <_vfiprintf_r+0x56>
 800ca3e:	6875      	ldr	r5, [r6, #4]
 800ca40:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ca42:	07d9      	lsls	r1, r3, #31
 800ca44:	d405      	bmi.n	800ca52 <_vfiprintf_r+0x32>
 800ca46:	89ab      	ldrh	r3, [r5, #12]
 800ca48:	059a      	lsls	r2, r3, #22
 800ca4a:	d402      	bmi.n	800ca52 <_vfiprintf_r+0x32>
 800ca4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ca4e:	f7ff f9ba 	bl	800bdc6 <__retarget_lock_acquire_recursive>
 800ca52:	89ab      	ldrh	r3, [r5, #12]
 800ca54:	071b      	lsls	r3, r3, #28
 800ca56:	d501      	bpl.n	800ca5c <_vfiprintf_r+0x3c>
 800ca58:	692b      	ldr	r3, [r5, #16]
 800ca5a:	b9eb      	cbnz	r3, 800ca98 <_vfiprintf_r+0x78>
 800ca5c:	4629      	mov	r1, r5
 800ca5e:	4630      	mov	r0, r6
 800ca60:	f7fd fda0 	bl	800a5a4 <__swsetup_r>
 800ca64:	b1c0      	cbz	r0, 800ca98 <_vfiprintf_r+0x78>
 800ca66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ca68:	07dc      	lsls	r4, r3, #31
 800ca6a:	d50e      	bpl.n	800ca8a <_vfiprintf_r+0x6a>
 800ca6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ca70:	b01d      	add	sp, #116	; 0x74
 800ca72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca76:	4b7b      	ldr	r3, [pc, #492]	; (800cc64 <_vfiprintf_r+0x244>)
 800ca78:	429d      	cmp	r5, r3
 800ca7a:	d101      	bne.n	800ca80 <_vfiprintf_r+0x60>
 800ca7c:	68b5      	ldr	r5, [r6, #8]
 800ca7e:	e7df      	b.n	800ca40 <_vfiprintf_r+0x20>
 800ca80:	4b79      	ldr	r3, [pc, #484]	; (800cc68 <_vfiprintf_r+0x248>)
 800ca82:	429d      	cmp	r5, r3
 800ca84:	bf08      	it	eq
 800ca86:	68f5      	ldreq	r5, [r6, #12]
 800ca88:	e7da      	b.n	800ca40 <_vfiprintf_r+0x20>
 800ca8a:	89ab      	ldrh	r3, [r5, #12]
 800ca8c:	0598      	lsls	r0, r3, #22
 800ca8e:	d4ed      	bmi.n	800ca6c <_vfiprintf_r+0x4c>
 800ca90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ca92:	f7ff f999 	bl	800bdc8 <__retarget_lock_release_recursive>
 800ca96:	e7e9      	b.n	800ca6c <_vfiprintf_r+0x4c>
 800ca98:	2300      	movs	r3, #0
 800ca9a:	9309      	str	r3, [sp, #36]	; 0x24
 800ca9c:	2320      	movs	r3, #32
 800ca9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800caa2:	f8cd 800c 	str.w	r8, [sp, #12]
 800caa6:	2330      	movs	r3, #48	; 0x30
 800caa8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cc6c <_vfiprintf_r+0x24c>
 800caac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cab0:	f04f 0901 	mov.w	r9, #1
 800cab4:	4623      	mov	r3, r4
 800cab6:	469a      	mov	sl, r3
 800cab8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cabc:	b10a      	cbz	r2, 800cac2 <_vfiprintf_r+0xa2>
 800cabe:	2a25      	cmp	r2, #37	; 0x25
 800cac0:	d1f9      	bne.n	800cab6 <_vfiprintf_r+0x96>
 800cac2:	ebba 0b04 	subs.w	fp, sl, r4
 800cac6:	d00b      	beq.n	800cae0 <_vfiprintf_r+0xc0>
 800cac8:	465b      	mov	r3, fp
 800caca:	4622      	mov	r2, r4
 800cacc:	4629      	mov	r1, r5
 800cace:	4630      	mov	r0, r6
 800cad0:	f7ff ff93 	bl	800c9fa <__sfputs_r>
 800cad4:	3001      	adds	r0, #1
 800cad6:	f000 80aa 	beq.w	800cc2e <_vfiprintf_r+0x20e>
 800cada:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cadc:	445a      	add	r2, fp
 800cade:	9209      	str	r2, [sp, #36]	; 0x24
 800cae0:	f89a 3000 	ldrb.w	r3, [sl]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	f000 80a2 	beq.w	800cc2e <_vfiprintf_r+0x20e>
 800caea:	2300      	movs	r3, #0
 800caec:	f04f 32ff 	mov.w	r2, #4294967295
 800caf0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800caf4:	f10a 0a01 	add.w	sl, sl, #1
 800caf8:	9304      	str	r3, [sp, #16]
 800cafa:	9307      	str	r3, [sp, #28]
 800cafc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cb00:	931a      	str	r3, [sp, #104]	; 0x68
 800cb02:	4654      	mov	r4, sl
 800cb04:	2205      	movs	r2, #5
 800cb06:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb0a:	4858      	ldr	r0, [pc, #352]	; (800cc6c <_vfiprintf_r+0x24c>)
 800cb0c:	f7f3 fb90 	bl	8000230 <memchr>
 800cb10:	9a04      	ldr	r2, [sp, #16]
 800cb12:	b9d8      	cbnz	r0, 800cb4c <_vfiprintf_r+0x12c>
 800cb14:	06d1      	lsls	r1, r2, #27
 800cb16:	bf44      	itt	mi
 800cb18:	2320      	movmi	r3, #32
 800cb1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb1e:	0713      	lsls	r3, r2, #28
 800cb20:	bf44      	itt	mi
 800cb22:	232b      	movmi	r3, #43	; 0x2b
 800cb24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb28:	f89a 3000 	ldrb.w	r3, [sl]
 800cb2c:	2b2a      	cmp	r3, #42	; 0x2a
 800cb2e:	d015      	beq.n	800cb5c <_vfiprintf_r+0x13c>
 800cb30:	9a07      	ldr	r2, [sp, #28]
 800cb32:	4654      	mov	r4, sl
 800cb34:	2000      	movs	r0, #0
 800cb36:	f04f 0c0a 	mov.w	ip, #10
 800cb3a:	4621      	mov	r1, r4
 800cb3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cb40:	3b30      	subs	r3, #48	; 0x30
 800cb42:	2b09      	cmp	r3, #9
 800cb44:	d94e      	bls.n	800cbe4 <_vfiprintf_r+0x1c4>
 800cb46:	b1b0      	cbz	r0, 800cb76 <_vfiprintf_r+0x156>
 800cb48:	9207      	str	r2, [sp, #28]
 800cb4a:	e014      	b.n	800cb76 <_vfiprintf_r+0x156>
 800cb4c:	eba0 0308 	sub.w	r3, r0, r8
 800cb50:	fa09 f303 	lsl.w	r3, r9, r3
 800cb54:	4313      	orrs	r3, r2
 800cb56:	9304      	str	r3, [sp, #16]
 800cb58:	46a2      	mov	sl, r4
 800cb5a:	e7d2      	b.n	800cb02 <_vfiprintf_r+0xe2>
 800cb5c:	9b03      	ldr	r3, [sp, #12]
 800cb5e:	1d19      	adds	r1, r3, #4
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	9103      	str	r1, [sp, #12]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	bfbb      	ittet	lt
 800cb68:	425b      	neglt	r3, r3
 800cb6a:	f042 0202 	orrlt.w	r2, r2, #2
 800cb6e:	9307      	strge	r3, [sp, #28]
 800cb70:	9307      	strlt	r3, [sp, #28]
 800cb72:	bfb8      	it	lt
 800cb74:	9204      	strlt	r2, [sp, #16]
 800cb76:	7823      	ldrb	r3, [r4, #0]
 800cb78:	2b2e      	cmp	r3, #46	; 0x2e
 800cb7a:	d10c      	bne.n	800cb96 <_vfiprintf_r+0x176>
 800cb7c:	7863      	ldrb	r3, [r4, #1]
 800cb7e:	2b2a      	cmp	r3, #42	; 0x2a
 800cb80:	d135      	bne.n	800cbee <_vfiprintf_r+0x1ce>
 800cb82:	9b03      	ldr	r3, [sp, #12]
 800cb84:	1d1a      	adds	r2, r3, #4
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	9203      	str	r2, [sp, #12]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	bfb8      	it	lt
 800cb8e:	f04f 33ff 	movlt.w	r3, #4294967295
 800cb92:	3402      	adds	r4, #2
 800cb94:	9305      	str	r3, [sp, #20]
 800cb96:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cc7c <_vfiprintf_r+0x25c>
 800cb9a:	7821      	ldrb	r1, [r4, #0]
 800cb9c:	2203      	movs	r2, #3
 800cb9e:	4650      	mov	r0, sl
 800cba0:	f7f3 fb46 	bl	8000230 <memchr>
 800cba4:	b140      	cbz	r0, 800cbb8 <_vfiprintf_r+0x198>
 800cba6:	2340      	movs	r3, #64	; 0x40
 800cba8:	eba0 000a 	sub.w	r0, r0, sl
 800cbac:	fa03 f000 	lsl.w	r0, r3, r0
 800cbb0:	9b04      	ldr	r3, [sp, #16]
 800cbb2:	4303      	orrs	r3, r0
 800cbb4:	3401      	adds	r4, #1
 800cbb6:	9304      	str	r3, [sp, #16]
 800cbb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbbc:	482c      	ldr	r0, [pc, #176]	; (800cc70 <_vfiprintf_r+0x250>)
 800cbbe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cbc2:	2206      	movs	r2, #6
 800cbc4:	f7f3 fb34 	bl	8000230 <memchr>
 800cbc8:	2800      	cmp	r0, #0
 800cbca:	d03f      	beq.n	800cc4c <_vfiprintf_r+0x22c>
 800cbcc:	4b29      	ldr	r3, [pc, #164]	; (800cc74 <_vfiprintf_r+0x254>)
 800cbce:	bb1b      	cbnz	r3, 800cc18 <_vfiprintf_r+0x1f8>
 800cbd0:	9b03      	ldr	r3, [sp, #12]
 800cbd2:	3307      	adds	r3, #7
 800cbd4:	f023 0307 	bic.w	r3, r3, #7
 800cbd8:	3308      	adds	r3, #8
 800cbda:	9303      	str	r3, [sp, #12]
 800cbdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbde:	443b      	add	r3, r7
 800cbe0:	9309      	str	r3, [sp, #36]	; 0x24
 800cbe2:	e767      	b.n	800cab4 <_vfiprintf_r+0x94>
 800cbe4:	fb0c 3202 	mla	r2, ip, r2, r3
 800cbe8:	460c      	mov	r4, r1
 800cbea:	2001      	movs	r0, #1
 800cbec:	e7a5      	b.n	800cb3a <_vfiprintf_r+0x11a>
 800cbee:	2300      	movs	r3, #0
 800cbf0:	3401      	adds	r4, #1
 800cbf2:	9305      	str	r3, [sp, #20]
 800cbf4:	4619      	mov	r1, r3
 800cbf6:	f04f 0c0a 	mov.w	ip, #10
 800cbfa:	4620      	mov	r0, r4
 800cbfc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc00:	3a30      	subs	r2, #48	; 0x30
 800cc02:	2a09      	cmp	r2, #9
 800cc04:	d903      	bls.n	800cc0e <_vfiprintf_r+0x1ee>
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d0c5      	beq.n	800cb96 <_vfiprintf_r+0x176>
 800cc0a:	9105      	str	r1, [sp, #20]
 800cc0c:	e7c3      	b.n	800cb96 <_vfiprintf_r+0x176>
 800cc0e:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc12:	4604      	mov	r4, r0
 800cc14:	2301      	movs	r3, #1
 800cc16:	e7f0      	b.n	800cbfa <_vfiprintf_r+0x1da>
 800cc18:	ab03      	add	r3, sp, #12
 800cc1a:	9300      	str	r3, [sp, #0]
 800cc1c:	462a      	mov	r2, r5
 800cc1e:	4b16      	ldr	r3, [pc, #88]	; (800cc78 <_vfiprintf_r+0x258>)
 800cc20:	a904      	add	r1, sp, #16
 800cc22:	4630      	mov	r0, r6
 800cc24:	f7fc f954 	bl	8008ed0 <_printf_float>
 800cc28:	4607      	mov	r7, r0
 800cc2a:	1c78      	adds	r0, r7, #1
 800cc2c:	d1d6      	bne.n	800cbdc <_vfiprintf_r+0x1bc>
 800cc2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cc30:	07d9      	lsls	r1, r3, #31
 800cc32:	d405      	bmi.n	800cc40 <_vfiprintf_r+0x220>
 800cc34:	89ab      	ldrh	r3, [r5, #12]
 800cc36:	059a      	lsls	r2, r3, #22
 800cc38:	d402      	bmi.n	800cc40 <_vfiprintf_r+0x220>
 800cc3a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cc3c:	f7ff f8c4 	bl	800bdc8 <__retarget_lock_release_recursive>
 800cc40:	89ab      	ldrh	r3, [r5, #12]
 800cc42:	065b      	lsls	r3, r3, #25
 800cc44:	f53f af12 	bmi.w	800ca6c <_vfiprintf_r+0x4c>
 800cc48:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cc4a:	e711      	b.n	800ca70 <_vfiprintf_r+0x50>
 800cc4c:	ab03      	add	r3, sp, #12
 800cc4e:	9300      	str	r3, [sp, #0]
 800cc50:	462a      	mov	r2, r5
 800cc52:	4b09      	ldr	r3, [pc, #36]	; (800cc78 <_vfiprintf_r+0x258>)
 800cc54:	a904      	add	r1, sp, #16
 800cc56:	4630      	mov	r0, r6
 800cc58:	f7fc fbde 	bl	8009418 <_printf_i>
 800cc5c:	e7e4      	b.n	800cc28 <_vfiprintf_r+0x208>
 800cc5e:	bf00      	nop
 800cc60:	0800d2f8 	.word	0x0800d2f8
 800cc64:	0800d318 	.word	0x0800d318
 800cc68:	0800d2d8 	.word	0x0800d2d8
 800cc6c:	0800d514 	.word	0x0800d514
 800cc70:	0800d51e 	.word	0x0800d51e
 800cc74:	08008ed1 	.word	0x08008ed1
 800cc78:	0800c9fb 	.word	0x0800c9fb
 800cc7c:	0800d51a 	.word	0x0800d51a

0800cc80 <nan>:
 800cc80:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cc88 <nan+0x8>
 800cc84:	4770      	bx	lr
 800cc86:	bf00      	nop
 800cc88:	00000000 	.word	0x00000000
 800cc8c:	7ff80000 	.word	0x7ff80000

0800cc90 <_sbrk_r>:
 800cc90:	b538      	push	{r3, r4, r5, lr}
 800cc92:	4d06      	ldr	r5, [pc, #24]	; (800ccac <_sbrk_r+0x1c>)
 800cc94:	2300      	movs	r3, #0
 800cc96:	4604      	mov	r4, r0
 800cc98:	4608      	mov	r0, r1
 800cc9a:	602b      	str	r3, [r5, #0]
 800cc9c:	f7f5 f8aa 	bl	8001df4 <_sbrk>
 800cca0:	1c43      	adds	r3, r0, #1
 800cca2:	d102      	bne.n	800ccaa <_sbrk_r+0x1a>
 800cca4:	682b      	ldr	r3, [r5, #0]
 800cca6:	b103      	cbz	r3, 800ccaa <_sbrk_r+0x1a>
 800cca8:	6023      	str	r3, [r4, #0]
 800ccaa:	bd38      	pop	{r3, r4, r5, pc}
 800ccac:	200007a4 	.word	0x200007a4

0800ccb0 <__sread>:
 800ccb0:	b510      	push	{r4, lr}
 800ccb2:	460c      	mov	r4, r1
 800ccb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccb8:	f000 f8ee 	bl	800ce98 <_read_r>
 800ccbc:	2800      	cmp	r0, #0
 800ccbe:	bfab      	itete	ge
 800ccc0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ccc2:	89a3      	ldrhlt	r3, [r4, #12]
 800ccc4:	181b      	addge	r3, r3, r0
 800ccc6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ccca:	bfac      	ite	ge
 800cccc:	6563      	strge	r3, [r4, #84]	; 0x54
 800ccce:	81a3      	strhlt	r3, [r4, #12]
 800ccd0:	bd10      	pop	{r4, pc}

0800ccd2 <__swrite>:
 800ccd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccd6:	461f      	mov	r7, r3
 800ccd8:	898b      	ldrh	r3, [r1, #12]
 800ccda:	05db      	lsls	r3, r3, #23
 800ccdc:	4605      	mov	r5, r0
 800ccde:	460c      	mov	r4, r1
 800cce0:	4616      	mov	r6, r2
 800cce2:	d505      	bpl.n	800ccf0 <__swrite+0x1e>
 800cce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cce8:	2302      	movs	r3, #2
 800ccea:	2200      	movs	r2, #0
 800ccec:	f000 f8b6 	bl	800ce5c <_lseek_r>
 800ccf0:	89a3      	ldrh	r3, [r4, #12]
 800ccf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ccf6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ccfa:	81a3      	strh	r3, [r4, #12]
 800ccfc:	4632      	mov	r2, r6
 800ccfe:	463b      	mov	r3, r7
 800cd00:	4628      	mov	r0, r5
 800cd02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cd06:	f000 b835 	b.w	800cd74 <_write_r>

0800cd0a <__sseek>:
 800cd0a:	b510      	push	{r4, lr}
 800cd0c:	460c      	mov	r4, r1
 800cd0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd12:	f000 f8a3 	bl	800ce5c <_lseek_r>
 800cd16:	1c43      	adds	r3, r0, #1
 800cd18:	89a3      	ldrh	r3, [r4, #12]
 800cd1a:	bf15      	itete	ne
 800cd1c:	6560      	strne	r0, [r4, #84]	; 0x54
 800cd1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800cd22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800cd26:	81a3      	strheq	r3, [r4, #12]
 800cd28:	bf18      	it	ne
 800cd2a:	81a3      	strhne	r3, [r4, #12]
 800cd2c:	bd10      	pop	{r4, pc}

0800cd2e <__sclose>:
 800cd2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd32:	f000 b84f 	b.w	800cdd4 <_close_r>

0800cd36 <strncmp>:
 800cd36:	b510      	push	{r4, lr}
 800cd38:	b16a      	cbz	r2, 800cd56 <strncmp+0x20>
 800cd3a:	3901      	subs	r1, #1
 800cd3c:	1884      	adds	r4, r0, r2
 800cd3e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800cd42:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800cd46:	4293      	cmp	r3, r2
 800cd48:	d103      	bne.n	800cd52 <strncmp+0x1c>
 800cd4a:	42a0      	cmp	r0, r4
 800cd4c:	d001      	beq.n	800cd52 <strncmp+0x1c>
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d1f5      	bne.n	800cd3e <strncmp+0x8>
 800cd52:	1a98      	subs	r0, r3, r2
 800cd54:	bd10      	pop	{r4, pc}
 800cd56:	4610      	mov	r0, r2
 800cd58:	e7fc      	b.n	800cd54 <strncmp+0x1e>

0800cd5a <__ascii_wctomb>:
 800cd5a:	b149      	cbz	r1, 800cd70 <__ascii_wctomb+0x16>
 800cd5c:	2aff      	cmp	r2, #255	; 0xff
 800cd5e:	bf85      	ittet	hi
 800cd60:	238a      	movhi	r3, #138	; 0x8a
 800cd62:	6003      	strhi	r3, [r0, #0]
 800cd64:	700a      	strbls	r2, [r1, #0]
 800cd66:	f04f 30ff 	movhi.w	r0, #4294967295
 800cd6a:	bf98      	it	ls
 800cd6c:	2001      	movls	r0, #1
 800cd6e:	4770      	bx	lr
 800cd70:	4608      	mov	r0, r1
 800cd72:	4770      	bx	lr

0800cd74 <_write_r>:
 800cd74:	b538      	push	{r3, r4, r5, lr}
 800cd76:	4d07      	ldr	r5, [pc, #28]	; (800cd94 <_write_r+0x20>)
 800cd78:	4604      	mov	r4, r0
 800cd7a:	4608      	mov	r0, r1
 800cd7c:	4611      	mov	r1, r2
 800cd7e:	2200      	movs	r2, #0
 800cd80:	602a      	str	r2, [r5, #0]
 800cd82:	461a      	mov	r2, r3
 800cd84:	f7f4 ffe5 	bl	8001d52 <_write>
 800cd88:	1c43      	adds	r3, r0, #1
 800cd8a:	d102      	bne.n	800cd92 <_write_r+0x1e>
 800cd8c:	682b      	ldr	r3, [r5, #0]
 800cd8e:	b103      	cbz	r3, 800cd92 <_write_r+0x1e>
 800cd90:	6023      	str	r3, [r4, #0]
 800cd92:	bd38      	pop	{r3, r4, r5, pc}
 800cd94:	200007a4 	.word	0x200007a4

0800cd98 <__assert_func>:
 800cd98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cd9a:	4614      	mov	r4, r2
 800cd9c:	461a      	mov	r2, r3
 800cd9e:	4b09      	ldr	r3, [pc, #36]	; (800cdc4 <__assert_func+0x2c>)
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	4605      	mov	r5, r0
 800cda4:	68d8      	ldr	r0, [r3, #12]
 800cda6:	b14c      	cbz	r4, 800cdbc <__assert_func+0x24>
 800cda8:	4b07      	ldr	r3, [pc, #28]	; (800cdc8 <__assert_func+0x30>)
 800cdaa:	9100      	str	r1, [sp, #0]
 800cdac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cdb0:	4906      	ldr	r1, [pc, #24]	; (800cdcc <__assert_func+0x34>)
 800cdb2:	462b      	mov	r3, r5
 800cdb4:	f000 f81e 	bl	800cdf4 <fiprintf>
 800cdb8:	f000 f880 	bl	800cebc <abort>
 800cdbc:	4b04      	ldr	r3, [pc, #16]	; (800cdd0 <__assert_func+0x38>)
 800cdbe:	461c      	mov	r4, r3
 800cdc0:	e7f3      	b.n	800cdaa <__assert_func+0x12>
 800cdc2:	bf00      	nop
 800cdc4:	20000018 	.word	0x20000018
 800cdc8:	0800d525 	.word	0x0800d525
 800cdcc:	0800d532 	.word	0x0800d532
 800cdd0:	0800d560 	.word	0x0800d560

0800cdd4 <_close_r>:
 800cdd4:	b538      	push	{r3, r4, r5, lr}
 800cdd6:	4d06      	ldr	r5, [pc, #24]	; (800cdf0 <_close_r+0x1c>)
 800cdd8:	2300      	movs	r3, #0
 800cdda:	4604      	mov	r4, r0
 800cddc:	4608      	mov	r0, r1
 800cdde:	602b      	str	r3, [r5, #0]
 800cde0:	f7f4 ffd3 	bl	8001d8a <_close>
 800cde4:	1c43      	adds	r3, r0, #1
 800cde6:	d102      	bne.n	800cdee <_close_r+0x1a>
 800cde8:	682b      	ldr	r3, [r5, #0]
 800cdea:	b103      	cbz	r3, 800cdee <_close_r+0x1a>
 800cdec:	6023      	str	r3, [r4, #0]
 800cdee:	bd38      	pop	{r3, r4, r5, pc}
 800cdf0:	200007a4 	.word	0x200007a4

0800cdf4 <fiprintf>:
 800cdf4:	b40e      	push	{r1, r2, r3}
 800cdf6:	b503      	push	{r0, r1, lr}
 800cdf8:	4601      	mov	r1, r0
 800cdfa:	ab03      	add	r3, sp, #12
 800cdfc:	4805      	ldr	r0, [pc, #20]	; (800ce14 <fiprintf+0x20>)
 800cdfe:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce02:	6800      	ldr	r0, [r0, #0]
 800ce04:	9301      	str	r3, [sp, #4]
 800ce06:	f7ff fe0b 	bl	800ca20 <_vfiprintf_r>
 800ce0a:	b002      	add	sp, #8
 800ce0c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ce10:	b003      	add	sp, #12
 800ce12:	4770      	bx	lr
 800ce14:	20000018 	.word	0x20000018

0800ce18 <_fstat_r>:
 800ce18:	b538      	push	{r3, r4, r5, lr}
 800ce1a:	4d07      	ldr	r5, [pc, #28]	; (800ce38 <_fstat_r+0x20>)
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	4604      	mov	r4, r0
 800ce20:	4608      	mov	r0, r1
 800ce22:	4611      	mov	r1, r2
 800ce24:	602b      	str	r3, [r5, #0]
 800ce26:	f7f4 ffbc 	bl	8001da2 <_fstat>
 800ce2a:	1c43      	adds	r3, r0, #1
 800ce2c:	d102      	bne.n	800ce34 <_fstat_r+0x1c>
 800ce2e:	682b      	ldr	r3, [r5, #0]
 800ce30:	b103      	cbz	r3, 800ce34 <_fstat_r+0x1c>
 800ce32:	6023      	str	r3, [r4, #0]
 800ce34:	bd38      	pop	{r3, r4, r5, pc}
 800ce36:	bf00      	nop
 800ce38:	200007a4 	.word	0x200007a4

0800ce3c <_isatty_r>:
 800ce3c:	b538      	push	{r3, r4, r5, lr}
 800ce3e:	4d06      	ldr	r5, [pc, #24]	; (800ce58 <_isatty_r+0x1c>)
 800ce40:	2300      	movs	r3, #0
 800ce42:	4604      	mov	r4, r0
 800ce44:	4608      	mov	r0, r1
 800ce46:	602b      	str	r3, [r5, #0]
 800ce48:	f7f4 ffbb 	bl	8001dc2 <_isatty>
 800ce4c:	1c43      	adds	r3, r0, #1
 800ce4e:	d102      	bne.n	800ce56 <_isatty_r+0x1a>
 800ce50:	682b      	ldr	r3, [r5, #0]
 800ce52:	b103      	cbz	r3, 800ce56 <_isatty_r+0x1a>
 800ce54:	6023      	str	r3, [r4, #0]
 800ce56:	bd38      	pop	{r3, r4, r5, pc}
 800ce58:	200007a4 	.word	0x200007a4

0800ce5c <_lseek_r>:
 800ce5c:	b538      	push	{r3, r4, r5, lr}
 800ce5e:	4d07      	ldr	r5, [pc, #28]	; (800ce7c <_lseek_r+0x20>)
 800ce60:	4604      	mov	r4, r0
 800ce62:	4608      	mov	r0, r1
 800ce64:	4611      	mov	r1, r2
 800ce66:	2200      	movs	r2, #0
 800ce68:	602a      	str	r2, [r5, #0]
 800ce6a:	461a      	mov	r2, r3
 800ce6c:	f7f4 ffb4 	bl	8001dd8 <_lseek>
 800ce70:	1c43      	adds	r3, r0, #1
 800ce72:	d102      	bne.n	800ce7a <_lseek_r+0x1e>
 800ce74:	682b      	ldr	r3, [r5, #0]
 800ce76:	b103      	cbz	r3, 800ce7a <_lseek_r+0x1e>
 800ce78:	6023      	str	r3, [r4, #0]
 800ce7a:	bd38      	pop	{r3, r4, r5, pc}
 800ce7c:	200007a4 	.word	0x200007a4

0800ce80 <__malloc_lock>:
 800ce80:	4801      	ldr	r0, [pc, #4]	; (800ce88 <__malloc_lock+0x8>)
 800ce82:	f7fe bfa0 	b.w	800bdc6 <__retarget_lock_acquire_recursive>
 800ce86:	bf00      	nop
 800ce88:	2000079c 	.word	0x2000079c

0800ce8c <__malloc_unlock>:
 800ce8c:	4801      	ldr	r0, [pc, #4]	; (800ce94 <__malloc_unlock+0x8>)
 800ce8e:	f7fe bf9b 	b.w	800bdc8 <__retarget_lock_release_recursive>
 800ce92:	bf00      	nop
 800ce94:	2000079c 	.word	0x2000079c

0800ce98 <_read_r>:
 800ce98:	b538      	push	{r3, r4, r5, lr}
 800ce9a:	4d07      	ldr	r5, [pc, #28]	; (800ceb8 <_read_r+0x20>)
 800ce9c:	4604      	mov	r4, r0
 800ce9e:	4608      	mov	r0, r1
 800cea0:	4611      	mov	r1, r2
 800cea2:	2200      	movs	r2, #0
 800cea4:	602a      	str	r2, [r5, #0]
 800cea6:	461a      	mov	r2, r3
 800cea8:	f7f4 ff36 	bl	8001d18 <_read>
 800ceac:	1c43      	adds	r3, r0, #1
 800ceae:	d102      	bne.n	800ceb6 <_read_r+0x1e>
 800ceb0:	682b      	ldr	r3, [r5, #0]
 800ceb2:	b103      	cbz	r3, 800ceb6 <_read_r+0x1e>
 800ceb4:	6023      	str	r3, [r4, #0]
 800ceb6:	bd38      	pop	{r3, r4, r5, pc}
 800ceb8:	200007a4 	.word	0x200007a4

0800cebc <abort>:
 800cebc:	b508      	push	{r3, lr}
 800cebe:	2006      	movs	r0, #6
 800cec0:	f000 f82c 	bl	800cf1c <raise>
 800cec4:	2001      	movs	r0, #1
 800cec6:	f7f4 ff1d 	bl	8001d04 <_exit>

0800ceca <_raise_r>:
 800ceca:	291f      	cmp	r1, #31
 800cecc:	b538      	push	{r3, r4, r5, lr}
 800cece:	4604      	mov	r4, r0
 800ced0:	460d      	mov	r5, r1
 800ced2:	d904      	bls.n	800cede <_raise_r+0x14>
 800ced4:	2316      	movs	r3, #22
 800ced6:	6003      	str	r3, [r0, #0]
 800ced8:	f04f 30ff 	mov.w	r0, #4294967295
 800cedc:	bd38      	pop	{r3, r4, r5, pc}
 800cede:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cee0:	b112      	cbz	r2, 800cee8 <_raise_r+0x1e>
 800cee2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cee6:	b94b      	cbnz	r3, 800cefc <_raise_r+0x32>
 800cee8:	4620      	mov	r0, r4
 800ceea:	f000 f831 	bl	800cf50 <_getpid_r>
 800ceee:	462a      	mov	r2, r5
 800cef0:	4601      	mov	r1, r0
 800cef2:	4620      	mov	r0, r4
 800cef4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cef8:	f000 b818 	b.w	800cf2c <_kill_r>
 800cefc:	2b01      	cmp	r3, #1
 800cefe:	d00a      	beq.n	800cf16 <_raise_r+0x4c>
 800cf00:	1c59      	adds	r1, r3, #1
 800cf02:	d103      	bne.n	800cf0c <_raise_r+0x42>
 800cf04:	2316      	movs	r3, #22
 800cf06:	6003      	str	r3, [r0, #0]
 800cf08:	2001      	movs	r0, #1
 800cf0a:	e7e7      	b.n	800cedc <_raise_r+0x12>
 800cf0c:	2400      	movs	r4, #0
 800cf0e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cf12:	4628      	mov	r0, r5
 800cf14:	4798      	blx	r3
 800cf16:	2000      	movs	r0, #0
 800cf18:	e7e0      	b.n	800cedc <_raise_r+0x12>
	...

0800cf1c <raise>:
 800cf1c:	4b02      	ldr	r3, [pc, #8]	; (800cf28 <raise+0xc>)
 800cf1e:	4601      	mov	r1, r0
 800cf20:	6818      	ldr	r0, [r3, #0]
 800cf22:	f7ff bfd2 	b.w	800ceca <_raise_r>
 800cf26:	bf00      	nop
 800cf28:	20000018 	.word	0x20000018

0800cf2c <_kill_r>:
 800cf2c:	b538      	push	{r3, r4, r5, lr}
 800cf2e:	4d07      	ldr	r5, [pc, #28]	; (800cf4c <_kill_r+0x20>)
 800cf30:	2300      	movs	r3, #0
 800cf32:	4604      	mov	r4, r0
 800cf34:	4608      	mov	r0, r1
 800cf36:	4611      	mov	r1, r2
 800cf38:	602b      	str	r3, [r5, #0]
 800cf3a:	f7f4 fed3 	bl	8001ce4 <_kill>
 800cf3e:	1c43      	adds	r3, r0, #1
 800cf40:	d102      	bne.n	800cf48 <_kill_r+0x1c>
 800cf42:	682b      	ldr	r3, [r5, #0]
 800cf44:	b103      	cbz	r3, 800cf48 <_kill_r+0x1c>
 800cf46:	6023      	str	r3, [r4, #0]
 800cf48:	bd38      	pop	{r3, r4, r5, pc}
 800cf4a:	bf00      	nop
 800cf4c:	200007a4 	.word	0x200007a4

0800cf50 <_getpid_r>:
 800cf50:	f7f4 bec0 	b.w	8001cd4 <_getpid>

0800cf54 <_init>:
 800cf54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf56:	bf00      	nop
 800cf58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf5a:	bc08      	pop	{r3}
 800cf5c:	469e      	mov	lr, r3
 800cf5e:	4770      	bx	lr

0800cf60 <_fini>:
 800cf60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf62:	bf00      	nop
 800cf64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf66:	bc08      	pop	{r3}
 800cf68:	469e      	mov	lr, r3
 800cf6a:	4770      	bx	lr
