Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 28 21:54:31 2025
| Host         : DESKTOP-PGGP91I running 64-bit major release  (build 9200)
| Command      : report_methodology -file uart_echo_top_methodology_drc_routed.rpt -pb uart_echo_top_methodology_drc_routed.pb -rpx uart_echo_top_methodology_drc_routed.rpx
| Design       : uart_echo_top
| Device       : xc7a50tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 1
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 1      |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on UART_TXD relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>


