vendor_name = ModelSim
source_file = 1, C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/ula.vhd
source_file = 1, C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/multiplex2x1.vhd
source_file = 1, C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/PC.vhd
source_file = 1, C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/memROM.vhd
source_file = 1, C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd
source_file = 1, Waveform5.vwf
source_file = 1, C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/sum4.vhd
source_file = 1, C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/unidadeDControle.vhd
source_file = 1, C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/registradores.vhd
source_file = 1, C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/extender4x8.vhd
source_file = 1, C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/extender2x8.vhd
source_file = 1, Waveform6.vwf
source_file = 1, C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/multiplex8bits2x1.vhd
source_file = 1, C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/andgate.vhd
source_file = 1, C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/memRAM.vhd
source_file = 1, C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/teste.vwf
source_file = 1, C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/Waveform.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/db/PC.cbx.xml
design_name = main
instance = comp, \parte1[0]~output\, parte1[0]~output, main, 1
instance = comp, \parte1[1]~output\, parte1[1]~output, main, 1
instance = comp, \parte1[2]~output\, parte1[2]~output, main, 1
instance = comp, \parte1[3]~output\, parte1[3]~output, main, 1
instance = comp, \clk~input\, clk~input, main, 1
instance = comp, \Pc_para_MemoriaInstru|saida[0]~0\, Pc_para_MemoriaInstru|saida[0]~0, main, 1
instance = comp, \Pc_para_MemoriaInstru|saida[0]\, Pc_para_MemoriaInstru|saida[0], main, 1
