{
  "module_name": "meson_viu.h",
  "hash_id": "abd80ff5c14b53367bafa71dd611483896662e8070e54915d9f1b70195a80338",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/meson/meson_viu.h",
  "human_readable_source": " \n \n\n \n\n#ifndef __MESON_VIU_H\n#define __MESON_VIU_H\n\n \n#define OSD_MALI_SRC_EN\t\tBIT(30)\n\n#define OSD_CANVAS_SEL\t\t16\n\n#define OSD_ENDIANNESS_LE\tBIT(15)\n#define OSD_ENDIANNESS_BE\t(0)\n\n#define OSD_BLK_MODE_422\t(0x03 << 8)\n#define OSD_BLK_MODE_16\t\t(0x04 << 8)\n#define OSD_BLK_MODE_32\t\t(0x05 << 8)\n#define OSD_BLK_MODE_24\t\t(0x07 << 8)\n\n#define OSD_OUTPUT_COLOR_RGB\tBIT(7)\n#define OSD_OUTPUT_COLOR_YUV\t(0)\n\n#define OSD_COLOR_MATRIX_32_RGBA\t(0x00 << 2)\n#define OSD_COLOR_MATRIX_32_ARGB\t(0x01 << 2)\n#define OSD_COLOR_MATRIX_32_ABGR\t(0x02 << 2)\n#define OSD_COLOR_MATRIX_32_BGRA\t(0x03 << 2)\n\n#define OSD_COLOR_MATRIX_24_RGB\t\t(0x00 << 2)\n\n#define OSD_COLOR_MATRIX_16_RGB655\t(0x00 << 2)\n#define OSD_COLOR_MATRIX_16_RGB565\t(0x04 << 2)\n\n#define OSD_MALI_COLOR_MODE_R8\t\t(0 << 8)\n#define OSD_MALI_COLOR_MODE_YUV422\t(1 << 8)\n#define OSD_MALI_COLOR_MODE_RGB565\t(2 << 8)\n#define OSD_MALI_COLOR_MODE_RGBA5551\t(3 << 8)\n#define OSD_MALI_COLOR_MODE_RGBA4444\t(4 << 8)\n#define OSD_MALI_COLOR_MODE_RGBA8888\t(5 << 8)\n#define OSD_MALI_COLOR_MODE_RGB888\t(7 << 8)\n#define OSD_MALI_COLOR_MODE_YUV422_10B\t(8 << 8)\n#define OSD_MALI_COLOR_MODE_RGBA1010102\t(9 << 8)\n\n#define OSD_INTERLACE_ENABLED\tBIT(1)\n#define OSD_INTERLACE_ODD\tBIT(0)\n#define OSD_INTERLACE_EVEN\t(0)\n\n \n#define OSD_ENABLE\t\tBIT(21)\n#define OSD_MEM_LINEAR_ADDR\tBIT(2)\n#define OSD_BLK0_ENABLE\t\tBIT(0)\n\n#define OSD_GLOBAL_ALPHA_SHIFT\t12\n\n \n#define OSD_DPATH_MALI_AFBCD\tBIT(15)\n#define OSD_REPLACE_EN\t\tBIT(14)\n#define OSD_REPLACE_SHIFT\t6\n#define OSD_PENDING_STAT_CLEAN\tBIT(1)\n\nvoid meson_viu_osd1_reset(struct meson_drm *priv);\nvoid meson_viu_g12a_enable_osd1_afbc(struct meson_drm *priv);\nvoid meson_viu_g12a_disable_osd1_afbc(struct meson_drm *priv);\nvoid meson_viu_gxm_enable_osd1_afbc(struct meson_drm *priv);\nvoid meson_viu_gxm_disable_osd1_afbc(struct meson_drm *priv);\nvoid meson_viu_init(struct meson_drm *priv);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}