module register(D,Q,en,clk,clr);
	input[31:0] D;
	output reg[31:0] Q;
	input en,clk,clr;
	
	initial begin 
		assign Q <= 32'h00000000;
	end
	
	always @(posedge clk or negedge clr) begin
		if (!clr)
			assign Q<=32'h00000000;
		else if (en)
			assign Q<=D;
	end
endmodule
			