

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Mon Jun 13 12:21:54 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        dct_prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  607|  607|  131|  131| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: row_outbuf_i [1/1] 0.00ns
codeRepl:3  %row_outbuf_i = alloca [64 x i16], align 2

ST_1: col_outbuf_i [1/1] 0.00ns
codeRepl:4  %col_outbuf_i = alloca [64 x i16], align 2

ST_1: col_inbuf [1/1] 0.00ns
codeRepl:5  %col_inbuf = alloca [8 x i128], align 8

ST_1: buf_2d_in [1/1] 0.00ns
codeRepl:7  %buf_2d_in = alloca [8 x i128], align 8

ST_1: buf_2d_out [1/1] 0.00ns
codeRepl:8  %buf_2d_out = alloca [64 x i16], align 2

ST_1: stg_18 [2/2] 0.00ns
codeRepl:9  call fastcc void @dct_read_data([64 x i16]* %input, [8 x i128]* %buf_2d_in) nounwind


 <State 2>: 0.00ns
ST_2: stg_19 [1/2] 0.00ns
codeRepl:9  call fastcc void @dct_read_data([64 x i16]* %input, [8 x i128]* %buf_2d_in) nounwind


 <State 3>: 0.00ns
ST_3: stg_20 [2/2] 0.00ns
codeRepl:10  call fastcc void @dct_Loop_Row_DCT_Loop_proc([8 x i128]* %buf_2d_in, [64 x i16]* %row_outbuf_i)


 <State 4>: 0.00ns
ST_4: stg_21 [1/2] 0.00ns
codeRepl:10  call fastcc void @dct_Loop_Row_DCT_Loop_proc([8 x i128]* %buf_2d_in, [64 x i16]* %row_outbuf_i)


 <State 5>: 0.00ns
ST_5: stg_22 [2/2] 0.00ns
codeRepl:11  call fastcc void @dct_Loop_Xpose_Row_Outer_Loop_proc([64 x i16]* %row_outbuf_i, [8 x i128]* %col_inbuf)


 <State 6>: 0.00ns
ST_6: stg_23 [1/2] 0.00ns
codeRepl:11  call fastcc void @dct_Loop_Xpose_Row_Outer_Loop_proc([64 x i16]* %row_outbuf_i, [8 x i128]* %col_inbuf)


 <State 7>: 0.00ns
ST_7: stg_24 [2/2] 0.00ns
codeRepl:12  call fastcc void @dct_Loop_Col_DCT_Loop_proc([8 x i128]* %col_inbuf, [64 x i16]* %col_outbuf_i)


 <State 8>: 0.00ns
ST_8: stg_25 [1/2] 0.00ns
codeRepl:12  call fastcc void @dct_Loop_Col_DCT_Loop_proc([8 x i128]* %col_inbuf, [64 x i16]* %col_outbuf_i)


 <State 9>: 0.00ns
ST_9: stg_26 [2/2] 0.00ns
codeRepl:13  call fastcc void @dct_Loop_Xpose_Col_Outer_Loop_proc([64 x i16]* %col_outbuf_i, [64 x i16]* %buf_2d_out)


 <State 10>: 0.00ns
ST_10: stg_27 [1/2] 0.00ns
codeRepl:13  call fastcc void @dct_Loop_Xpose_Col_Outer_Loop_proc([64 x i16]* %col_outbuf_i, [64 x i16]* %buf_2d_out)


 <State 11>: 0.00ns
ST_11: stg_28 [2/2] 0.00ns
codeRepl:14  call fastcc void @dct_write_data([64 x i16]* %buf_2d_out, [64 x i16]* %output) nounwind


 <State 12>: 0.00ns
ST_12: stg_29 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_12: stg_30 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input) nounwind, !map !0

ST_12: stg_31 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output) nounwind, !map !6

ST_12: stg_32 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_12: stg_33 [1/2] 0.00ns
codeRepl:14  call fastcc void @dct_write_data([64 x i16]* %buf_2d_out, [64 x i16]* %output) nounwind

ST_12: stg_34 [1/1] 0.00ns
codeRepl:15  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
