
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102545                       # Number of seconds simulated
sim_ticks                                102544696848                       # Number of ticks simulated
final_tick                               632182414158                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120930                       # Simulator instruction rate (inst/s)
host_op_rate                                   158850                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5897433                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919864                       # Number of bytes of host memory used
host_seconds                                 17388.02                       # Real time elapsed on the host
sim_insts                                  2102730080                       # Number of instructions simulated
sim_ops                                    2762091460                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       452480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       660480                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1115904                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1064960                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1064960                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3535                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5160                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8718                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8320                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8320                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4412515                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16227                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6440899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                10882123                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12482                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16227                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28709                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10385325                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10385325                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10385325                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12482                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4412515                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6440899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               21267448                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               245910545                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21392154                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17427407                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1905983                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8407134                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8102161                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2231106                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86368                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192896842                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120303903                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21392154                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10333267                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25418685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5674478                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7174587                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11796113                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1903555                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    229230469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.634827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.006188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       203811784     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2720520      1.19%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2132775      0.93%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2293087      1.00%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1956959      0.85%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1087402      0.47%     93.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746017      0.33%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1939980      0.85%     94.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12541945      5.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    229230469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086992                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.489218                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190640516                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9470140                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25268684                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       117299                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3733826                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3643796                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6529                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145239457                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51711                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3733826                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190899291                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6290932                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2058343                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25134077                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1113988                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145024235                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          115                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        430290                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556833                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2490                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202916606                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675852327                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675852327                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34465900                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32595                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16515                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3595030                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13956874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7841397                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       294399                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1722062                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144504860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137155519                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79310                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20047394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41470949                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          435                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    229230469                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.598330                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.303444                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171390019     74.77%     74.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24367122     10.63%     85.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12309034      5.37%     90.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7989459      3.49%     94.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6576618      2.87%     97.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2580953      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3183615      1.39%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       780167      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53482      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    229230469                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962543     75.21%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        147919     11.56%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169429     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113726998     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006745      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13603605      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7802091      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137155519                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.557746                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1279891                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009332                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504900708                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164585559                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133351389                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138435410                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       147634                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1805274                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          712                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       131831                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          557                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3733826                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5566956                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       301538                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144537455                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          146                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13956874                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7841397                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16515                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        237279                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12450                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          712                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1133780                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065437                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2199217                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134574197                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13476035                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581322                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21277814                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19211473                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7801779                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.547249                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133354653                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133351389                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79201656                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213465557                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.542276                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371028                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22080354                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927025                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    225496643                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.543096                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.396952                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    175727303     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23321341     10.34%     88.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10816367      4.80%     93.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4821390      2.14%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3658185      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544554      0.68%     97.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534551      0.68%     98.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1098314      0.49%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2974638      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    225496643                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2974638                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367068722                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292827330                       # The number of ROB writes
system.switch_cpus0.timesIdled                2835857                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               16680076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.459105                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.459105                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406652                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406652                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608363256                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183747745                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137906400                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               245910545                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18589712                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16500352                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1605453                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9715185                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9496507                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1184799                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46334                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    200179914                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             105240465                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18589712                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10681306                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21288824                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4894369                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1742021                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12247175                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1600174                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    226491284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.774915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       205202460     90.60%     90.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          968442      0.43%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1798016      0.79%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1562939      0.69%     92.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3142931      1.39%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3794894      1.68%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          913966      0.40%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          500493      0.22%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8607143      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    226491284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075595                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.427962                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       198934852                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3002867                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21255119                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22226                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3276219                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1827460                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4306                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     118572060                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3276219                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       199164072                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1260552                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1101706                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21035317                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       653410                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     118494881                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77111                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       369278                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    156545513                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    535886819                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    535886819                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    129576112                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26969383                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16359                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8183                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2146842                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20556183                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3665350                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        65697                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       823697                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         118048470                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16359                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        112120914                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        71122                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17682130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37369362                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    226491284                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.495034                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.178365                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    178543589     78.83%     78.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20089549      8.87%     87.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10277971      4.54%     92.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5961175      2.63%     94.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6617034      2.92%     97.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3314207      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1320431      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       308483      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        58845      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    226491284                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         207641     48.39%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        154971     36.12%     84.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        66482     15.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     88069154     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       891470      0.80%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8176      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19504904     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3647210      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     112120914                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.455942                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             429094                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003827                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    451233328                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    135747229                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    109532212                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     112550008                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       198934                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3377873                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          206                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          270                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        97211                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3276219                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         865835                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        51459                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    118064829                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5138                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20556183                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3665350                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8183                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32684                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          396                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          270                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       722962                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       966944                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1689906                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    111131042                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19261219                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       989872                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22908389                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17164498                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3647170                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.451917                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             109561337                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            109532212                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         62677835                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        144930458                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.445415                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432468                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88219059                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     99437126                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18629504                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16352                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1609334                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223215065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.445477                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.295637                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    185929276     83.30%     83.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14146230      6.34%     89.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11032333      4.94%     94.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2180872      0.98%     95.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2759410      1.24%     96.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       934285      0.42%     97.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4001192      1.79%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       884339      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1347128      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223215065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88219059                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      99437126                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20746446                       # Number of memory references committed
system.switch_cpus1.commit.loads             17178307                       # Number of loads committed
system.switch_cpus1.commit.membars               8176                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15680552                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         86510237                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1259465                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1347128                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           339934567                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          239409555                       # The number of ROB writes
system.switch_cpus1.timesIdled                5263991                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19419261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88219059                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             99437126                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88219059                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.787499                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.787499                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.358745                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.358745                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       514500864                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      142959601                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      125303465                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16352                       # number of misc regfile writes
system.l20.replacements                          3545                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                         1188086                       # Total number of references to valid blocks.
system.l20.sampled_refs                         69081                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.198448                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        43731.958365                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.521341                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1840.105525                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           156.617386                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19797.797382                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.667297                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000145                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.028078                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002390                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.302090                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        91513                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  91513                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           43343                       # number of Writeback hits
system.l20.Writeback_hits::total                43343                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        91513                       # number of demand (read+write) hits
system.l20.demand_hits::total                   91513                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        91513                       # number of overall hits
system.l20.overall_hits::total                  91513                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3535                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3545                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3535                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3545                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3535                       # number of overall misses
system.l20.overall_misses::total                 3545                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1925045                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    717391707                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      719316752                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1925045                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    717391707                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       719316752                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1925045                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    717391707                       # number of overall miss cycles
system.l20.overall_miss_latency::total      719316752                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95048                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95058                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        43343                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            43343                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95048                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95058                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95048                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95058                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.037192                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.037293                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.037192                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.037293                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.037192                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.037293                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 192504.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 202939.662518                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 202910.226234                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 192504.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 202939.662518                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 202910.226234                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 192504.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 202939.662518                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 202910.226234                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3517                       # number of writebacks
system.l20.writebacks::total                     3517                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3535                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3545                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3535                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3545                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3535                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3545                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1324624                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    505367867                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    506692491                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1324624                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    505367867                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    506692491                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1324624                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    505367867                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    506692491                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.037192                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.037293                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.037192                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.037293                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.037192                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.037293                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 132462.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 142961.207072                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 142931.591255                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 132462.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 142961.207072                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 142931.591255                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 132462.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 142961.207072                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 142931.591255                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5173                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          331044                       # Total number of references to valid blocks.
system.l21.sampled_refs                         70709                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.681780                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        40506.120341                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.924167                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2519.712149                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           185.540287                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22311.703056                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.618074                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000197                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.038448                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002831                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.340450                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        39592                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  39593                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17189                       # number of Writeback hits
system.l21.Writeback_hits::total                17189                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        39592                       # number of demand (read+write) hits
system.l21.demand_hits::total                   39593                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        39592                       # number of overall hits
system.l21.overall_hits::total                  39593                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5160                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5173                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5160                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5173                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5160                       # number of overall misses
system.l21.overall_misses::total                 5173                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2337807                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1049503337                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1051841144                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2337807                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1049503337                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1051841144                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2337807                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1049503337                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1051841144                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        44752                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              44766                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17189                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17189                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        44752                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               44766                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        44752                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              44766                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115302                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.115556                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115302                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.115556                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115302                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.115556                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 179831.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203392.119574                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203332.910110                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 179831.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203392.119574                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203332.910110                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 179831.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203392.119574                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203332.910110                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4803                       # number of writebacks
system.l21.writebacks::total                     4803                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5160                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5173                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5160                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5173                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5160                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5173                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1552522                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    738954667                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    740507189                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1552522                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    738954667                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    740507189                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1552522                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    738954667                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    740507189                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115302                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.115556                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115302                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.115556                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115302                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.115556                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 119424.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143208.268798                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143148.499710                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 119424.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143208.268798                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143148.499710                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 119424.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143208.268798                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143148.499710                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.521336                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011803753                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849732.638026                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.521336                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015259                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.875835                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11796103                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11796103                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11796103                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11796103                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11796103                       # number of overall hits
system.cpu0.icache.overall_hits::total       11796103                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2113045                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2113045                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2113045                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2113045                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2113045                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2113045                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11796113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11796113                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11796113                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11796113                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11796113                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11796113                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 211304.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 211304.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 211304.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 211304.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 211304.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 211304.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2008045                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2008045                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2008045                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2008045                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2008045                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2008045                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 200804.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 200804.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 200804.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 200804.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 200804.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 200804.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95048                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190965413                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95304                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2003.750241                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.582022                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.417978                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916336                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083664                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10381242                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10381242                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677232                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16366                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16366                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18058474                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18058474                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18058474                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18058474                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       395649                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       395649                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       395729                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        395729                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       395729                       # number of overall misses
system.cpu0.dcache.overall_misses::total       395729                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  32773824805                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  32773824805                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11109121                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11109121                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  32784933926                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  32784933926                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  32784933926                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  32784933926                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10776891                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10776891                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18454203                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18454203                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18454203                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18454203                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036713                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036713                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021444                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021444                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021444                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021444                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 82835.606320                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82835.606320                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 138864.012500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 138864.012500                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 82846.932941                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82846.932941                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 82846.932941                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82846.932941                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        43343                       # number of writebacks
system.cpu0.dcache.writebacks::total            43343                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       300601                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       300601                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       300681                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       300681                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       300681                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       300681                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95048                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95048                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95048                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6963710804                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6963710804                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6963710804                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6963710804                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6963710804                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6963710804                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008820                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008820                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005150                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005150                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005150                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005150                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73265.200783                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 73265.200783                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 73265.200783                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73265.200783                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 73265.200783                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73265.200783                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.924055                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926790292                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1713105.900185                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.924055                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022314                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866865                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12247158                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12247158                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12247158                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12247158                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12247158                       # number of overall hits
system.cpu1.icache.overall_hits::total       12247158                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2911413                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2911413                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2911413                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2911413                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2911413                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2911413                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12247175                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12247175                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12247175                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12247175                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12247175                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12247175                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 171259.588235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 171259.588235                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 171259.588235                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 171259.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 171259.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 171259.588235                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2509807                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2509807                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2509807                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2509807                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2509807                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2509807                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 179271.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 179271.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 179271.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 179271.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 179271.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 179271.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 44752                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227486476                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45008                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5054.356470                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   208.474200                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    47.525800                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.814352                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.185648                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17589609                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17589609                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3551739                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3551739                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8184                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8184                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8176                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8176                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21141348                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21141348                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21141348                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21141348                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       147952                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       147952                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       147952                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        147952                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       147952                       # number of overall misses
system.cpu1.dcache.overall_misses::total       147952                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13996805605                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13996805605                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13996805605                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13996805605                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13996805605                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13996805605                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17737561                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17737561                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3551739                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3551739                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8176                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8176                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21289300                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21289300                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21289300                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21289300                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008341                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008341                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006950                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006950                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006950                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006950                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 94603.693123                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 94603.693123                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 94603.693123                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94603.693123                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 94603.693123                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94603.693123                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17189                       # number of writebacks
system.cpu1.dcache.writebacks::total            17189                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       103200                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       103200                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       103200                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       103200                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       103200                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       103200                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        44752                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        44752                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        44752                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        44752                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        44752                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        44752                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3672543290                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3672543290                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3672543290                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3672543290                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3672543290                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3672543290                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002102                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82064.338801                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82064.338801                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 82064.338801                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82064.338801                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 82064.338801                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82064.338801                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
