--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf top_level.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
switches<0> |    1.964(R)|      SLOW  |   -0.683(R)|      FAST  |clk_BUFGP         |   0.000|
switches<1> |    1.391(R)|      SLOW  |   -0.273(R)|      FAST  |clk_BUFGP         |   0.000|
switches<2> |    1.589(R)|      SLOW  |   -0.333(R)|      FAST  |clk_BUFGP         |   0.000|
switches<3> |    1.430(R)|      SLOW  |   -0.326(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<4> |    1.210(R)|      SLOW  |   -0.041(R)|      SLOW  |clk_BUFGP         |   0.000|
switches<5> |    1.505(R)|      SLOW  |   -0.347(R)|      FAST  |clk_BUFGP         |   0.000|
switches<6> |    1.510(R)|      SLOW  |   -0.311(R)|      FAST  |clk_BUFGP         |   0.000|
switches<7> |    1.955(R)|      SLOW  |   -0.611(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LEDs<0>     |        10.414(R)|      SLOW  |         4.892(R)|      FAST  |clk_BUFGP         |   0.000|
LEDs<1>     |        10.414(R)|      SLOW  |         4.892(R)|      FAST  |clk_BUFGP         |   0.000|
LEDs<2>     |        10.650(R)|      SLOW  |         5.052(R)|      FAST  |clk_BUFGP         |   0.000|
LEDs<3>     |        10.445(R)|      SLOW  |         4.923(R)|      FAST  |clk_BUFGP         |   0.000|
LEDs<4>     |        10.065(R)|      SLOW  |         4.624(R)|      FAST  |clk_BUFGP         |   0.000|
LEDs<5>     |        10.411(R)|      SLOW  |         4.773(R)|      FAST  |clk_BUFGP         |   0.000|
LEDs<6>     |         9.989(R)|      SLOW  |         4.570(R)|      FAST  |clk_BUFGP         |   0.000|
LEDs<7>     |         9.989(R)|      SLOW  |         4.570(R)|      FAST  |clk_BUFGP         |   0.000|
an<0>       |        12.386(R)|      SLOW  |         5.483(R)|      FAST  |clk_BUFGP         |   0.000|
an<1>       |        12.216(R)|      SLOW  |         5.572(R)|      FAST  |clk_BUFGP         |   0.000|
an<2>       |        11.928(R)|      SLOW  |         5.404(R)|      FAST  |clk_BUFGP         |   0.000|
an<3>       |        12.067(R)|      SLOW  |         5.483(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<0>     |        19.975(R)|      SLOW  |         5.066(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<1>     |        21.107(R)|      SLOW  |         5.602(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<2>     |        19.770(R)|      SLOW  |         5.029(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<3>     |        20.428(R)|      SLOW  |         5.448(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<4>     |        19.879(R)|      SLOW  |         5.020(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<5>     |        19.809(R)|      SLOW  |         5.111(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<6>     |        19.863(R)|      SLOW  |         4.901(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.481|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Apr 03 10:59:13 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 151 MB



