

================================================================
== Vitis HLS Report for 'solveComplmentaryPatch'
================================================================
* Date:           Mon Jul  1 18:53:20 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_855_1             |        ?|        ?|         ?|          -|          -|      5|        no|
        |- VITIS_LOOP_863_2             |        5|        5|         2|          1|          1|      5|       yes|
        |- VITIS_LOOP_875_3             |        5|        5|         2|          1|          1|      5|       yes|
        |- VITIS_LOOP_884_4             |        5|        5|         2|          1|          1|      5|       yes|
        |- VITIS_LOOP_892_5             |       11|       11|         8|          1|          1|      5|       yes|
        |- VITIS_LOOP_897_6             |        7|        7|         4|          1|          1|      5|       yes|
        |- VITIS_LOOP_903_7             |        7|        7|         4|          1|          1|      5|       yes|
        |- VITIS_LOOP_909_8             |       15|       15|        13|          1|          1|      4|       yes|
        |- VITIS_LOOP_921_9             |        5|        5|         3|          1|          1|      4|       yes|
        |- superpointEqualCheck_2_loop  |       11|       35|         6|          6|          1|  1 ~ 5|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 8
  * Pipeline-4: initiation interval (II) = 1, depth = 4
  * Pipeline-5: initiation interval (II) = 1, depth = 4
  * Pipeline-6: initiation interval (II) = 1, depth = 13
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 6, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 92
* Pipeline : 9
  Pipeline-0 : II = 1, D = 2, States = { 17 18 }
  Pipeline-1 : II = 1, D = 2, States = { 20 21 }
  Pipeline-2 : II = 1, D = 2, States = { 23 24 }
  Pipeline-3 : II = 1, D = 8, States = { 26 27 28 29 30 31 32 33 }
  Pipeline-4 : II = 1, D = 4, States = { 35 36 37 38 }
  Pipeline-5 : II = 1, D = 4, States = { 40 41 42 43 }
  Pipeline-6 : II = 1, D = 13, States = { 45 46 47 48 49 50 51 52 53 54 55 56 57 }
  Pipeline-7 : II = 1, D = 3, States = { 59 60 61 }
  Pipeline-8 : II = 6, D = 6, States = { 81 82 83 84 85 86 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 19 17 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 3 
17 --> 19 18 
18 --> 17 
19 --> 20 23 
20 --> 22 21 
21 --> 20 
22 --> 25 
23 --> 22 24 
24 --> 23 
25 --> 26 
26 --> 34 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 26 
34 --> 35 
35 --> 39 36 
36 --> 37 
37 --> 38 
38 --> 35 
39 --> 40 
40 --> 44 41 
41 --> 42 
42 --> 43 
43 --> 40 
44 --> 45 
45 --> 58 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 45 
58 --> 59 
59 --> 62 60 
60 --> 61 
61 --> 59 
62 --> 63 
63 --> 64 
64 --> 65 66 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 70 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 74 
73 --> 74 
74 --> 75 76 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 87 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 88 81 
87 --> 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 87 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.08>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%z_top_min_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_top_min_read"   --->   Operation 93 'read' 'z_top_min_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%current_z_i_index = alloca i64 1" [patchMaker.cpp:852]   --->   Operation 94 'alloca' 'current_z_i_index' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%new_z_i_index = alloca i64 1" [patchMaker.cpp:853]   --->   Operation 95 'alloca' 'new_z_i_index' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%new_z_i = alloca i64 1" [patchMaker.cpp:901]   --->   Operation 96 'alloca' 'new_z_i' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 97 [2/2] (1.08ns)   --->   "%tmp = call i32 @get_index_from_z, i192 %GDarray, i32 %GDn_points, i3 4, i64 %z_top_min_read_1" [patchMaker.cpp:845]   --->   Operation 97 'call' 'tmp' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.38>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %GDarray, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13"   --->   Operation 102 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read12"   --->   Operation 103 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%original_d_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %original_d"   --->   Operation 104 'read' 'original_d_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%original_c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %original_c"   --->   Operation 105 'read' 'original_c_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%white_space_height_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %white_space_height_read"   --->   Operation 106 'read' 'white_space_height_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%complementary_apexZ0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %complementary_apexZ0"   --->   Operation 107 'read' 'complementary_apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%previous_z_top_min_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %previous_z_top_min_read"   --->   Operation 108 'read' 'previous_z_top_min_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%nPatchesAtOriginal_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nPatchesAtOriginal"   --->   Operation 109 'read' 'nPatchesAtOriginal_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl"   --->   Operation 110 'read' 'ppl_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/2] (0.00ns)   --->   "%tmp = call i32 @get_index_from_z, i192 %GDarray, i32 %GDn_points, i3 4, i64 %z_top_min_read_1" [patchMaker.cpp:845]   --->   Operation 111 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 112 [1/1] (0.38ns)   --->   "%br_ln855 = br void" [patchMaker.cpp:855]   --->   Operation 112 'br' 'br_ln855' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln857, void %.split56, i3 0, void" [patchMaker.cpp:857]   --->   Operation 113 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.57ns)   --->   "%add_ln857 = add i3 %i, i3 1" [patchMaker.cpp:857]   --->   Operation 114 'add' 'add_ln857' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln855 = zext i3 %i" [patchMaker.cpp:855]   --->   Operation 115 'zext' 'zext_ln855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.49ns)   --->   "%icmp_ln855 = icmp_eq  i3 %i, i3 5" [patchMaker.cpp:855]   --->   Operation 116 'icmp' 'icmp_ln855' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 117 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln855 = br i1 %icmp_ln855, void %.split56, void" [patchMaker.cpp:855]   --->   Operation 118 'br' 'br_ln855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.06ns)   --->   "%icmp_ln860 = icmp_eq  i64 %z_top_min_read_1, i64 %previous_z_top_min_read_1" [patchMaker.cpp:860]   --->   Operation 119 'icmp' 'icmp_ln860' <Predicate = (icmp_ln855)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.38ns)   --->   "%br_ln860 = br i1 %icmp_ln860, void %.loopexit26, void" [patchMaker.cpp:860]   --->   Operation 120 'br' 'br_ln860' <Predicate = (icmp_ln855)> <Delay = 0.38>
ST_3 : Operation 121 [1/1] (0.88ns)   --->   "%add_ln862 = add i32 %tmp, i32 1" [patchMaker.cpp:862]   --->   Operation 121 'add' 'add_ln862' <Predicate = (icmp_ln855 & icmp_ln860)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.38ns)   --->   "%br_ln863 = br void" [patchMaker.cpp:863]   --->   Operation 122 'br' 'br_ln863' <Predicate = (icmp_ln855 & icmp_ln860)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 4.73>
ST_4 : Operation 123 [12/12] (4.73ns)   --->   "%tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii" [patchMaker.cpp:857]   --->   Operation 123 'call' 'tmp_s' <Predicate = true> <Delay = 4.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 124 [11/12] (7.30ns)   --->   "%tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii" [patchMaker.cpp:857]   --->   Operation 124 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 125 [10/12] (7.30ns)   --->   "%tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii" [patchMaker.cpp:857]   --->   Operation 125 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 126 [9/12] (7.30ns)   --->   "%tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii" [patchMaker.cpp:857]   --->   Operation 126 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 127 [8/12] (7.30ns)   --->   "%tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii" [patchMaker.cpp:857]   --->   Operation 127 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 128 [7/12] (7.30ns)   --->   "%tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii" [patchMaker.cpp:857]   --->   Operation 128 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 129 [6/12] (7.30ns)   --->   "%tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii" [patchMaker.cpp:857]   --->   Operation 129 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 130 [5/12] (7.30ns)   --->   "%tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii" [patchMaker.cpp:857]   --->   Operation 130 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 131 [4/12] (7.30ns)   --->   "%tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii" [patchMaker.cpp:857]   --->   Operation 131 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 132 [3/12] (7.30ns)   --->   "%tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii" [patchMaker.cpp:857]   --->   Operation 132 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 133 [2/12] (7.30ns)   --->   "%tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii" [patchMaker.cpp:857]   --->   Operation 133 'call' 'tmp_s' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.54>
ST_15 : Operation 134 [1/12] (4.46ns)   --->   "%tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read_1, i3 1, i32 5, i3 %add_ln857, i25 %radii" [patchMaker.cpp:857]   --->   Operation 134 'call' 'tmp_s' <Predicate = true> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 135 [2/2] (1.08ns)   --->   "%tmp_1 = call i32 @get_index_from_z, i192 %GDarray, i32 %GDn_points, i3 %i, i64 %tmp_s" [patchMaker.cpp:857]   --->   Operation 135 'call' 'tmp_1' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.69>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln855 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [patchMaker.cpp:855]   --->   Operation 136 'specloopname' 'specloopname_ln855' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [1/2] (0.00ns)   --->   "%tmp_1 = call i32 @get_index_from_z, i192 %GDarray, i32 %GDn_points, i3 %i, i64 %tmp_s" [patchMaker.cpp:857]   --->   Operation 137 'call' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%current_z_i_index_addr = getelementptr i32 %current_z_i_index, i64 0, i64 %zext_ln855" [patchMaker.cpp:857]   --->   Operation 138 'getelementptr' 'current_z_i_index_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.69ns)   --->   "%store_ln857 = store i32 %tmp_1, i3 %current_z_i_index_addr" [patchMaker.cpp:857]   --->   Operation 139 'store' 'store_ln857' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 140 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 3> <Delay = 0.69>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%i_1 = phi i3 %add_ln863, void %.split54, i3 0, void" [patchMaker.cpp:863]   --->   Operation 141 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.57ns)   --->   "%add_ln863 = add i3 %i_1, i3 1" [patchMaker.cpp:863]   --->   Operation 142 'add' 'add_ln863' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 143 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.49ns)   --->   "%icmp_ln863 = icmp_eq  i3 %i_1, i3 5" [patchMaker.cpp:863]   --->   Operation 144 'icmp' 'icmp_ln863' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 145 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln863 = br i1 %icmp_ln863, void %.split54, void %.loopexit26.loopexit" [patchMaker.cpp:863]   --->   Operation 146 'br' 'br_ln863' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%i_1_cast = zext i3 %i_1" [patchMaker.cpp:863]   --->   Operation 147 'zext' 'i_1_cast' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%current_z_i_index_addr_1 = getelementptr i32 %current_z_i_index, i64 0, i64 %i_1_cast" [patchMaker.cpp:865]   --->   Operation 148 'getelementptr' 'current_z_i_index_addr_1' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_17 : Operation 149 [2/2] (0.69ns)   --->   "%current_z_i_index_load = load i3 %current_z_i_index_addr_1" [patchMaker.cpp:865]   --->   Operation 149 'load' 'current_z_i_index_load' <Predicate = (!icmp_ln863)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 18 <SV = 4> <Delay = 2.27>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln863 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [patchMaker.cpp:863]   --->   Operation 150 'specloopname' 'specloopname_ln863' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_18 : Operation 151 [1/2] (0.69ns)   --->   "%current_z_i_index_load = load i3 %current_z_i_index_addr_1" [patchMaker.cpp:865]   --->   Operation 151 'load' 'current_z_i_index_load' <Predicate = (!icmp_ln863)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 152 [1/1] (0.88ns)   --->   "%add_ln865 = add i32 %current_z_i_index_load, i32 1" [patchMaker.cpp:865]   --->   Operation 152 'add' 'add_ln865' <Predicate = (!icmp_ln863)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%new_z_i_index_addr = getelementptr i32 %new_z_i_index, i64 0, i64 %i_1_cast" [patchMaker.cpp:865]   --->   Operation 153 'getelementptr' 'new_z_i_index_addr' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (0.69ns)   --->   "%store_ln865 = store i32 %add_ln865, i3 %new_z_i_index_addr" [patchMaker.cpp:865]   --->   Operation 154 'store' 'store_ln865' <Predicate = (!icmp_ln863)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 155 'br' 'br_ln0' <Predicate = (!icmp_ln863)> <Delay = 0.00>

State 19 <SV = 4> <Delay = 1.26>
ST_19 : Operation 156 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.loopexit26"   --->   Operation 156 'br' 'br_ln0' <Predicate = (icmp_ln860)> <Delay = 0.38>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%empty_63 = phi i32 %tmp, void, i32 %add_ln862, void %.loopexit26.loopexit" [patchMaker.cpp:845]   --->   Operation 157 'phi' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %white_space_height_read_1, i32 63" [patchMaker.cpp:871]   --->   Operation 158 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln871 = br i1 %tmp_16, void, void" [patchMaker.cpp:871]   --->   Operation 159 'br' 'br_ln871' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.88ns)   --->   "%add_ln882 = add i32 %p_read, i32 1" [patchMaker.cpp:882]   --->   Operation 160 'add' 'add_ln882' <Predicate = (!tmp_16)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (0.88ns)   --->   "%add_ln883 = add i32 %empty_63, i32 1" [patchMaker.cpp:883]   --->   Operation 161 'add' 'add_ln883' <Predicate = (!tmp_16)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.38ns)   --->   "%br_ln884 = br void" [patchMaker.cpp:884]   --->   Operation 162 'br' 'br_ln884' <Predicate = (!tmp_16)> <Delay = 0.38>
ST_19 : Operation 163 [1/1] (0.88ns)   --->   "%add_ln873 = add i32 %p_read_3, i32 1" [patchMaker.cpp:873]   --->   Operation 163 'add' 'add_ln873' <Predicate = (tmp_16)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (0.88ns)   --->   "%add_ln874 = add i32 %empty_63, i32 4294967295" [patchMaker.cpp:874]   --->   Operation 164 'add' 'add_ln874' <Predicate = (tmp_16)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 165 [1/1] (0.38ns)   --->   "%br_ln875 = br void" [patchMaker.cpp:875]   --->   Operation 165 'br' 'br_ln875' <Predicate = (tmp_16)> <Delay = 0.38>

State 20 <SV = 5> <Delay = 0.69>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%i_3 = phi i3 %add_ln884, void %.split52, i3 0, void" [patchMaker.cpp:884]   --->   Operation 166 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.57ns)   --->   "%add_ln884 = add i3 %i_3, i3 1" [patchMaker.cpp:884]   --->   Operation 167 'add' 'add_ln884' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 168 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (0.49ns)   --->   "%icmp_ln884 = icmp_eq  i3 %i_3, i3 5" [patchMaker.cpp:884]   --->   Operation 169 'icmp' 'icmp_ln884' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 170 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln884 = br i1 %icmp_ln884, void %.split52, void %.loopexit24.loopexit" [patchMaker.cpp:884]   --->   Operation 171 'br' 'br_ln884' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%i_3_cast = zext i3 %i_3" [patchMaker.cpp:884]   --->   Operation 172 'zext' 'i_3_cast' <Predicate = (!icmp_ln884)> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%current_z_i_index_addr_3 = getelementptr i32 %current_z_i_index, i64 0, i64 %i_3_cast" [patchMaker.cpp:886]   --->   Operation 173 'getelementptr' 'current_z_i_index_addr_3' <Predicate = (!icmp_ln884)> <Delay = 0.00>
ST_20 : Operation 174 [2/2] (0.69ns)   --->   "%current_z_i_index_load_2 = load i3 %current_z_i_index_addr_3" [patchMaker.cpp:886]   --->   Operation 174 'load' 'current_z_i_index_load_2' <Predicate = (!icmp_ln884)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 21 <SV = 6> <Delay = 2.27>
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln884 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [patchMaker.cpp:884]   --->   Operation 175 'specloopname' 'specloopname_ln884' <Predicate = (!icmp_ln884)> <Delay = 0.00>
ST_21 : Operation 176 [1/2] (0.69ns)   --->   "%current_z_i_index_load_2 = load i3 %current_z_i_index_addr_3" [patchMaker.cpp:886]   --->   Operation 176 'load' 'current_z_i_index_load_2' <Predicate = (!icmp_ln884)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_21 : Operation 177 [1/1] (0.88ns)   --->   "%add_ln886 = add i32 %current_z_i_index_load_2, i32 1" [patchMaker.cpp:886]   --->   Operation 177 'add' 'add_ln886' <Predicate = (!icmp_ln884)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%new_z_i_index_addr_2 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_3_cast" [patchMaker.cpp:886]   --->   Operation 178 'getelementptr' 'new_z_i_index_addr_2' <Predicate = (!icmp_ln884)> <Delay = 0.00>
ST_21 : Operation 179 [1/1] (0.69ns)   --->   "%store_ln886 = store i32 %add_ln886, i3 %new_z_i_index_addr_2" [patchMaker.cpp:886]   --->   Operation 179 'store' 'store_ln886' <Predicate = (!icmp_ln884)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_21 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 180 'br' 'br_ln0' <Predicate = (!icmp_ln884)> <Delay = 0.00>

State 22 <SV = 6> <Delay = 0.69>
ST_22 : Operation 181 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.loopexit24"   --->   Operation 181 'br' 'br_ln0' <Predicate = (!tmp_16)> <Delay = 0.38>
ST_22 : Operation 182 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.loopexit24"   --->   Operation 182 'br' 'br_ln0' <Predicate = (tmp_16)> <Delay = 0.38>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 4" [patchMaker.cpp:890]   --->   Operation 183 'getelementptr' 'GDn_points_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 184 [2/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr" [patchMaker.cpp:890]   --->   Operation 184 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 23 <SV = 5> <Delay = 0.69>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%i_2 = phi i3 %add_ln875, void %.split50, i3 0, void" [patchMaker.cpp:875]   --->   Operation 185 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.57ns)   --->   "%add_ln875 = add i3 %i_2, i3 1" [patchMaker.cpp:875]   --->   Operation 186 'add' 'add_ln875' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 187 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.49ns)   --->   "%icmp_ln875 = icmp_eq  i3 %i_2, i3 5" [patchMaker.cpp:875]   --->   Operation 188 'icmp' 'icmp_ln875' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 189 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln875 = br i1 %icmp_ln875, void %.split50, void %.loopexit24.loopexit171" [patchMaker.cpp:875]   --->   Operation 190 'br' 'br_ln875' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%i_2_cast = zext i3 %i_2" [patchMaker.cpp:875]   --->   Operation 191 'zext' 'i_2_cast' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%current_z_i_index_addr_2 = getelementptr i32 %current_z_i_index, i64 0, i64 %i_2_cast" [patchMaker.cpp:877]   --->   Operation 192 'getelementptr' 'current_z_i_index_addr_2' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_23 : Operation 193 [2/2] (0.69ns)   --->   "%current_z_i_index_load_1 = load i3 %current_z_i_index_addr_2" [patchMaker.cpp:877]   --->   Operation 193 'load' 'current_z_i_index_load_1' <Predicate = (!icmp_ln875)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 24 <SV = 6> <Delay = 2.27>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln875 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [patchMaker.cpp:875]   --->   Operation 194 'specloopname' 'specloopname_ln875' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_24 : Operation 195 [1/2] (0.69ns)   --->   "%current_z_i_index_load_1 = load i3 %current_z_i_index_addr_2" [patchMaker.cpp:877]   --->   Operation 195 'load' 'current_z_i_index_load_1' <Predicate = (!icmp_ln875)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_24 : Operation 196 [1/1] (0.88ns)   --->   "%add_ln877 = add i32 %current_z_i_index_load_1, i32 4294967295" [patchMaker.cpp:877]   --->   Operation 196 'add' 'add_ln877' <Predicate = (!icmp_ln875)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 197 [1/1] (0.00ns)   --->   "%new_z_i_index_addr_1 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_2_cast" [patchMaker.cpp:877]   --->   Operation 197 'getelementptr' 'new_z_i_index_addr_1' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_24 : Operation 198 [1/1] (0.69ns)   --->   "%store_ln877 = store i32 %add_ln877, i3 %new_z_i_index_addr_1" [patchMaker.cpp:877]   --->   Operation 198 'store' 'store_ln877' <Predicate = (!icmp_ln875)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 199 'br' 'br_ln0' <Predicate = (!icmp_ln875)> <Delay = 0.00>

State 25 <SV = 7> <Delay = 2.66>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%counter_0 = phi i32 %p_read_3, void %.loopexit24.loopexit, i32 %add_ln873, void %.loopexit24.loopexit171" [patchMaker.cpp:873]   --->   Operation 200 'phi' 'counter_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%counterUpshift_0 = phi i32 %add_ln882, void %.loopexit24.loopexit, i32 %p_read, void %.loopexit24.loopexit171" [patchMaker.cpp:882]   --->   Operation 201 'phi' 'counterUpshift_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (0.00ns)   --->   "%empty_66 = phi i32 %add_ln883, void %.loopexit24.loopexit, i32 %add_ln874, void %.loopexit24.loopexit171" [patchMaker.cpp:883]   --->   Operation 202 'phi' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 203 [1/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr" [patchMaker.cpp:890]   --->   Operation 203 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_25 : Operation 204 [1/1] (0.88ns)   --->   "%add_ln890 = add i32 %GDn_points_load, i32 4294967295" [patchMaker.cpp:890]   --->   Operation 204 'add' 'add_ln890' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 205 [1/1] (0.85ns)   --->   "%icmp_ln890 = icmp_slt  i32 %empty_66, i32 %add_ln890" [patchMaker.cpp:890]   --->   Operation 205 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 206 [1/1] (0.22ns)   --->   "%select_ln890 = select i1 %icmp_ln890, i32 %empty_66, i32 %add_ln890" [patchMaker.cpp:890]   --->   Operation 206 'select' 'select_ln890' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 207 [1/1] (0.38ns)   --->   "%br_ln892 = br void" [patchMaker.cpp:892]   --->   Operation 207 'br' 'br_ln892' <Predicate = true> <Delay = 0.38>

State 26 <SV = 8> <Delay = 0.69>
ST_26 : Operation 208 [1/1] (0.00ns)   --->   "%i_4 = phi i3 0, void %.loopexit24, i3 %add_ln892, void %.split48" [patchMaker.cpp:892]   --->   Operation 208 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 209 [1/1] (0.57ns)   --->   "%add_ln892 = add i3 %i_4, i3 1" [patchMaker.cpp:892]   --->   Operation 209 'add' 'add_ln892' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 210 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 210 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 211 [1/1] (0.49ns)   --->   "%icmp_ln892 = icmp_eq  i3 %i_4, i3 5" [patchMaker.cpp:892]   --->   Operation 211 'icmp' 'icmp_ln892' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 212 [1/1] (0.00ns)   --->   "%empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 212 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln892 = br i1 %icmp_ln892, void %.split48, void %.preheader5.preheader" [patchMaker.cpp:892]   --->   Operation 213 'br' 'br_ln892' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (0.00ns)   --->   "%i_4_cast = zext i3 %i_4" [patchMaker.cpp:892]   --->   Operation 214 'zext' 'i_4_cast' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_26 : Operation 215 [1/1] (0.00ns)   --->   "%new_z_i_index_addr_3 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_4_cast" [patchMaker.cpp:894]   --->   Operation 215 'getelementptr' 'new_z_i_index_addr_3' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_26 : Operation 216 [1/1] (0.00ns)   --->   "%GDn_points_addr_1 = getelementptr i32 %GDn_points, i64 0, i64 %i_4_cast" [patchMaker.cpp:894]   --->   Operation 216 'getelementptr' 'GDn_points_addr_1' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_26 : Operation 217 [2/2] (0.69ns)   --->   "%GDn_points_load_1 = load i3 %GDn_points_addr_1" [patchMaker.cpp:894]   --->   Operation 217 'load' 'GDn_points_load_1' <Predicate = (!icmp_ln892)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 27 <SV = 9> <Delay = 5.05>
ST_27 : Operation 218 [1/2] (0.69ns)   --->   "%GDn_points_load_1 = load i3 %GDn_points_addr_1" [patchMaker.cpp:894]   --->   Operation 218 'load' 'GDn_points_load_1' <Predicate = (!icmp_ln892)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_27 : Operation 219 [2/2] (4.35ns)   --->   "%conv4 = sitofp i32 %GDn_points_load_1" [patchMaker.cpp:894]   --->   Operation 219 'sitofp' 'conv4' <Predicate = (!icmp_ln892)> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 10> <Delay = 4.35>
ST_28 : Operation 220 [1/2] (4.35ns)   --->   "%conv4 = sitofp i32 %GDn_points_load_1" [patchMaker.cpp:894]   --->   Operation 220 'sitofp' 'conv4' <Predicate = (!icmp_ln892)> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 11> <Delay = 6.14>
ST_29 : Operation 221 [3/3] (6.14ns)   --->   "%sub = fadd i32 %conv4, i32 -1" [patchMaker.cpp:894]   --->   Operation 221 'fadd' 'sub' <Predicate = (!icmp_ln892)> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 12> <Delay = 6.14>
ST_30 : Operation 222 [2/2] (0.69ns)   --->   "%new_z_i_index_load = load i3 %new_z_i_index_addr_3" [patchMaker.cpp:894]   --->   Operation 222 'load' 'new_z_i_index_load' <Predicate = (!icmp_ln892)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_30 : Operation 223 [2/3] (6.14ns)   --->   "%sub = fadd i32 %conv4, i32 -1" [patchMaker.cpp:894]   --->   Operation 223 'fadd' 'sub' <Predicate = (!icmp_ln892)> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 13> <Delay = 6.14>
ST_31 : Operation 224 [1/2] (0.69ns)   --->   "%new_z_i_index_load = load i3 %new_z_i_index_addr_3" [patchMaker.cpp:894]   --->   Operation 224 'load' 'new_z_i_index_load' <Predicate = (!icmp_ln892)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_31 : Operation 225 [2/2] (4.35ns)   --->   "%conv = sitofp i32 %new_z_i_index_load" [patchMaker.cpp:894]   --->   Operation 225 'sitofp' 'conv' <Predicate = (!icmp_ln892)> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 226 [1/3] (6.14ns)   --->   "%sub = fadd i32 %conv4, i32 -1" [patchMaker.cpp:894]   --->   Operation 226 'fadd' 'sub' <Predicate = (!icmp_ln892)> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 14> <Delay = 6.00>
ST_32 : Operation 227 [1/2] (4.35ns)   --->   "%conv = sitofp i32 %new_z_i_index_load" [patchMaker.cpp:894]   --->   Operation 227 'sitofp' 'conv' <Predicate = (!icmp_ln892)> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 228 [2/2] (1.64ns)   --->   "%tmp_3 = fcmp_olt  i32 %conv, i32 %sub" [patchMaker.cpp:894]   --->   Operation 228 'fcmp' 'tmp_3' <Predicate = (!icmp_ln892)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 15> <Delay = 5.86>
ST_33 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13]   --->   Operation 229 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln894 = bitcast i32 %conv" [patchMaker.cpp:894]   --->   Operation 230 'bitcast' 'bitcast_ln894' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln894, i32 23, i32 30" [patchMaker.cpp:894]   --->   Operation 231 'partselect' 'tmp_9' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %bitcast_ln894" [patchMaker.cpp:894]   --->   Operation 232 'trunc' 'trunc_ln894' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln894_1 = bitcast i32 %sub" [patchMaker.cpp:894]   --->   Operation 233 'bitcast' 'bitcast_ln894_1' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln894_1, i32 23, i32 30" [patchMaker.cpp:894]   --->   Operation 234 'partselect' 'tmp_2' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln894_1 = trunc i32 %bitcast_ln894_1" [patchMaker.cpp:894]   --->   Operation 235 'trunc' 'trunc_ln894_1' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 236 [1/1] (0.58ns)   --->   "%icmp_ln894 = icmp_ne  i8 %tmp_9, i8 255" [patchMaker.cpp:894]   --->   Operation 236 'icmp' 'icmp_ln894' <Predicate = (!icmp_ln892)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 237 [1/1] (0.75ns)   --->   "%icmp_ln894_1 = icmp_eq  i23 %trunc_ln894, i23 0" [patchMaker.cpp:894]   --->   Operation 237 'icmp' 'icmp_ln894_1' <Predicate = (!icmp_ln892)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln894_1)   --->   "%or_ln894 = or i1 %icmp_ln894_1, i1 %icmp_ln894" [patchMaker.cpp:894]   --->   Operation 238 'or' 'or_ln894' <Predicate = (!icmp_ln892)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 239 [1/1] (0.58ns)   --->   "%icmp_ln894_2 = icmp_ne  i8 %tmp_2, i8 255" [patchMaker.cpp:894]   --->   Operation 239 'icmp' 'icmp_ln894_2' <Predicate = (!icmp_ln892)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 240 [1/1] (0.75ns)   --->   "%icmp_ln894_3 = icmp_eq  i23 %trunc_ln894_1, i23 0" [patchMaker.cpp:894]   --->   Operation 240 'icmp' 'icmp_ln894_3' <Predicate = (!icmp_ln892)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln894_1)   --->   "%or_ln894_1 = or i1 %icmp_ln894_3, i1 %icmp_ln894_2" [patchMaker.cpp:894]   --->   Operation 241 'or' 'or_ln894_1' <Predicate = (!icmp_ln892)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln894_1)   --->   "%and_ln894 = and i1 %or_ln894, i1 %or_ln894_1" [patchMaker.cpp:894]   --->   Operation 242 'and' 'and_ln894' <Predicate = (!icmp_ln892)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 243 [1/2] (1.64ns)   --->   "%tmp_3 = fcmp_olt  i32 %conv, i32 %sub" [patchMaker.cpp:894]   --->   Operation 243 'fcmp' 'tmp_3' <Predicate = (!icmp_ln892)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 244 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln894_1 = and i1 %and_ln894, i1 %tmp_3" [patchMaker.cpp:894]   --->   Operation 244 'and' 'and_ln894_1' <Predicate = (!icmp_ln892)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 245 [1/1] (0.22ns) (out node of the LUT)   --->   "%dc = select i1 %and_ln894_1, i32 %conv, i32 %sub" [patchMaker.cpp:894]   --->   Operation 245 'select' 'dc' <Predicate = (!icmp_ln892)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 246 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 246 'bitcast' 'data_V' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 247 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 247 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 248 'partselect' 'tmp_42' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i32 %data_V"   --->   Operation 249 'trunc' 'tmp_43' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 250 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_43, i1 0"   --->   Operation 250 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 251 'zext' 'zext_ln15' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_42" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 252 'zext' 'zext_ln341' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 253 [1/1] (0.70ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 253 'add' 'add_ln341' <Predicate = (!icmp_ln892)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 254 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 254 'bitselect' 'isNeg' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 255 [1/1] (0.70ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_42"   --->   Operation 255 'sub' 'sub_ln1311' <Predicate = (!icmp_ln892)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 256 'sext' 'sext_ln1311' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 257 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 257 'select' 'ush' <Predicate = (!icmp_ln892)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 258 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 258 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 259 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 259 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 260 'lshr' 'r_V' <Predicate = (!icmp_ln892)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_4 = shl i79 %zext_ln15, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 261 'shl' 'r_V_4' <Predicate = (!icmp_ln892)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 262 'bitselect' 'tmp_26' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp_26"   --->   Operation 263 'zext' 'zext_ln662' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_4, i32 24, i32 55"   --->   Operation 264 'partselect' 'tmp_17' <Predicate = (!icmp_ln892)> <Delay = 0.00>
ST_33 : Operation 265 [1/1] (1.05ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_17"   --->   Operation 265 'select' 'val' <Predicate = (!icmp_ln892)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 266 [1/1] (0.88ns)   --->   "%result_V_9 = sub i32 0, i32 %val"   --->   Operation 266 'sub' 'result_V_9' <Predicate = (!icmp_ln892)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 267 [1/1] (0.22ns)   --->   "%result_V_13 = select i1 %p_Result_s, i32 %result_V_9, i32 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 267 'select' 'result_V_13' <Predicate = (!icmp_ln892)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 268 [1/1] (0.69ns)   --->   "%store_ln894 = store i32 %result_V_13, i3 %new_z_i_index_addr_3" [patchMaker.cpp:894]   --->   Operation 268 'store' 'store_ln894' <Predicate = (!icmp_ln892)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_33 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 269 'br' 'br_ln0' <Predicate = (!icmp_ln892)> <Delay = 0.00>

State 34 <SV = 9> <Delay = 0.38>
ST_34 : Operation 270 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 270 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 35 <SV = 10> <Delay = 0.69>
ST_35 : Operation 271 [1/1] (0.00ns)   --->   "%i_5 = phi i3 %add_ln897, void %.split46, i3 0, void %.preheader5.preheader" [patchMaker.cpp:897]   --->   Operation 271 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 272 [1/1] (0.57ns)   --->   "%add_ln897 = add i3 %i_5, i3 1" [patchMaker.cpp:897]   --->   Operation 272 'add' 'add_ln897' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 273 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 273 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 274 [1/1] (0.49ns)   --->   "%icmp_ln897 = icmp_eq  i3 %i_5, i3 5" [patchMaker.cpp:897]   --->   Operation 274 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 275 [1/1] (0.00ns)   --->   "%empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 275 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln897 = br i1 %icmp_ln897, void %.split46, void %.preheader4.preheader" [patchMaker.cpp:897]   --->   Operation 276 'br' 'br_ln897' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 277 [1/1] (0.00ns)   --->   "%i_5_cast = zext i3 %i_5" [patchMaker.cpp:897]   --->   Operation 277 'zext' 'i_5_cast' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_35 : Operation 278 [1/1] (0.00ns)   --->   "%new_z_i_index_addr_4 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_5_cast" [patchMaker.cpp:899]   --->   Operation 278 'getelementptr' 'new_z_i_index_addr_4' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_35 : Operation 279 [2/2] (0.69ns)   --->   "%new_z_i_index_load_1 = load i3 %new_z_i_index_addr_4" [patchMaker.cpp:899]   --->   Operation 279 'load' 'new_z_i_index_load_1' <Predicate = (!icmp_ln897)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 36 <SV = 11> <Delay = 5.05>
ST_36 : Operation 280 [1/2] (0.69ns)   --->   "%new_z_i_index_load_1 = load i3 %new_z_i_index_addr_4" [patchMaker.cpp:899]   --->   Operation 280 'load' 'new_z_i_index_load_1' <Predicate = (!icmp_ln897)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_36 : Operation 281 [2/2] (4.35ns)   --->   "%conv5 = sitofp i32 %new_z_i_index_load_1" [patchMaker.cpp:899]   --->   Operation 281 'sitofp' 'conv5' <Predicate = (!icmp_ln897)> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 12> <Delay = 6.00>
ST_37 : Operation 282 [1/2] (4.35ns)   --->   "%conv5 = sitofp i32 %new_z_i_index_load_1" [patchMaker.cpp:899]   --->   Operation 282 'sitofp' 'conv5' <Predicate = (!icmp_ln897)> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 283 [2/2] (1.64ns)   --->   "%tmp_7 = fcmp_olt  i32 %conv5, i32 0" [patchMaker.cpp:899]   --->   Operation 283 'fcmp' 'tmp_7' <Predicate = (!icmp_ln897)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 13> <Delay = 5.74>
ST_38 : Operation 284 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13]   --->   Operation 284 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_38 : Operation 285 [1/1] (0.00ns)   --->   "%bitcast_ln899 = bitcast i32 %conv5" [patchMaker.cpp:899]   --->   Operation 285 'bitcast' 'bitcast_ln899' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_38 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln899, i32 23, i32 30" [patchMaker.cpp:899]   --->   Operation 286 'partselect' 'tmp_6' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_38 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln899 = trunc i32 %bitcast_ln899" [patchMaker.cpp:899]   --->   Operation 287 'trunc' 'trunc_ln899' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_38 : Operation 288 [1/1] (0.58ns)   --->   "%icmp_ln899 = icmp_ne  i8 %tmp_6, i8 255" [patchMaker.cpp:899]   --->   Operation 288 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln897)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 289 [1/1] (0.75ns)   --->   "%icmp_ln899_1 = icmp_eq  i23 %trunc_ln899, i23 0" [patchMaker.cpp:899]   --->   Operation 289 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln897)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node data_V_2)   --->   "%or_ln899 = or i1 %icmp_ln899_1, i1 %icmp_ln899" [patchMaker.cpp:899]   --->   Operation 290 'or' 'or_ln899' <Predicate = (!icmp_ln897)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 291 [1/2] (1.64ns)   --->   "%tmp_7 = fcmp_olt  i32 %conv5, i32 0" [patchMaker.cpp:899]   --->   Operation 291 'fcmp' 'tmp_7' <Predicate = (!icmp_ln897)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node data_V_2)   --->   "%and_ln899 = and i1 %or_ln899, i1 %tmp_7" [patchMaker.cpp:899]   --->   Operation 292 'and' 'and_ln899' <Predicate = (!icmp_ln897)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 293 [1/1] (0.22ns) (out node of the LUT)   --->   "%data_V_2 = select i1 %and_ln899, i32 0, i32 %bitcast_ln899" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 293 'select' 'data_V_2' <Predicate = (!icmp_ln897)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 294 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 294 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_38 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 295 'partselect' 'tmp_44' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_38 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i32 %data_V_2"   --->   Operation 296 'trunc' 'tmp_45' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_38 : Operation 297 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_45, i1 0"   --->   Operation 297 'bitconcatenate' 'mantissa_2' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_38 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i25 %mantissa_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 298 'zext' 'zext_ln15_2' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_38 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln341_2 = zext i8 %tmp_44" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 299 'zext' 'zext_ln341_2' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_38 : Operation 300 [1/1] (0.70ns)   --->   "%add_ln341_2 = add i9 %zext_ln341_2, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 300 'add' 'add_ln341_2' <Predicate = (!icmp_ln897)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 301 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_2, i32 8"   --->   Operation 301 'bitselect' 'isNeg_2' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_38 : Operation 302 [1/1] (0.70ns)   --->   "%sub_ln1311_2 = sub i8 127, i8 %tmp_44"   --->   Operation 302 'sub' 'sub_ln1311_2' <Predicate = (!icmp_ln897)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i8 %sub_ln1311_2"   --->   Operation 303 'sext' 'sext_ln1311_2' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_38 : Operation 304 [1/1] (0.30ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_2, i9 %add_ln341_2"   --->   Operation 304 'select' 'ush_2' <Predicate = (!icmp_ln897)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 305 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i54_cast_cast_cast = sext i9 %ush_2"   --->   Operation 305 'sext' 'sh_prom_i_i_i_i_i54_cast_cast_cast' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_38 : Operation 306 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i54_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i54_cast_cast_cast"   --->   Operation 306 'zext' 'sh_prom_i_i_i_i_i54_cast_cast_cast_cast' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_38 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_5 = lshr i79 %zext_ln15_2, i79 %sh_prom_i_i_i_i_i54_cast_cast_cast_cast"   --->   Operation 307 'lshr' 'r_V_5' <Predicate = (!icmp_ln897)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_6 = shl i79 %zext_ln15_2, i79 %sh_prom_i_i_i_i_i54_cast_cast_cast_cast"   --->   Operation 308 'shl' 'r_V_6' <Predicate = (!icmp_ln897)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_5, i32 24"   --->   Operation 309 'bitselect' 'tmp_31' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_38 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln662_2 = zext i1 %tmp_31"   --->   Operation 310 'zext' 'zext_ln662_2' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_38 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_6, i32 24, i32 55"   --->   Operation 311 'partselect' 'tmp_22' <Predicate = (!icmp_ln897)> <Delay = 0.00>
ST_38 : Operation 312 [1/1] (1.05ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_22"   --->   Operation 312 'select' 'val_2' <Predicate = (!icmp_ln897)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 313 [1/1] (0.88ns)   --->   "%result_V_10 = sub i32 0, i32 %val_2"   --->   Operation 313 'sub' 'result_V_10' <Predicate = (!icmp_ln897)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 314 [1/1] (0.22ns)   --->   "%result_V = select i1 %p_Result_2, i32 %result_V_10, i32 %val_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 314 'select' 'result_V' <Predicate = (!icmp_ln897)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 315 [1/1] (0.69ns)   --->   "%store_ln899 = store i32 %result_V, i3 %new_z_i_index_addr_4" [patchMaker.cpp:899]   --->   Operation 315 'store' 'store_ln899' <Predicate = (!icmp_ln897)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_38 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 316 'br' 'br_ln0' <Predicate = (!icmp_ln897)> <Delay = 0.00>

State 39 <SV = 11> <Delay = 0.38>
ST_39 : Operation 317 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 317 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 40 <SV = 12> <Delay = 0.69>
ST_40 : Operation 318 [1/1] (0.00ns)   --->   "%i_6 = phi i3 %add_ln903, void %.split44, i3 0, void %.preheader4.preheader" [patchMaker.cpp:903]   --->   Operation 318 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 319 [1/1] (0.57ns)   --->   "%add_ln903 = add i3 %i_6, i3 1" [patchMaker.cpp:903]   --->   Operation 319 'add' 'add_ln903' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 320 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 320 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 321 [1/1] (0.49ns)   --->   "%icmp_ln903 = icmp_eq  i3 %i_6, i3 5" [patchMaker.cpp:903]   --->   Operation 321 'icmp' 'icmp_ln903' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 322 [1/1] (0.00ns)   --->   "%empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 322 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln903 = br i1 %icmp_ln903, void %.split44, void %.preheader3.preheader" [patchMaker.cpp:903]   --->   Operation 323 'br' 'br_ln903' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 324 [1/1] (0.00ns)   --->   "%i_6_cast13 = zext i3 %i_6" [patchMaker.cpp:903]   --->   Operation 324 'zext' 'i_6_cast13' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_40 : Operation 325 [1/1] (0.00ns)   --->   "%new_z_i_index_addr_5 = getelementptr i32 %new_z_i_index, i64 0, i64 %i_6_cast13" [patchMaker.cpp:905]   --->   Operation 325 'getelementptr' 'new_z_i_index_addr_5' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_40 : Operation 326 [2/2] (0.69ns)   --->   "%new_z_i_index_load_2 = load i3 %new_z_i_index_addr_5" [patchMaker.cpp:905]   --->   Operation 326 'load' 'new_z_i_index_load_2' <Predicate = (!icmp_ln903)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 41 <SV = 13> <Delay = 1.53>
ST_41 : Operation 327 [1/2] (0.69ns)   --->   "%new_z_i_index_load_2 = load i3 %new_z_i_index_addr_5" [patchMaker.cpp:905]   --->   Operation 327 'load' 'new_z_i_index_load_2' <Predicate = (!icmp_ln903)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_41 : Operation 328 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_6, i13 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 328 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_41 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i16 %shl_ln" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 329 'zext' 'zext_ln54' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_41 : Operation 330 [1/1] (0.00ns)   --->   "%shl_ln54_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_6, i11 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 330 'bitconcatenate' 'shl_ln54_1' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_41 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i14 %shl_ln54_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 331 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_41 : Operation 332 [1/1] (0.78ns)   --->   "%sub_ln54 = sub i17 %zext_ln54, i17 %zext_ln54_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 332 'sub' 'sub_ln54' <Predicate = (!icmp_ln903)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 333 [1/1] (0.00ns)   --->   "%shl_ln54_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %new_z_i_index_load_2, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 333 'bitconcatenate' 'shl_ln54_2' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_41 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i37 %shl_ln54_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 334 'sext' 'sext_ln54' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_41 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln54_3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %new_z_i_index_load_2, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 335 'bitconcatenate' 'shl_ln54_3' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_41 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i35 %shl_ln54_3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 336 'sext' 'sext_ln54_1' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_41 : Operation 337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln54_1 = sub i38 %sext_ln54, i38 %sext_ln54_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 337 'sub' 'sub_ln54_1' <Predicate = (!icmp_ln903)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_41 : Operation 338 [1/1] (0.00ns)   --->   "%or_ln54 = or i17 %sub_ln54, i17 16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 338 'or' 'or_ln54' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_41 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln54_2 = sext i17 %or_ln54" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 339 'sext' 'sext_ln54_2' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_41 : Operation 340 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln54 = add i38 %sub_ln54_1, i38 %sext_ln54_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 340 'add' 'add_ln54' <Predicate = (!icmp_ln903)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 42 <SV = 14> <Delay = 6.15>
ST_42 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln905 = sext i38 %add_ln54" [patchMaker.cpp:905]   --->   Operation 341 'sext' 'sext_ln905' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_42 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln905 = zext i64 %sext_ln905" [patchMaker.cpp:905]   --->   Operation 342 'zext' 'zext_ln905' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_42 : Operation 343 [1/1] (4.51ns)   --->   "%mul_ln905 = mul i129 %zext_ln905, i129 24595658764946068822" [patchMaker.cpp:905]   --->   Operation 343 'mul' 'mul_ln905' <Predicate = (!icmp_ln903)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln905, i32 69, i32 128" [patchMaker.cpp:905]   --->   Operation 344 'partselect' 'tmp_32' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_42 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln905_3 = zext i60 %tmp_32" [patchMaker.cpp:905]   --->   Operation 345 'zext' 'zext_ln905_3' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_42 : Operation 346 [1/1] (0.00ns)   --->   "%GDarray_addr = getelementptr i192 %GDarray, i64 0, i64 %zext_ln905_3" [patchMaker.cpp:905]   --->   Operation 346 'getelementptr' 'GDarray_addr' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_42 : Operation 347 [2/2] (1.64ns)   --->   "%GDarray_load = load i11 %GDarray_addr" [patchMaker.cpp:905]   --->   Operation 347 'load' 'GDarray_load' <Predicate = (!icmp_ln903)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_42 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln905, i32 69, i32 127" [patchMaker.cpp:905]   --->   Operation 348 'partselect' 'tmp_23' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_42 : Operation 349 [1/1] (0.00ns)   --->   "%shl_ln905_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_23, i5 0" [patchMaker.cpp:905]   --->   Operation 349 'bitconcatenate' 'shl_ln905_1' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_42 : Operation 350 [1/1] (0.00ns)   --->   "%shl_ln905_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_32, i3 0" [patchMaker.cpp:905]   --->   Operation 350 'bitconcatenate' 'shl_ln905_2' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_42 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln905_1 = zext i63 %shl_ln905_2" [patchMaker.cpp:905]   --->   Operation 351 'zext' 'zext_ln905_1' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_42 : Operation 352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln905 = sub i64 %zext_ln905_1, i64 %shl_ln905_1" [patchMaker.cpp:905]   --->   Operation 352 'sub' 'sub_ln905' <Predicate = (!icmp_ln903)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_42 : Operation 353 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln905 = add i64 %sext_ln905, i64 %sub_ln905" [patchMaker.cpp:905]   --->   Operation 353 'add' 'add_ln905' <Predicate = (!icmp_ln903)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 43 <SV = 15> <Delay = 3.54>
ST_43 : Operation 354 [1/1] (0.00ns)   --->   "%specloopname_ln903 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [patchMaker.cpp:903]   --->   Operation 354 'specloopname' 'specloopname_ln903' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_43 : Operation 355 [1/2] (1.64ns)   --->   "%GDarray_load = load i11 %GDarray_addr" [patchMaker.cpp:905]   --->   Operation 355 'load' 'GDarray_load' <Predicate = (!icmp_ln903)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_43 : Operation 356 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln905, i3 0" [patchMaker.cpp:905]   --->   Operation 356 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_43 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln905_2 = zext i67 %shl_ln1" [patchMaker.cpp:905]   --->   Operation 357 'zext' 'zext_ln905_2' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_43 : Operation 358 [1/1] (1.18ns)   --->   "%lshr_ln905 = lshr i192 %GDarray_load, i192 %zext_ln905_2" [patchMaker.cpp:905]   --->   Operation 358 'lshr' 'lshr_ln905' <Predicate = (!icmp_ln903)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln905 = trunc i192 %lshr_ln905" [patchMaker.cpp:905]   --->   Operation 359 'trunc' 'trunc_ln905' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_43 : Operation 360 [1/1] (0.00ns)   --->   "%new_z_i_addr = getelementptr i64 %new_z_i, i64 0, i64 %i_6_cast13" [patchMaker.cpp:905]   --->   Operation 360 'getelementptr' 'new_z_i_addr' <Predicate = (!icmp_ln903)> <Delay = 0.00>
ST_43 : Operation 361 [1/1] (0.71ns)   --->   "%store_ln905 = store i64 %trunc_ln905, i3 %new_z_i_addr" [patchMaker.cpp:905]   --->   Operation 361 'store' 'store_ln905' <Predicate = (!icmp_ln903)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_43 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 362 'br' 'br_ln0' <Predicate = (!icmp_ln903)> <Delay = 0.00>

State 44 <SV = 13> <Delay = 0.38>
ST_44 : Operation 363 [1/1] (0.00ns)   --->   "%new_z_i_atTop_3 = alloca i32 1"   --->   Operation 363 'alloca' 'new_z_i_atTop_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 364 [1/1] (0.00ns)   --->   "%new_z_i_atTop_3_1 = alloca i32 1"   --->   Operation 364 'alloca' 'new_z_i_atTop_3_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 365 [1/1] (0.00ns)   --->   "%new_z_i_atTop_3_2 = alloca i32 1"   --->   Operation 365 'alloca' 'new_z_i_atTop_3_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 366 [1/1] (0.00ns)   --->   "%new_z_i_atTop_3_3 = alloca i32 1"   --->   Operation 366 'alloca' 'new_z_i_atTop_3_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 367 [1/1] (0.00ns)   --->   "%new_z_i_atTop_3_4 = alloca i32 1"   --->   Operation 367 'alloca' 'new_z_i_atTop_3_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 368 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 368 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 45 <SV = 14> <Delay = 0.71>
ST_45 : Operation 369 [1/1] (0.00ns)   --->   "%i_7 = phi i3 %add_ln914, void %.split4219, i3 1, void %.preheader3.preheader" [patchMaker.cpp:914]   --->   Operation 369 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 370 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 370 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 371 [1/1] (0.49ns)   --->   "%icmp_ln909 = icmp_eq  i3 %i_7, i3 5" [patchMaker.cpp:909]   --->   Operation 371 'icmp' 'icmp_ln909' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 372 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 372 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln909 = br i1 %icmp_ln909, void %.split42, void %.preheader.preheader" [patchMaker.cpp:909]   --->   Operation 373 'br' 'br_ln909' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 374 [1/1] (0.57ns)   --->   "%add_ln914 = add i3 %i_7, i3 1" [patchMaker.cpp:914]   --->   Operation 374 'add' 'add_ln914' <Predicate = (!icmp_ln909)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln914_cast = zext i3 %i_7" [patchMaker.cpp:914]   --->   Operation 375 'zext' 'trunc_ln914_cast' <Predicate = (!icmp_ln909)> <Delay = 0.00>
ST_45 : Operation 376 [1/1] (0.00ns)   --->   "%new_z_i_addr_1 = getelementptr i64 %new_z_i, i64 0, i64 %trunc_ln914_cast" [patchMaker.cpp:912]   --->   Operation 376 'getelementptr' 'new_z_i_addr_1' <Predicate = (!icmp_ln909)> <Delay = 0.00>
ST_45 : Operation 377 [2/2] (0.71ns)   --->   "%new_z_i_load = load i3 %new_z_i_addr_1" [patchMaker.cpp:912]   --->   Operation 377 'load' 'new_z_i_load' <Predicate = (!icmp_ln909)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_45 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln911 = trunc i3 %i_7" [patchMaker.cpp:911]   --->   Operation 378 'trunc' 'trunc_ln911' <Predicate = (!icmp_ln909)> <Delay = 0.00>
ST_45 : Operation 379 [1/1] (0.65ns)   --->   "%switch_ln911 = switch i2 %trunc_ln911, void %branch3, i2 1, void %.split42..split4219_crit_edge, i2 2, void %branch1, i2 3, void %branch2" [patchMaker.cpp:911]   --->   Operation 379 'switch' 'switch_ln911' <Predicate = (!icmp_ln909)> <Delay = 0.65>
ST_45 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 380 'br' 'br_ln0' <Predicate = (!icmp_ln909)> <Delay = 0.00>

State 46 <SV = 15> <Delay = 5.45>
ST_46 : Operation 381 [1/2] (0.71ns)   --->   "%new_z_i_load = load i3 %new_z_i_addr_1" [patchMaker.cpp:912]   --->   Operation 381 'load' 'new_z_i_load' <Predicate = (!icmp_ln909)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_46 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln911 = zext i3 %add_ln914" [patchMaker.cpp:911]   --->   Operation 382 'zext' 'zext_ln911' <Predicate = (!icmp_ln909)> <Delay = 0.00>
ST_46 : Operation 383 [12/12] (4.73ns)   --->   "%new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii" [patchMaker.cpp:911]   --->   Operation 383 'call' 'new_z_i_atTop_0' <Predicate = (!icmp_ln909)> <Delay = 4.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 16> <Delay = 7.30>
ST_47 : Operation 384 [11/12] (7.30ns)   --->   "%new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii" [patchMaker.cpp:911]   --->   Operation 384 'call' 'new_z_i_atTop_0' <Predicate = (!icmp_ln909)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 17> <Delay = 7.30>
ST_48 : Operation 385 [10/12] (7.30ns)   --->   "%new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii" [patchMaker.cpp:911]   --->   Operation 385 'call' 'new_z_i_atTop_0' <Predicate = (!icmp_ln909)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 18> <Delay = 7.30>
ST_49 : Operation 386 [9/12] (7.30ns)   --->   "%new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii" [patchMaker.cpp:911]   --->   Operation 386 'call' 'new_z_i_atTop_0' <Predicate = (!icmp_ln909)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 19> <Delay = 7.30>
ST_50 : Operation 387 [8/12] (7.30ns)   --->   "%new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii" [patchMaker.cpp:911]   --->   Operation 387 'call' 'new_z_i_atTop_0' <Predicate = (!icmp_ln909)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 20> <Delay = 7.30>
ST_51 : Operation 388 [7/12] (7.30ns)   --->   "%new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii" [patchMaker.cpp:911]   --->   Operation 388 'call' 'new_z_i_atTop_0' <Predicate = (!icmp_ln909)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 21> <Delay = 7.30>
ST_52 : Operation 389 [6/12] (7.30ns)   --->   "%new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii" [patchMaker.cpp:911]   --->   Operation 389 'call' 'new_z_i_atTop_0' <Predicate = (!icmp_ln909)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 22> <Delay = 7.30>
ST_53 : Operation 390 [5/12] (7.30ns)   --->   "%new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii" [patchMaker.cpp:911]   --->   Operation 390 'call' 'new_z_i_atTop_0' <Predicate = (!icmp_ln909)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 23> <Delay = 7.30>
ST_54 : Operation 391 [4/12] (7.30ns)   --->   "%new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii" [patchMaker.cpp:911]   --->   Operation 391 'call' 'new_z_i_atTop_0' <Predicate = (!icmp_ln909)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 24> <Delay = 7.30>
ST_55 : Operation 392 [3/12] (7.30ns)   --->   "%new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii" [patchMaker.cpp:911]   --->   Operation 392 'call' 'new_z_i_atTop_0' <Predicate = (!icmp_ln909)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 25> <Delay = 7.30>
ST_56 : Operation 393 [2/12] (7.30ns)   --->   "%new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii" [patchMaker.cpp:911]   --->   Operation 393 'call' 'new_z_i_atTop_0' <Predicate = (!icmp_ln909)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 26> <Delay = 4.46>
ST_57 : Operation 394 [1/1] (0.00ns)   --->   "%specloopname_ln909 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [patchMaker.cpp:909]   --->   Operation 394 'specloopname' 'specloopname_ln909' <Predicate = (!icmp_ln909)> <Delay = 0.00>
ST_57 : Operation 395 [1/12] (4.46ns)   --->   "%new_z_i_atTop_0 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %new_z_i_load, i3 1, i32 %zext_ln911, i3 5, i25 %radii" [patchMaker.cpp:911]   --->   Operation 395 'call' 'new_z_i_atTop_0' <Predicate = (!icmp_ln909)> <Delay = 4.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 396 [1/1] (0.00ns)   --->   "%store_ln911 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3_3" [patchMaker.cpp:911]   --->   Operation 396 'store' 'store_ln911' <Predicate = (trunc_ln911 == 3)> <Delay = 0.00>
ST_57 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln911 = br void %.split4219" [patchMaker.cpp:911]   --->   Operation 397 'br' 'br_ln911' <Predicate = (trunc_ln911 == 3)> <Delay = 0.00>
ST_57 : Operation 398 [1/1] (0.00ns)   --->   "%store_ln911 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3_2" [patchMaker.cpp:911]   --->   Operation 398 'store' 'store_ln911' <Predicate = (trunc_ln911 == 2)> <Delay = 0.00>
ST_57 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln911 = br void %.split4219" [patchMaker.cpp:911]   --->   Operation 399 'br' 'br_ln911' <Predicate = (trunc_ln911 == 2)> <Delay = 0.00>
ST_57 : Operation 400 [1/1] (0.00ns)   --->   "%store_ln911 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3_1" [patchMaker.cpp:911]   --->   Operation 400 'store' 'store_ln911' <Predicate = (trunc_ln911 == 1)> <Delay = 0.00>
ST_57 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln911 = br void %.split4219" [patchMaker.cpp:911]   --->   Operation 401 'br' 'br_ln911' <Predicate = (trunc_ln911 == 1)> <Delay = 0.00>
ST_57 : Operation 402 [1/1] (0.00ns)   --->   "%store_ln911 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3_4" [patchMaker.cpp:911]   --->   Operation 402 'store' 'store_ln911' <Predicate = (trunc_ln911 == 0)> <Delay = 0.00>
ST_57 : Operation 403 [1/1] (0.00ns)   --->   "%store_ln911 = store i64 %new_z_i_atTop_0, i64 %new_z_i_atTop_3" [patchMaker.cpp:911]   --->   Operation 403 'store' 'store_ln911' <Predicate = (trunc_ln911 == 0)> <Delay = 0.00>
ST_57 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln911 = br void %.split4219" [patchMaker.cpp:911]   --->   Operation 404 'br' 'br_ln911' <Predicate = (trunc_ln911 == 0)> <Delay = 0.00>

State 58 <SV = 15> <Delay = 0.38>
ST_58 : Operation 405 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 405 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 59 <SV = 16> <Delay = 6.25>
ST_59 : Operation 406 [1/1] (0.00ns)   --->   "%i_8 = phi i3 %add_ln921, void %.split40, i3 0, void %.preheader.preheader" [patchMaker.cpp:921]   --->   Operation 406 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 407 [1/1] (0.00ns)   --->   "%layerSMin = phi i64 %layerSMin_1, void %.split40, i64 9223372036854775807, void %.preheader.preheader"   --->   Operation 407 'phi' 'layerSMin' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 408 [1/1] (0.00ns)   --->   "%layerWithSmallestShift = phi i32 %layerWithSmallestShift_1, void %.split40, i32 0, void %.preheader.preheader"   --->   Operation 408 'phi' 'layerWithSmallestShift' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 409 [1/1] (0.57ns)   --->   "%add_ln921 = add i3 %i_8, i3 1" [patchMaker.cpp:921]   --->   Operation 409 'add' 'add_ln921' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 410 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 410 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 411 [1/1] (0.49ns)   --->   "%icmp_ln921 = icmp_eq  i3 %i_8, i3 4" [patchMaker.cpp:921]   --->   Operation 411 'icmp' 'icmp_ln921' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 412 [1/1] (0.00ns)   --->   "%empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 412 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln921 = br i1 %icmp_ln921, void %.split40, void" [patchMaker.cpp:921]   --->   Operation 413 'br' 'br_ln921' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 414 [1/1] (0.00ns)   --->   "%new_z_i_atTop_3_1_load_1 = load i64 %new_z_i_atTop_3_1" [patchMaker.cpp:923]   --->   Operation 414 'load' 'new_z_i_atTop_3_1_load_1' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_59 : Operation 415 [1/1] (0.00ns)   --->   "%new_z_i_atTop_3_2_load_1 = load i64 %new_z_i_atTop_3_2" [patchMaker.cpp:923]   --->   Operation 415 'load' 'new_z_i_atTop_3_2_load_1' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_59 : Operation 416 [1/1] (0.00ns)   --->   "%new_z_i_atTop_3_3_load_1 = load i64 %new_z_i_atTop_3_3" [patchMaker.cpp:923]   --->   Operation 416 'load' 'new_z_i_atTop_3_3_load_1' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_59 : Operation 417 [1/1] (0.00ns)   --->   "%new_z_i_atTop_3_4_load_1 = load i64 %new_z_i_atTop_3_4" [patchMaker.cpp:923]   --->   Operation 417 'load' 'new_z_i_atTop_3_4_load_1' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_59 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln923 = trunc i3 %i_8" [patchMaker.cpp:923]   --->   Operation 418 'trunc' 'trunc_ln923' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_59 : Operation 419 [1/1] (0.45ns)   --->   "%tmp_15 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %new_z_i_atTop_3_1_load_1, i64 %new_z_i_atTop_3_2_load_1, i64 %new_z_i_atTop_3_3_load_1, i64 %new_z_i_atTop_3_4_load_1, i2 %trunc_ln923" [patchMaker.cpp:923]   --->   Operation 419 'mux' 'tmp_15' <Predicate = (!icmp_ln921)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 420 [1/1] (1.14ns)   --->   "%sub_ln923 = sub i64 %tmp_15, i64 %z_top_min_read_1" [patchMaker.cpp:923]   --->   Operation 420 'sub' 'sub_ln923' <Predicate = (!icmp_ln921)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 421 [2/2] (4.65ns)   --->   "%dc_3 = sitodp i64 %sub_ln923" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:923]   --->   Operation 421 'sitodp' 'dc_3' <Predicate = (!icmp_ln921)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 17> <Delay = 4.65>
ST_60 : Operation 422 [1/2] (4.65ns)   --->   "%dc_3 = sitodp i64 %sub_ln923" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:923]   --->   Operation 422 'sitodp' 'dc_3' <Predicate = (!icmp_ln921)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 423 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i64 %dc_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 423 'bitcast' 'data_V_3' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_60 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_3, i32 52, i32 62"   --->   Operation 424 'partselect' 'tmp_46' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_60 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i64 %data_V_3"   --->   Operation 425 'trunc' 'tmp_47' <Predicate = (!icmp_ln921)> <Delay = 0.00>

State 61 <SV = 18> <Delay = 3.63>
ST_61 : Operation 426 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13]   --->   Operation 426 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_61 : Operation 427 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_47, i1 0"   --->   Operation 427 'bitconcatenate' 'mantissa_3' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_61 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i54 %mantissa_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 428 'zext' 'zext_ln15_3' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_61 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_46" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 429 'zext' 'zext_ln510' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_61 : Operation 430 [1/1] (0.73ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 430 'add' 'add_ln510' <Predicate = (!icmp_ln921)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 431 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 431 'bitselect' 'isNeg_3' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_61 : Operation 432 [1/1] (0.73ns)   --->   "%sub_ln1311_3 = sub i11 1023, i11 %tmp_46"   --->   Operation 432 'sub' 'sub_ln1311_3' <Predicate = (!icmp_ln921)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln1311_3 = sext i11 %sub_ln1311_3"   --->   Operation 433 'sext' 'sext_ln1311_3' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_61 : Operation 434 [1/1] (0.29ns)   --->   "%ush_3 = select i1 %isNeg_3, i12 %sext_ln1311_3, i12 %add_ln510"   --->   Operation 434 'select' 'ush_3' <Predicate = (!icmp_ln921)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 435 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i91_cast_cast_cast = sext i12 %ush_3"   --->   Operation 435 'sext' 'sh_prom_i_i_i_i_i91_cast_cast_cast' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_61 : Operation 436 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i91_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i91_cast_cast_cast"   --->   Operation 436 'zext' 'sh_prom_i_i_i_i_i91_cast_cast_cast_cast' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_61 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_7 = lshr i169 %zext_ln15_3, i169 %sh_prom_i_i_i_i_i91_cast_cast_cast_cast"   --->   Operation 437 'lshr' 'r_V_7' <Predicate = (!icmp_ln921)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_8 = shl i169 %zext_ln15_3, i169 %sh_prom_i_i_i_i_i91_cast_cast_cast_cast"   --->   Operation 438 'shl' 'r_V_8' <Predicate = (!icmp_ln921)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_7, i32 53"   --->   Operation 439 'bitselect' 'tmp_36' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_61 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln662_3 = zext i1 %tmp_36"   --->   Operation 440 'zext' 'zext_ln662_3' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_61 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_28 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_8, i32 53, i32 116"   --->   Operation 441 'partselect' 'tmp_28' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_61 : Operation 442 [1/1] (1.12ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_3, i64 %zext_ln662_3, i64 %tmp_28"   --->   Operation 442 'select' 'val_3' <Predicate = (!icmp_ln921)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 443 [1/1] (1.06ns)   --->   "%icmp_ln923 = icmp_slt  i64 %val_3, i64 %layerSMin" [patchMaker.cpp:923]   --->   Operation 443 'icmp' 'icmp_ln923' <Predicate = (!icmp_ln921)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln923 = zext i2 %trunc_ln923" [patchMaker.cpp:923]   --->   Operation 444 'zext' 'zext_ln923' <Predicate = (!icmp_ln921)> <Delay = 0.00>
ST_61 : Operation 445 [1/1] (0.22ns)   --->   "%layerWithSmallestShift_1 = select i1 %icmp_ln923, i32 %zext_ln923, i32 %layerWithSmallestShift" [patchMaker.cpp:923]   --->   Operation 445 'select' 'layerWithSmallestShift_1' <Predicate = (!icmp_ln921)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 446 [1/1] (0.41ns)   --->   "%layerSMin_1 = select i1 %icmp_ln923, i64 %val_3, i64 %layerSMin" [patchMaker.cpp:923]   --->   Operation 446 'select' 'layerSMin_1' <Predicate = (!icmp_ln921)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 447 'br' 'br_ln0' <Predicate = (!icmp_ln921)> <Delay = 0.00>

State 62 <SV = 17> <Delay = 6.25>
ST_62 : Operation 448 [1/1] (0.00ns)   --->   "%new_z_i_atTop_3_1_load = load i64 %new_z_i_atTop_3_1" [patchMaker.cpp:941]   --->   Operation 448 'load' 'new_z_i_atTop_3_1_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 449 [1/1] (0.00ns)   --->   "%new_z_i_atTop_3_2_load = load i64 %new_z_i_atTop_3_2" [patchMaker.cpp:941]   --->   Operation 449 'load' 'new_z_i_atTop_3_2_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 450 [1/1] (0.00ns)   --->   "%new_z_i_atTop_3_3_load = load i64 %new_z_i_atTop_3_3" [patchMaker.cpp:941]   --->   Operation 450 'load' 'new_z_i_atTop_3_3_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 451 [1/1] (0.00ns)   --->   "%new_z_i_atTop_3_4_load = load i64 %new_z_i_atTop_3_4" [patchMaker.cpp:941]   --->   Operation 451 'load' 'new_z_i_atTop_3_4_load' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln941 = trunc i32 %layerWithSmallestShift" [patchMaker.cpp:941]   --->   Operation 452 'trunc' 'trunc_ln941' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 453 [1/1] (0.45ns)   --->   "%tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %new_z_i_atTop_3_1_load, i64 %new_z_i_atTop_3_2_load, i64 %new_z_i_atTop_3_3_load, i64 %new_z_i_atTop_3_4_load, i2 %trunc_ln941" [patchMaker.cpp:941]   --->   Operation 453 'mux' 'tmp_11' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 454 [1/1] (1.14ns)   --->   "%sub_ln943 = sub i64 %tmp_11, i64 %z_top_min_read_1" [patchMaker.cpp:943]   --->   Operation 454 'sub' 'sub_ln943' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 455 [2/2] (4.65ns)   --->   "%dc_2 = sitodp i64 %sub_ln943" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:943]   --->   Operation 455 'sitodp' 'dc_2' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 18> <Delay = 6.66>
ST_63 : Operation 456 [1/2] (4.65ns)   --->   "%dc_2 = sitodp i64 %sub_ln943" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:943]   --->   Operation 456 'sitodp' 'dc_2' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 457 [1/1] (0.00ns)   --->   "%data_V_4 = bitcast i64 %dc_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 457 'bitcast' 'data_V_4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 458 [1/1] (0.00ns)   --->   "%p_Result_3 = trunc i64 %data_V_4"   --->   Operation 458 'trunc' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i63 %p_Result_3"   --->   Operation 459 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 460 [1/1] (0.00ns)   --->   "%bitcast_ln521 = bitcast i64 %zext_ln368" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 460 'bitcast' 'bitcast_ln521' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_4, i32 52, i32 62" [patchMaker.cpp:943]   --->   Operation 461 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i64 %data_V_4" [patchMaker.cpp:943]   --->   Operation 462 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 463 [1/1] (0.61ns)   --->   "%icmp_ln943 = icmp_ne  i11 %tmp_12, i11 2047" [patchMaker.cpp:943]   --->   Operation 463 'icmp' 'icmp_ln943' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 464 [1/1] (0.98ns)   --->   "%icmp_ln943_1 = icmp_eq  i52 %trunc_ln943, i52 0" [patchMaker.cpp:943]   --->   Operation 464 'icmp' 'icmp_ln943_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 465 [2/2] (2.01ns)   --->   "%tmp_14 = fcmp_olt  i64 %bitcast_ln521, i64 1" [patchMaker.cpp:943]   --->   Operation 465 'dcmp' 'tmp_14' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 19> <Delay = 6.90>
ST_64 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node and_ln943)   --->   "%or_ln943 = or i1 %icmp_ln943_1, i1 %icmp_ln943" [patchMaker.cpp:943]   --->   Operation 466 'or' 'or_ln943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 467 [1/2] (2.01ns)   --->   "%tmp_14 = fcmp_olt  i64 %bitcast_ln521, i64 1" [patchMaker.cpp:943]   --->   Operation 467 'dcmp' 'tmp_14' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 468 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln943 = and i1 %or_ln943, i1 %tmp_14" [patchMaker.cpp:943]   --->   Operation 468 'and' 'and_ln943' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 469 [1/1] (0.38ns)   --->   "%br_ln943 = br i1 %and_ln943, void %._crit_edge, void" [patchMaker.cpp:943]   --->   Operation 469 'br' 'br_ln943' <Predicate = true> <Delay = 0.38>
ST_64 : Operation 470 [1/1] (0.00ns)   --->   "%shl_ln54_4 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln890, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 470 'bitconcatenate' 'shl_ln54_4' <Predicate = (and_ln943)> <Delay = 0.00>
ST_64 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln54_3 = sext i37 %shl_ln54_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 471 'sext' 'sext_ln54_3' <Predicate = (and_ln943)> <Delay = 0.00>
ST_64 : Operation 472 [1/1] (0.00ns)   --->   "%shl_ln54_5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln890, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 472 'bitconcatenate' 'shl_ln54_5' <Predicate = (and_ln943)> <Delay = 0.00>
ST_64 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln54_4 = sext i35 %shl_ln54_5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 473 'sext' 'sext_ln54_4' <Predicate = (and_ln943)> <Delay = 0.00>
ST_64 : Operation 474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln54_2 = sub i38 %sext_ln54_3, i38 %sext_ln54_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 474 'sub' 'sub_ln54_2' <Predicate = (and_ln943)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_64 : Operation 475 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln54_1 = add i38 %sub_ln54_2, i38 24592" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 475 'add' 'add_ln54_1' <Predicate = (and_ln943)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_64 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln945 = sext i38 %add_ln54_1" [patchMaker.cpp:945]   --->   Operation 476 'sext' 'sext_ln945' <Predicate = (and_ln943)> <Delay = 0.00>
ST_64 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln945 = zext i64 %sext_ln945" [patchMaker.cpp:945]   --->   Operation 477 'zext' 'zext_ln945' <Predicate = (and_ln943)> <Delay = 0.00>
ST_64 : Operation 478 [1/1] (4.51ns)   --->   "%mul_ln945 = mul i129 %zext_ln945, i129 24595658764946068822" [patchMaker.cpp:945]   --->   Operation 478 'mul' 'mul_ln945' <Predicate = (and_ln943)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln945, i32 69, i32 128" [patchMaker.cpp:945]   --->   Operation 479 'partselect' 'tmp_37' <Predicate = (and_ln943)> <Delay = 0.00>
ST_64 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln945_3 = zext i60 %tmp_37" [patchMaker.cpp:945]   --->   Operation 480 'zext' 'zext_ln945_3' <Predicate = (and_ln943)> <Delay = 0.00>
ST_64 : Operation 481 [1/1] (0.00ns)   --->   "%GDarray_addr_1 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln945_3" [patchMaker.cpp:945]   --->   Operation 481 'getelementptr' 'GDarray_addr_1' <Predicate = (and_ln943)> <Delay = 0.00>
ST_64 : Operation 482 [2/2] (1.64ns)   --->   "%GDarray_load_1 = load i11 %GDarray_addr_1" [patchMaker.cpp:945]   --->   Operation 482 'load' 'GDarray_load_1' <Predicate = (and_ln943)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_64 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln945, i32 69, i32 127" [patchMaker.cpp:945]   --->   Operation 483 'partselect' 'tmp_29' <Predicate = (and_ln943)> <Delay = 0.00>
ST_64 : Operation 484 [1/1] (0.00ns)   --->   "%shl_ln945_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_29, i5 0" [patchMaker.cpp:945]   --->   Operation 484 'bitconcatenate' 'shl_ln945_1' <Predicate = (and_ln943)> <Delay = 0.00>
ST_64 : Operation 485 [1/1] (0.00ns)   --->   "%shl_ln945_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_37, i3 0" [patchMaker.cpp:945]   --->   Operation 485 'bitconcatenate' 'shl_ln945_2' <Predicate = (and_ln943)> <Delay = 0.00>
ST_64 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln945_1 = zext i63 %shl_ln945_2" [patchMaker.cpp:945]   --->   Operation 486 'zext' 'zext_ln945_1' <Predicate = (and_ln943)> <Delay = 0.00>
ST_64 : Operation 487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln945 = sub i64 %zext_ln945_1, i64 %shl_ln945_1" [patchMaker.cpp:945]   --->   Operation 487 'sub' 'sub_ln945' <Predicate = (and_ln943)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_64 : Operation 488 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln945 = add i64 %sub_ln945, i64 %sext_ln945" [patchMaker.cpp:945]   --->   Operation 488 'add' 'add_ln945' <Predicate = (and_ln943)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 65 <SV = 20> <Delay = 2.83>
ST_65 : Operation 489 [1/2] (1.64ns)   --->   "%GDarray_load_1 = load i11 %GDarray_addr_1" [patchMaker.cpp:945]   --->   Operation 489 'load' 'GDarray_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_65 : Operation 490 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln945, i3 0" [patchMaker.cpp:945]   --->   Operation 490 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln945_2 = zext i67 %shl_ln2" [patchMaker.cpp:945]   --->   Operation 491 'zext' 'zext_ln945_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 492 [1/1] (1.18ns)   --->   "%lshr_ln945 = lshr i192 %GDarray_load_1, i192 %zext_ln945_2" [patchMaker.cpp:945]   --->   Operation 492 'lshr' 'lshr_ln945' <Predicate = true> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln945 = trunc i192 %lshr_ln945" [patchMaker.cpp:945]   --->   Operation 493 'trunc' 'trunc_ln945' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 494 [1/1] (0.38ns)   --->   "%br_ln946 = br void %._crit_edge" [patchMaker.cpp:946]   --->   Operation 494 'br' 'br_ln946' <Predicate = true> <Delay = 0.38>

State 66 <SV = 21> <Delay = 5.79>
ST_66 : Operation 495 [1/1] (0.00ns)   --->   "%z_top_min_0 = phi i64 %trunc_ln945, void, i64 %tmp_11, void" [patchMaker.cpp:945]   --->   Operation 495 'phi' 'z_top_min_0' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 496 [1/1] (1.14ns)   --->   "%sub_ln948 = sub i64 %z_top_min_0, i64 %z_top_min_read_1" [patchMaker.cpp:948]   --->   Operation 496 'sub' 'sub_ln948' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 497 [2/2] (4.65ns)   --->   "%dc_4 = sitodp i64 %sub_ln948" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:948]   --->   Operation 497 'sitodp' 'dc_4' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 22> <Delay = 6.66>
ST_67 : Operation 498 [1/2] (4.65ns)   --->   "%dc_4 = sitodp i64 %sub_ln948" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:948]   --->   Operation 498 'sitodp' 'dc_4' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 499 [1/1] (0.00ns)   --->   "%data_V_5 = bitcast i64 %dc_4" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 499 'bitcast' 'data_V_5' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 500 [1/1] (0.00ns)   --->   "%p_Result_4 = trunc i64 %data_V_5"   --->   Operation 500 'trunc' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln368_1 = zext i63 %p_Result_4"   --->   Operation 501 'zext' 'zext_ln368_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 502 [1/1] (0.00ns)   --->   "%bitcast_ln521_1 = bitcast i64 %zext_ln368_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 502 'bitcast' 'bitcast_ln521_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_5, i32 52, i32 62" [patchMaker.cpp:948]   --->   Operation 503 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln948 = trunc i64 %data_V_5" [patchMaker.cpp:948]   --->   Operation 504 'trunc' 'trunc_ln948' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 505 [1/1] (0.61ns)   --->   "%icmp_ln948 = icmp_ne  i11 %tmp_18, i11 2047" [patchMaker.cpp:948]   --->   Operation 505 'icmp' 'icmp_ln948' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 506 [1/1] (0.98ns)   --->   "%icmp_ln948_1 = icmp_eq  i52 %trunc_ln948, i52 0" [patchMaker.cpp:948]   --->   Operation 506 'icmp' 'icmp_ln948_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 507 [2/2] (2.01ns)   --->   "%tmp_20 = fcmp_olt  i64 %bitcast_ln521_1, i64 1" [patchMaker.cpp:948]   --->   Operation 507 'dcmp' 'tmp_20' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 23> <Delay = 6.90>
ST_68 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln948)   --->   "%or_ln948 = or i1 %icmp_ln948_1, i1 %icmp_ln948" [patchMaker.cpp:948]   --->   Operation 508 'or' 'or_ln948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 509 [1/2] (2.01ns)   --->   "%tmp_20 = fcmp_olt  i64 %bitcast_ln521_1, i64 1" [patchMaker.cpp:948]   --->   Operation 509 'dcmp' 'tmp_20' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 510 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln948 = and i1 %or_ln948, i1 %tmp_20" [patchMaker.cpp:948]   --->   Operation 510 'and' 'and_ln948' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 511 [1/1] (0.38ns)   --->   "%br_ln948 = br i1 %and_ln948, void %._crit_edge4, void" [patchMaker.cpp:948]   --->   Operation 511 'br' 'br_ln948' <Predicate = true> <Delay = 0.38>
ST_68 : Operation 512 [1/1] (0.00ns)   --->   "%shl_ln54_6 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln890, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 512 'bitconcatenate' 'shl_ln54_6' <Predicate = (and_ln948)> <Delay = 0.00>
ST_68 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln54_5 = sext i37 %shl_ln54_6" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 513 'sext' 'sext_ln54_5' <Predicate = (and_ln948)> <Delay = 0.00>
ST_68 : Operation 514 [1/1] (0.00ns)   --->   "%shl_ln54_7 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln890, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 514 'bitconcatenate' 'shl_ln54_7' <Predicate = (and_ln948)> <Delay = 0.00>
ST_68 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln54_6 = sext i35 %shl_ln54_7" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 515 'sext' 'sext_ln54_6' <Predicate = (and_ln948)> <Delay = 0.00>
ST_68 : Operation 516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln54_3 = sub i38 %sext_ln54_5, i38 %sext_ln54_6" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 516 'sub' 'sub_ln54_3' <Predicate = (and_ln948)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_68 : Operation 517 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln54_2 = add i38 %sub_ln54_3, i38 18448" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 517 'add' 'add_ln54_2' <Predicate = (and_ln948)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_68 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln950 = sext i38 %add_ln54_2" [patchMaker.cpp:950]   --->   Operation 518 'sext' 'sext_ln950' <Predicate = (and_ln948)> <Delay = 0.00>
ST_68 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln950 = zext i64 %sext_ln950" [patchMaker.cpp:950]   --->   Operation 519 'zext' 'zext_ln950' <Predicate = (and_ln948)> <Delay = 0.00>
ST_68 : Operation 520 [1/1] (4.51ns)   --->   "%mul_ln950 = mul i129 %zext_ln950, i129 24595658764946068822" [patchMaker.cpp:950]   --->   Operation 520 'mul' 'mul_ln950' <Predicate = (and_ln948)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln950, i32 69, i32 128" [patchMaker.cpp:950]   --->   Operation 521 'partselect' 'tmp_38' <Predicate = (and_ln948)> <Delay = 0.00>
ST_68 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln950_3 = zext i60 %tmp_38" [patchMaker.cpp:950]   --->   Operation 522 'zext' 'zext_ln950_3' <Predicate = (and_ln948)> <Delay = 0.00>
ST_68 : Operation 523 [1/1] (0.00ns)   --->   "%GDarray_addr_2 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln950_3" [patchMaker.cpp:950]   --->   Operation 523 'getelementptr' 'GDarray_addr_2' <Predicate = (and_ln948)> <Delay = 0.00>
ST_68 : Operation 524 [2/2] (1.64ns)   --->   "%GDarray_load_2 = load i11 %GDarray_addr_2" [patchMaker.cpp:950]   --->   Operation 524 'load' 'GDarray_load_2' <Predicate = (and_ln948)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_68 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln950, i32 69, i32 127" [patchMaker.cpp:950]   --->   Operation 525 'partselect' 'tmp_30' <Predicate = (and_ln948)> <Delay = 0.00>
ST_68 : Operation 526 [1/1] (0.00ns)   --->   "%shl_ln950_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_30, i5 0" [patchMaker.cpp:950]   --->   Operation 526 'bitconcatenate' 'shl_ln950_1' <Predicate = (and_ln948)> <Delay = 0.00>
ST_68 : Operation 527 [1/1] (0.00ns)   --->   "%shl_ln950_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_38, i3 0" [patchMaker.cpp:950]   --->   Operation 527 'bitconcatenate' 'shl_ln950_2' <Predicate = (and_ln948)> <Delay = 0.00>
ST_68 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln950_1 = zext i63 %shl_ln950_2" [patchMaker.cpp:950]   --->   Operation 528 'zext' 'zext_ln950_1' <Predicate = (and_ln948)> <Delay = 0.00>
ST_68 : Operation 529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln950 = sub i64 %zext_ln950_1, i64 %shl_ln950_1" [patchMaker.cpp:950]   --->   Operation 529 'sub' 'sub_ln950' <Predicate = (and_ln948)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_68 : Operation 530 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln950 = add i64 %sub_ln950, i64 %sext_ln950" [patchMaker.cpp:950]   --->   Operation 530 'add' 'add_ln950' <Predicate = (and_ln948)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 69 <SV = 24> <Delay = 2.83>
ST_69 : Operation 531 [1/2] (1.64ns)   --->   "%GDarray_load_2 = load i11 %GDarray_addr_2" [patchMaker.cpp:950]   --->   Operation 531 'load' 'GDarray_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_69 : Operation 532 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln950, i3 0" [patchMaker.cpp:950]   --->   Operation 532 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln950_2 = zext i67 %shl_ln3" [patchMaker.cpp:950]   --->   Operation 533 'zext' 'zext_ln950_2' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 534 [1/1] (1.18ns)   --->   "%lshr_ln950 = lshr i192 %GDarray_load_2, i192 %zext_ln950_2" [patchMaker.cpp:950]   --->   Operation 534 'lshr' 'lshr_ln950' <Predicate = true> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i192 %lshr_ln950" [patchMaker.cpp:950]   --->   Operation 535 'trunc' 'trunc_ln950' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 536 [1/1] (0.38ns)   --->   "%br_ln951 = br void %._crit_edge4" [patchMaker.cpp:951]   --->   Operation 536 'br' 'br_ln951' <Predicate = true> <Delay = 0.38>

State 70 <SV = 25> <Delay = 5.79>
ST_70 : Operation 537 [1/1] (0.00ns)   --->   "%z_top_min_1 = phi i64 %trunc_ln950, void, i64 %z_top_min_0, void %._crit_edge" [patchMaker.cpp:950]   --->   Operation 537 'phi' 'z_top_min_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 538 [1/1] (1.14ns)   --->   "%sub_ln953 = sub i64 %z_top_min_1, i64 %z_top_min_read_1" [patchMaker.cpp:953]   --->   Operation 538 'sub' 'sub_ln953' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 539 [2/2] (4.65ns)   --->   "%dc_5 = sitodp i64 %sub_ln953" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:953]   --->   Operation 539 'sitodp' 'dc_5' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 26> <Delay = 6.66>
ST_71 : Operation 540 [1/2] (4.65ns)   --->   "%dc_5 = sitodp i64 %sub_ln953" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:953]   --->   Operation 540 'sitodp' 'dc_5' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 541 [1/1] (0.00ns)   --->   "%data_V_6 = bitcast i64 %dc_5" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 541 'bitcast' 'data_V_6' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 542 [1/1] (0.00ns)   --->   "%p_Result_5 = trunc i64 %data_V_6"   --->   Operation 542 'trunc' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln368_2 = zext i63 %p_Result_5"   --->   Operation 543 'zext' 'zext_ln368_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 544 [1/1] (0.00ns)   --->   "%bitcast_ln521_2 = bitcast i64 %zext_ln368_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 544 'bitcast' 'bitcast_ln521_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_6, i32 52, i32 62" [patchMaker.cpp:953]   --->   Operation 545 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln953 = trunc i64 %data_V_6" [patchMaker.cpp:953]   --->   Operation 546 'trunc' 'trunc_ln953' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 547 [1/1] (0.61ns)   --->   "%icmp_ln953 = icmp_ne  i11 %tmp_21, i11 2047" [patchMaker.cpp:953]   --->   Operation 547 'icmp' 'icmp_ln953' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 548 [1/1] (0.98ns)   --->   "%icmp_ln953_1 = icmp_eq  i52 %trunc_ln953, i52 0" [patchMaker.cpp:953]   --->   Operation 548 'icmp' 'icmp_ln953_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 549 [2/2] (2.01ns)   --->   "%tmp_24 = fcmp_olt  i64 %bitcast_ln521_2, i64 1" [patchMaker.cpp:953]   --->   Operation 549 'dcmp' 'tmp_24' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 27> <Delay = 6.90>
ST_72 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln953)   --->   "%or_ln953 = or i1 %icmp_ln953_1, i1 %icmp_ln953" [patchMaker.cpp:953]   --->   Operation 550 'or' 'or_ln953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 551 [1/2] (2.01ns)   --->   "%tmp_24 = fcmp_olt  i64 %bitcast_ln521_2, i64 1" [patchMaker.cpp:953]   --->   Operation 551 'dcmp' 'tmp_24' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 552 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln953 = and i1 %or_ln953, i1 %tmp_24" [patchMaker.cpp:953]   --->   Operation 552 'and' 'and_ln953' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 553 [1/1] (0.38ns)   --->   "%br_ln953 = br i1 %and_ln953, void %._crit_edge5, void" [patchMaker.cpp:953]   --->   Operation 553 'br' 'br_ln953' <Predicate = true> <Delay = 0.38>
ST_72 : Operation 554 [1/1] (0.00ns)   --->   "%shl_ln54_8 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %select_ln890, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 554 'bitconcatenate' 'shl_ln54_8' <Predicate = (and_ln953)> <Delay = 0.00>
ST_72 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln54_7 = sext i37 %shl_ln54_8" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 555 'sext' 'sext_ln54_7' <Predicate = (and_ln953)> <Delay = 0.00>
ST_72 : Operation 556 [1/1] (0.00ns)   --->   "%shl_ln54_9 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln890, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 556 'bitconcatenate' 'shl_ln54_9' <Predicate = (and_ln953)> <Delay = 0.00>
ST_72 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln54_8 = sext i35 %shl_ln54_9" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 557 'sext' 'sext_ln54_8' <Predicate = (and_ln953)> <Delay = 0.00>
ST_72 : Operation 558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln54_4 = sub i38 %sext_ln54_7, i38 %sext_ln54_8" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 558 'sub' 'sub_ln54_4' <Predicate = (and_ln953)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_72 : Operation 559 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln54_3 = add i38 %sub_ln54_4, i38 12304" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 559 'add' 'add_ln54_3' <Predicate = (and_ln953)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_72 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln955 = sext i38 %add_ln54_3" [patchMaker.cpp:955]   --->   Operation 560 'sext' 'sext_ln955' <Predicate = (and_ln953)> <Delay = 0.00>
ST_72 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln955 = zext i64 %sext_ln955" [patchMaker.cpp:955]   --->   Operation 561 'zext' 'zext_ln955' <Predicate = (and_ln953)> <Delay = 0.00>
ST_72 : Operation 562 [1/1] (4.51ns)   --->   "%mul_ln955 = mul i129 %zext_ln955, i129 24595658764946068822" [patchMaker.cpp:955]   --->   Operation 562 'mul' 'mul_ln955' <Predicate = (and_ln953)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln955, i32 69, i32 128" [patchMaker.cpp:955]   --->   Operation 563 'partselect' 'tmp_39' <Predicate = (and_ln953)> <Delay = 0.00>
ST_72 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln955_3 = zext i60 %tmp_39" [patchMaker.cpp:955]   --->   Operation 564 'zext' 'zext_ln955_3' <Predicate = (and_ln953)> <Delay = 0.00>
ST_72 : Operation 565 [1/1] (0.00ns)   --->   "%GDarray_addr_3 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln955_3" [patchMaker.cpp:955]   --->   Operation 565 'getelementptr' 'GDarray_addr_3' <Predicate = (and_ln953)> <Delay = 0.00>
ST_72 : Operation 566 [2/2] (1.64ns)   --->   "%GDarray_load_3 = load i11 %GDarray_addr_3" [patchMaker.cpp:955]   --->   Operation 566 'load' 'GDarray_load_3' <Predicate = (and_ln953)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_72 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln955, i32 69, i32 127" [patchMaker.cpp:955]   --->   Operation 567 'partselect' 'tmp_33' <Predicate = (and_ln953)> <Delay = 0.00>
ST_72 : Operation 568 [1/1] (0.00ns)   --->   "%shl_ln955_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_33, i5 0" [patchMaker.cpp:955]   --->   Operation 568 'bitconcatenate' 'shl_ln955_1' <Predicate = (and_ln953)> <Delay = 0.00>
ST_72 : Operation 569 [1/1] (0.00ns)   --->   "%shl_ln955_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_39, i3 0" [patchMaker.cpp:955]   --->   Operation 569 'bitconcatenate' 'shl_ln955_2' <Predicate = (and_ln953)> <Delay = 0.00>
ST_72 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln955_1 = zext i63 %shl_ln955_2" [patchMaker.cpp:955]   --->   Operation 570 'zext' 'zext_ln955_1' <Predicate = (and_ln953)> <Delay = 0.00>
ST_72 : Operation 571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln955 = sub i64 %zext_ln955_1, i64 %shl_ln955_1" [patchMaker.cpp:955]   --->   Operation 571 'sub' 'sub_ln955' <Predicate = (and_ln953)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_72 : Operation 572 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln955 = add i64 %sub_ln955, i64 %sext_ln955" [patchMaker.cpp:955]   --->   Operation 572 'add' 'add_ln955' <Predicate = (and_ln953)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 73 <SV = 28> <Delay = 2.83>
ST_73 : Operation 573 [1/2] (1.64ns)   --->   "%GDarray_load_3 = load i11 %GDarray_addr_3" [patchMaker.cpp:955]   --->   Operation 573 'load' 'GDarray_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_73 : Operation 574 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln955, i3 0" [patchMaker.cpp:955]   --->   Operation 574 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln955_2 = zext i67 %shl_ln4" [patchMaker.cpp:955]   --->   Operation 575 'zext' 'zext_ln955_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 576 [1/1] (1.18ns)   --->   "%lshr_ln955 = lshr i192 %GDarray_load_3, i192 %zext_ln955_2" [patchMaker.cpp:955]   --->   Operation 576 'lshr' 'lshr_ln955' <Predicate = true> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln955 = trunc i192 %lshr_ln955" [patchMaker.cpp:955]   --->   Operation 577 'trunc' 'trunc_ln955' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 578 [1/1] (0.38ns)   --->   "%br_ln956 = br void %._crit_edge5" [patchMaker.cpp:956]   --->   Operation 578 'br' 'br_ln956' <Predicate = true> <Delay = 0.38>

State 74 <SV = 29> <Delay = 5.98>
ST_74 : Operation 579 [1/1] (0.00ns)   --->   "%z_top_min_2 = phi i64 %trunc_ln955, void, i64 %z_top_min_1, void %._crit_edge4" [patchMaker.cpp:955]   --->   Operation 579 'phi' 'z_top_min_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 580 [1/1] (0.00ns)   --->   "%new_z_i_atTop_3_load = load i64 %new_z_i_atTop_3" [patchMaker.cpp:958]   --->   Operation 580 'load' 'new_z_i_atTop_3_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 581 [1/1] (1.14ns)   --->   "%sub_ln958 = sub i64 %z_top_min_2, i64 %z_top_min_read_1" [patchMaker.cpp:958]   --->   Operation 581 'sub' 'sub_ln958' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 582 [1/1] (4.43ns)   --->   "%mul_ln958 = mul i64 %sub_ln958, i64 %white_space_height_read_1" [patchMaker.cpp:958]   --->   Operation 582 'mul' 'mul_ln958' <Predicate = true> <Delay = 4.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln958, i32 63" [patchMaker.cpp:958]   --->   Operation 583 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 584 [1/1] (0.41ns)   --->   "%select_ln958 = select i1 %tmp_40, i64 %new_z_i_atTop_3_load, i64 %z_top_min_2" [patchMaker.cpp:958]   --->   Operation 584 'select' 'select_ln958' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 585 [1/1] (0.00ns)   --->   "%nPatchesAtComplementary = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches" [patchMaker.cpp:973]   --->   Operation 585 'read' 'nPatchesAtComplementary' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 586 [1/1] (0.88ns)   --->   "%add_ln974 = add i32 %nPatchesAtComplementary, i32 4294967295" [patchMaker.cpp:974]   --->   Operation 586 'add' 'add_ln974' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 587 [1/1] (0.85ns)   --->   "%icmp_ln975 = icmp_sgt  i32 %nPatchesAtComplementary, i32 %nPatchesAtOriginal_read" [patchMaker.cpp:975]   --->   Operation 587 'icmp' 'icmp_ln975' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 588 [1/1] (0.00ns)   --->   "%br_ln975 = br i1 %icmp_ln975, void %._crit_edge7, void" [patchMaker.cpp:975]   --->   Operation 588 'br' 'br_ln975' <Predicate = true> <Delay = 0.00>

State 75 <SV = 30> <Delay = 2.01>
ST_75 : Operation 589 [2/2] (2.01ns)   --->   "%call_ln994 = call void @delete_patch, i32 %n_patches, i32 %nPatchesAtComplementary, i64 %patches_superpoints, i64 %patches_parameters, i32 %add_ln974" [patchMaker.cpp:994]   --->   Operation 589 'call' 'call_ln994' <Predicate = true> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 31> <Delay = 0.00>
ST_76 : Operation 590 [1/2] (0.00ns)   --->   "%call_ln994 = call void @delete_patch, i32 %n_patches, i32 %nPatchesAtComplementary, i64 %patches_superpoints, i64 %patches_parameters, i32 %add_ln974" [patchMaker.cpp:994]   --->   Operation 590 'call' 'call_ln994' <Predicate = (icmp_ln975)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln996 = br void %._crit_edge7" [patchMaker.cpp:996]   --->   Operation 591 'br' 'br_ln996' <Predicate = (icmp_ln975)> <Delay = 0.00>

State 77 <SV = 32> <Delay = 0.38>
ST_77 : Operation 592 [2/2] (0.38ns)   --->   "%ppl_assign2 = call i32 @makePatch_alignedToLine, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints, i64 %patches_parameters, i64 %complementary_apexZ0_read, i64 %select_ln958, i32 %ppl_read, i1 1, i25 %radii, i26 %trapezoid_edges, i64 %temp" [patchMaker.cpp:1001]   --->   Operation 592 'call' 'ppl_assign2' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 33> <Delay = 0.00>
ST_78 : Operation 593 [1/2] (0.00ns)   --->   "%ppl_assign2 = call i32 @makePatch_alignedToLine, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints, i64 %patches_parameters, i64 %complementary_apexZ0_read, i64 %select_ln958, i32 %ppl_read, i1 1, i25 %radii, i26 %trapezoid_edges, i64 %temp" [patchMaker.cpp:1001]   --->   Operation 593 'call' 'ppl_assign2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 34> <Delay = 4.01>
ST_79 : Operation 594 [1/1] (0.00ns)   --->   "%n_patches_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches" [patchMaker.cpp:1003]   --->   Operation 594 'read' 'n_patches_read' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln1003 = trunc i32 %n_patches_read" [patchMaker.cpp:1003]   --->   Operation 595 'trunc' 'trunc_ln1003' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 596 [1/1] (0.88ns)   --->   "%lastPatchIdx = add i32 %n_patches_read, i32 4294967295" [patchMaker.cpp:1003]   --->   Operation 596 'add' 'lastPatchIdx' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln1006 = trunc i32 %lastPatchIdx" [patchMaker.cpp:1006]   --->   Operation 597 'trunc' 'trunc_ln1006' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_47_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln1006, i7 0" [patchMaker.cpp:1006]   --->   Operation 598 'bitconcatenate' 'tmp_47_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln1006_1 = trunc i32 %lastPatchIdx" [patchMaker.cpp:1006]   --->   Operation 599 'trunc' 'trunc_ln1006_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_48_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln1006_1, i3 0" [patchMaker.cpp:1006]   --->   Operation 600 'bitconcatenate' 'tmp_48_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 601 [1/1] (0.74ns)   --->   "%sub_ln1006 = sub i12 %tmp_47_cast, i12 %tmp_48_cast" [patchMaker.cpp:1006]   --->   Operation 601 'sub' 'sub_ln1006' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 602 [1/1] (0.74ns)   --->   "%add_ln1006_1 = add i12 %sub_ln1006, i12 48" [patchMaker.cpp:1006]   --->   Operation 602 'add' 'add_ln1006_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 603 [1/1] (0.00ns)   --->   "%or_ln1006 = or i12 %add_ln1006_1, i12 1" [patchMaker.cpp:1006]   --->   Operation 603 'or' 'or_ln1006' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln1006 = zext i12 %or_ln1006" [patchMaker.cpp:1006]   --->   Operation 604 'zext' 'zext_ln1006' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 605 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i64 %patches_parameters, i64 0, i64 %zext_ln1006" [patchMaker.cpp:1006]   --->   Operation 605 'getelementptr' 'patches_parameters_addr' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 606 [1/1] (0.74ns)   --->   "%add_ln1007 = add i12 %sub_ln1006, i12 55" [patchMaker.cpp:1007]   --->   Operation 606 'add' 'add_ln1007' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln1007 = zext i12 %add_ln1007" [patchMaker.cpp:1007]   --->   Operation 607 'zext' 'zext_ln1007' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 608 [1/1] (0.00ns)   --->   "%patches_parameters_addr_12 = getelementptr i64 %patches_parameters, i64 0, i64 %zext_ln1007" [patchMaker.cpp:1007]   --->   Operation 608 'getelementptr' 'patches_parameters_addr_12' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 609 [2/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr" [patchMaker.cpp:1006]   --->   Operation 609 'load' 'patches_parameters_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3840> <RAM>
ST_79 : Operation 610 [2/2] (1.64ns)   --->   "%patches_parameters_load_12 = load i12 %patches_parameters_addr_12" [patchMaker.cpp:1007]   --->   Operation 610 'load' 'patches_parameters_load_12' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3840> <RAM>
ST_79 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %n_patches_read, i32 2, i32 31" [patchMaker.cpp:1028]   --->   Operation 611 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 612 [1/1] (0.83ns)   --->   "%icmp_ln1028 = icmp_sgt  i30 %tmp_41, i30 0" [patchMaker.cpp:1028]   --->   Operation 612 'icmp' 'icmp_ln1028' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 35> <Delay = 4.26>
ST_80 : Operation 613 [1/1] (0.70ns)   --->   "%add_ln1006 = add i5 %trunc_ln1003, i5 31" [patchMaker.cpp:1006]   --->   Operation 613 'add' 'add_ln1006' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 614 [1/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr" [patchMaker.cpp:1006]   --->   Operation 614 'load' 'patches_parameters_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3840> <RAM>
ST_80 : Operation 615 [1/2] (1.64ns)   --->   "%patches_parameters_load_12 = load i12 %patches_parameters_addr_12" [patchMaker.cpp:1007]   --->   Operation 615 'load' 'patches_parameters_load_12' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3840> <RAM>
ST_80 : Operation 616 [1/1] (1.14ns)   --->   "%sub_ln1012 = sub i64 %original_c_read, i64 %patches_parameters_load" [patchMaker.cpp:1012]   --->   Operation 616 'sub' 'sub_ln1012' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 617 [1/1] (1.14ns)   --->   "%sub_ln1012_1 = sub i64 %original_d_read, i64 %patches_parameters_load_12" [patchMaker.cpp:1012]   --->   Operation 617 'sub' 'sub_ln1012_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 618 [1/1] (1.06ns)   --->   "%icmp_ln1012 = icmp_slt  i64 %sub_ln1012, i64 %sub_ln1012_1" [patchMaker.cpp:1012]   --->   Operation 618 'icmp' 'icmp_ln1012' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 619 [1/1] (0.41ns)   --->   "%select_ln1012 = select i1 %icmp_ln1012, i64 %sub_ln1012_1, i64 %sub_ln1012" [patchMaker.cpp:1012]   --->   Operation 619 'select' 'select_ln1012' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 620 [1/1] (0.38ns)   --->   "%br_ln1028 = br i1 %icmp_ln1028, void %.critedge, void" [patchMaker.cpp:1028]   --->   Operation 620 'br' 'br_ln1028' <Predicate = true> <Delay = 0.38>
ST_80 : Operation 621 [1/1] (0.70ns)   --->   "%thirdLastPatchIdx = add i5 %trunc_ln1003, i5 29" [patchMaker.cpp:1031]   --->   Operation 621 'add' 'thirdLastPatchIdx' <Predicate = (icmp_ln1028)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 622 [1/1] (0.38ns)   --->   "%br_ln1038 = br void" [patchMaker.cpp:1038]   --->   Operation 622 'br' 'br_ln1038' <Predicate = (icmp_ln1028)> <Delay = 0.38>

State 81 <SV = 36> <Delay = 0.57>
ST_81 : Operation 623 [1/1] (0.00ns)   --->   "%i_9 = phi i3 0, void, i3 %add_ln1038, void" [patchMaker.cpp:1038]   --->   Operation 623 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 624 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 624 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 625 [1/1] (0.49ns)   --->   "%icmp_ln1038 = icmp_eq  i3 %i_9, i3 5" [patchMaker.cpp:1038]   --->   Operation 625 'icmp' 'icmp_ln1038' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 626 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3"   --->   Operation 626 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 627 [1/1] (0.57ns)   --->   "%add_ln1038 = add i3 %i_9, i3 1" [patchMaker.cpp:1038]   --->   Operation 627 'add' 'add_ln1038' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln1038 = br i1 %icmp_ln1038, void %.split, void %.loopexit" [patchMaker.cpp:1038]   --->   Operation 628 'br' 'br_ln1038' <Predicate = true> <Delay = 0.00>

State 82 <SV = 37> <Delay = 5.37>
ST_82 : Operation 629 [5/5] (5.37ns)   --->   "%tmp_25 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i5 %add_ln1006, i3 %i_9, i5 %thirdLastPatchIdx, i3 %i_9" [patchMaker.cpp:1040]   --->   Operation 629 'call' 'tmp_25' <Predicate = (!icmp_ln1038)> <Delay = 5.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 38> <Delay = 6.93>
ST_83 : Operation 630 [4/5] (6.93ns)   --->   "%tmp_25 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i5 %add_ln1006, i3 %i_9, i5 %thirdLastPatchIdx, i3 %i_9" [patchMaker.cpp:1040]   --->   Operation 630 'call' 'tmp_25' <Predicate = (!icmp_ln1038)> <Delay = 6.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 39> <Delay = 6.93>
ST_84 : Operation 631 [3/5] (6.93ns)   --->   "%tmp_25 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i5 %add_ln1006, i3 %i_9, i5 %thirdLastPatchIdx, i3 %i_9" [patchMaker.cpp:1040]   --->   Operation 631 'call' 'tmp_25' <Predicate = (!icmp_ln1038)> <Delay = 6.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 40> <Delay = 6.93>
ST_85 : Operation 632 [2/5] (6.93ns)   --->   "%tmp_25 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i5 %add_ln1006, i3 %i_9, i5 %thirdLastPatchIdx, i3 %i_9" [patchMaker.cpp:1040]   --->   Operation 632 'call' 'tmp_25' <Predicate = (!icmp_ln1038)> <Delay = 6.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 41> <Delay = 6.93>
ST_86 : Operation 633 [1/1] (0.00ns)   --->   "%specloopname_ln1038 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [patchMaker.cpp:1038]   --->   Operation 633 'specloopname' 'specloopname_ln1038' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_86 : Operation 634 [1/5] (6.93ns)   --->   "%tmp_25 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i5 %add_ln1006, i3 %i_9, i5 %thirdLastPatchIdx, i3 %i_9" [patchMaker.cpp:1040]   --->   Operation 634 'call' 'tmp_25' <Predicate = (!icmp_ln1038)> <Delay = 6.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_86 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln1040 = br i1 %tmp_25, void %.critedge.loopexit, void" [patchMaker.cpp:1040]   --->   Operation 635 'br' 'br_ln1040' <Predicate = (!icmp_ln1038)> <Delay = 0.00>
ST_86 : Operation 636 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 636 'br' 'br_ln0' <Predicate = (!icmp_ln1038 & tmp_25)> <Delay = 0.00>

State 87 <SV = 42> <Delay = 0.38>
ST_87 : Operation 637 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.critedge"   --->   Operation 637 'br' 'br_ln0' <Predicate = (icmp_ln1028 & !icmp_ln1038)> <Delay = 0.38>
ST_87 : Operation 638 [1/1] (0.00ns)   --->   "%current_z_top_index_0 = phi i32 %add_ln1058, void %.loopexit, i32 %select_ln890, void %._crit_edge7, i32 %select_ln890, void %.critedge.loopexit" [patchMaker.cpp:1058]   --->   Operation 638 'phi' 'current_z_top_index_0' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 639 [1/1] (0.00ns)   --->   "%z_top_min_4 = phi i64 %tmp_11, void %.loopexit, i64 %select_ln958, void %._crit_edge7, i64 %select_ln958, void %.critedge.loopexit" [patchMaker.cpp:941]   --->   Operation 639 'phi' 'z_top_min_4' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 640 [1/1] (0.00ns)   --->   "%newret = insertvalue i384 <undef>, i64 %white_space_height_read_1"   --->   Operation 640 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 641 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i384 %newret, i32 %lastPatchIdx" [patchMaker.cpp:1003]   --->   Operation 641 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 642 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i384 %newret2, i32 %current_z_top_index_0" [patchMaker.cpp:1003]   --->   Operation 642 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 643 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i384 %newret4, i32 %counter_0" [patchMaker.cpp:1003]   --->   Operation 643 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 644 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i384 %newret6, i32 %counterUpshift_0" [patchMaker.cpp:1003]   --->   Operation 644 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 645 [1/1] (0.00ns)   --->   "%newret5 = insertvalue i384 %newret8, i64 %z_top_min_read_1" [patchMaker.cpp:1003]   --->   Operation 645 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 646 [1/1] (0.00ns)   --->   "%newret7 = insertvalue i384 %newret5, i64 %select_ln1012" [patchMaker.cpp:1003]   --->   Operation 646 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 647 [1/1] (0.00ns)   --->   "%newret9 = insertvalue i384 %newret7, i64 %z_top_min_4" [patchMaker.cpp:1003]   --->   Operation 647 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 648 [1/1] (0.00ns)   --->   "%ret_ln1003 = ret i384 %newret9" [patchMaker.cpp:1003]   --->   Operation 648 'ret' 'ret_ln1003' <Predicate = true> <Delay = 0.00>

State 88 <SV = 37> <Delay = 2.01>
ST_88 : Operation 649 [2/2] (2.01ns)   --->   "%call_ln1056 = call void @delete_patch, i32 %n_patches, i32 %n_patches_read, i64 %patches_superpoints, i64 %patches_parameters, i32 %lastPatchIdx" [patchMaker.cpp:1056]   --->   Operation 649 'call' 'call_ln1056' <Predicate = true> <Delay = 2.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 38> <Delay = 0.00>
ST_89 : Operation 650 [1/2] (0.00ns)   --->   "%call_ln1056 = call void @delete_patch, i32 %n_patches, i32 %n_patches_read, i64 %patches_superpoints, i64 %patches_parameters, i32 %lastPatchIdx" [patchMaker.cpp:1056]   --->   Operation 650 'call' 'call_ln1056' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 39> <Delay = 0.38>
ST_90 : Operation 651 [2/2] (0.38ns)   --->   "%call_ret1 = call i32 @makePatch_alignedToLine, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints, i64 %patches_parameters, i64 %complementary_apexZ0_read, i64 %tmp_11, i32 %ppl_assign2, i1 1, i25 %radii, i26 %trapezoid_edges, i64 %temp" [patchMaker.cpp:1063]   --->   Operation 651 'call' 'call_ret1' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 40> <Delay = 0.00>
ST_91 : Operation 652 [1/2] (0.00ns)   --->   "%call_ret1 = call i32 @makePatch_alignedToLine, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints, i64 %patches_parameters, i64 %complementary_apexZ0_read, i64 %tmp_11, i32 %ppl_assign2, i1 1, i25 %radii, i26 %trapezoid_edges, i64 %temp" [patchMaker.cpp:1063]   --->   Operation 652 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 41> <Delay = 0.88>
ST_92 : Operation 653 [1/1] (0.88ns)   --->   "%add_ln1058 = add i32 %select_ln890, i32 4294967295" [patchMaker.cpp:1058]   --->   Operation 653 'add' 'add_ln1058' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 654 [1/1] (0.38ns)   --->   "%br_ln1064 = br void %.critedge" [patchMaker.cpp:1064]   --->   Operation 654 'br' 'br_ln1064' <Predicate = true> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	wire read on port 'z_top_min_read' [26]  (0 ns)
	'call' operation ('tmp', patchMaker.cpp:845) to 'get_index_from_z' [39]  (1.09 ns)

 <State 2>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', patchMaker.cpp:857) with incoming values : ('add_ln857', patchMaker.cpp:857) [42]  (0.387 ns)

 <State 3>: 1.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln860', patchMaker.cpp:860) [56]  (1.06 ns)
	multiplexor before 'phi' operation ('empty_63', patchMaker.cpp:845) with incoming values : ('tmp', patchMaker.cpp:845) ('add_ln862', patchMaker.cpp:862) [80]  (0.387 ns)

 <State 4>: 4.74ns
The critical path consists of the following:
	'call' operation ('tmp_s', patchMaker.cpp:857) to 'straightLineProjectorFromLayerIJtoK' [50]  (4.74 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', patchMaker.cpp:857) to 'straightLineProjectorFromLayerIJtoK' [50]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', patchMaker.cpp:857) to 'straightLineProjectorFromLayerIJtoK' [50]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', patchMaker.cpp:857) to 'straightLineProjectorFromLayerIJtoK' [50]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', patchMaker.cpp:857) to 'straightLineProjectorFromLayerIJtoK' [50]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', patchMaker.cpp:857) to 'straightLineProjectorFromLayerIJtoK' [50]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', patchMaker.cpp:857) to 'straightLineProjectorFromLayerIJtoK' [50]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', patchMaker.cpp:857) to 'straightLineProjectorFromLayerIJtoK' [50]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', patchMaker.cpp:857) to 'straightLineProjectorFromLayerIJtoK' [50]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', patchMaker.cpp:857) to 'straightLineProjectorFromLayerIJtoK' [50]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'call' operation ('tmp_s', patchMaker.cpp:857) to 'straightLineProjectorFromLayerIJtoK' [50]  (7.3 ns)

 <State 15>: 5.55ns
The critical path consists of the following:
	'call' operation ('tmp_s', patchMaker.cpp:857) to 'straightLineProjectorFromLayerIJtoK' [50]  (4.46 ns)
	'call' operation ('tmp_1', patchMaker.cpp:857) to 'get_index_from_z' [51]  (1.09 ns)

 <State 16>: 0.699ns
The critical path consists of the following:
	'call' operation ('tmp_1', patchMaker.cpp:857) to 'get_index_from_z' [51]  (0 ns)
	'store' operation ('store_ln857', patchMaker.cpp:857) of variable 'tmp_1', patchMaker.cpp:857 on array 'current_z_i_index', patchMaker.cpp:852 [53]  (0.699 ns)

 <State 17>: 0.699ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:863) with incoming values : ('add_ln863', patchMaker.cpp:863) [62]  (0 ns)
	'getelementptr' operation ('current_z_i_index_addr_1', patchMaker.cpp:865) [71]  (0 ns)
	'load' operation ('current_z_i_index_load', patchMaker.cpp:865) on array 'current_z_i_index', patchMaker.cpp:852 [72]  (0.699 ns)

 <State 18>: 2.28ns
The critical path consists of the following:
	'load' operation ('current_z_i_index_load', patchMaker.cpp:865) on array 'current_z_i_index', patchMaker.cpp:852 [72]  (0.699 ns)
	'add' operation ('add_ln865', patchMaker.cpp:865) [73]  (0.88 ns)
	'store' operation ('store_ln865', patchMaker.cpp:865) of variable 'add_ln865', patchMaker.cpp:865 on array 'new_z_i_index', patchMaker.cpp:853 [75]  (0.699 ns)

 <State 19>: 1.27ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_63', patchMaker.cpp:845) with incoming values : ('tmp', patchMaker.cpp:845) ('add_ln862', patchMaker.cpp:862) [80]  (0.387 ns)
	'phi' operation ('empty_63', patchMaker.cpp:845) with incoming values : ('tmp', patchMaker.cpp:845) ('add_ln862', patchMaker.cpp:862) [80]  (0 ns)
	'add' operation ('add_ln883', patchMaker.cpp:883) [85]  (0.88 ns)

 <State 20>: 0.699ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:884) with incoming values : ('add_ln884', patchMaker.cpp:884) [88]  (0 ns)
	'getelementptr' operation ('current_z_i_index_addr_3', patchMaker.cpp:886) [97]  (0 ns)
	'load' operation ('current_z_i_index_load_2', patchMaker.cpp:886) on array 'current_z_i_index', patchMaker.cpp:852 [98]  (0.699 ns)

 <State 21>: 2.28ns
The critical path consists of the following:
	'load' operation ('current_z_i_index_load_2', patchMaker.cpp:886) on array 'current_z_i_index', patchMaker.cpp:852 [98]  (0.699 ns)
	'add' operation ('add_ln886', patchMaker.cpp:886) [99]  (0.88 ns)
	'store' operation ('store_ln886', patchMaker.cpp:886) of variable 'add_ln886', patchMaker.cpp:886 on array 'new_z_i_index', patchMaker.cpp:853 [101]  (0.699 ns)

 <State 22>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('GDn_points_addr', patchMaker.cpp:890) [131]  (0 ns)
	'load' operation ('GDn_points_load', patchMaker.cpp:890) on array 'GDn_points' [132]  (0.699 ns)

 <State 23>: 0.699ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:875) with incoming values : ('add_ln875', patchMaker.cpp:875) [110]  (0 ns)
	'getelementptr' operation ('current_z_i_index_addr_2', patchMaker.cpp:877) [119]  (0 ns)
	'load' operation ('current_z_i_index_load_1', patchMaker.cpp:877) on array 'current_z_i_index', patchMaker.cpp:852 [120]  (0.699 ns)

 <State 24>: 2.28ns
The critical path consists of the following:
	'load' operation ('current_z_i_index_load_1', patchMaker.cpp:877) on array 'current_z_i_index', patchMaker.cpp:852 [120]  (0.699 ns)
	'add' operation ('add_ln877', patchMaker.cpp:877) [121]  (0.88 ns)
	'store' operation ('store_ln877', patchMaker.cpp:877) of variable 'add_ln877', patchMaker.cpp:877 on array 'new_z_i_index', patchMaker.cpp:853 [123]  (0.699 ns)

 <State 25>: 2.66ns
The critical path consists of the following:
	'load' operation ('GDn_points_load', patchMaker.cpp:890) on array 'GDn_points' [132]  (0.699 ns)
	'add' operation ('add_ln890', patchMaker.cpp:890) [133]  (0.88 ns)
	'icmp' operation ('icmp_ln890', patchMaker.cpp:890) [134]  (0.859 ns)
	'select' operation ('select_ln890', patchMaker.cpp:890) [135]  (0.227 ns)

 <State 26>: 0.699ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:892) with incoming values : ('add_ln892', patchMaker.cpp:892) [138]  (0 ns)
	'getelementptr' operation ('GDn_points_addr_1', patchMaker.cpp:894) [150]  (0 ns)
	'load' operation ('GDn_points_load_1', patchMaker.cpp:894) on array 'GDn_points' [151]  (0.699 ns)

 <State 27>: 5.05ns
The critical path consists of the following:
	'load' operation ('GDn_points_load_1', patchMaker.cpp:894) on array 'GDn_points' [151]  (0.699 ns)
	'sitofp' operation ('conv4', patchMaker.cpp:894) [152]  (4.35 ns)

 <State 28>: 4.35ns
The critical path consists of the following:
	'sitofp' operation ('conv4', patchMaker.cpp:894) [152]  (4.35 ns)

 <State 29>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('sub', patchMaker.cpp:894) [153]  (6.15 ns)

 <State 30>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('sub', patchMaker.cpp:894) [153]  (6.15 ns)

 <State 31>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('sub', patchMaker.cpp:894) [153]  (6.15 ns)

 <State 32>: 6ns
The critical path consists of the following:
	'sitofp' operation ('conv', patchMaker.cpp:894) [149]  (4.35 ns)
	'fcmp' operation ('tmp_3', patchMaker.cpp:894) [167]  (1.65 ns)

 <State 33>: 5.86ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', patchMaker.cpp:894) [167]  (1.65 ns)
	'and' operation ('and_ln894_1', patchMaker.cpp:894) [168]  (0.122 ns)
	'select' operation ('x', patchMaker.cpp:894) [169]  (0.227 ns)
	'sub' operation ('sub_ln1311') [179]  (0.705 ns)
	'select' operation ('ush') [181]  (0.303 ns)
	'shl' operation ('r.V') [185]  (0 ns)
	'select' operation ('val') [189]  (1.05 ns)
	'sub' operation ('result.V') [190]  (0.88 ns)
	'select' operation ('result.V', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [191]  (0.227 ns)
	'store' operation ('store_ln894', patchMaker.cpp:894) of variable 'result.V', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59 on array 'new_z_i_index', patchMaker.cpp:853 [192]  (0.699 ns)

 <State 34>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', patchMaker.cpp:897) with incoming values : ('add_ln897', patchMaker.cpp:897) [197]  (0.387 ns)

 <State 35>: 0.699ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:897) with incoming values : ('add_ln897', patchMaker.cpp:897) [197]  (0 ns)
	'getelementptr' operation ('new_z_i_index_addr_4', patchMaker.cpp:899) [206]  (0 ns)
	'load' operation ('new_z_i_index_load_1', patchMaker.cpp:899) on array 'new_z_i_index', patchMaker.cpp:853 [207]  (0.699 ns)

 <State 36>: 5.05ns
The critical path consists of the following:
	'load' operation ('new_z_i_index_load_1', patchMaker.cpp:899) on array 'new_z_i_index', patchMaker.cpp:853 [207]  (0.699 ns)
	'sitofp' operation ('conv5', patchMaker.cpp:899) [208]  (4.35 ns)

 <State 37>: 6ns
The critical path consists of the following:
	'sitofp' operation ('conv5', patchMaker.cpp:899) [208]  (4.35 ns)
	'fcmp' operation ('tmp_7', patchMaker.cpp:899) [215]  (1.65 ns)

 <State 38>: 5.74ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', patchMaker.cpp:899) [215]  (1.65 ns)
	'and' operation ('and_ln899', patchMaker.cpp:899) [216]  (0 ns)
	'select' operation ('data.V', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312) [217]  (0.227 ns)
	'sub' operation ('sub_ln1311_2') [226]  (0.705 ns)
	'select' operation ('ush') [228]  (0.303 ns)
	'lshr' operation ('r.V') [231]  (0 ns)
	'select' operation ('val') [236]  (1.05 ns)
	'sub' operation ('result.V') [237]  (0.88 ns)
	'select' operation ('result.V', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [238]  (0.227 ns)
	'store' operation ('store_ln899', patchMaker.cpp:899) of variable 'result.V', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59 on array 'new_z_i_index', patchMaker.cpp:853 [239]  (0.699 ns)

 <State 39>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', patchMaker.cpp:903) with incoming values : ('add_ln903', patchMaker.cpp:903) [244]  (0.387 ns)

 <State 40>: 0.699ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:903) with incoming values : ('add_ln903', patchMaker.cpp:903) [244]  (0 ns)
	'getelementptr' operation ('new_z_i_index_addr_5', patchMaker.cpp:905) [253]  (0 ns)
	'load' operation ('new_z_i_index_load_2', patchMaker.cpp:905) on array 'new_z_i_index', patchMaker.cpp:853 [254]  (0.699 ns)

 <State 41>: 1.54ns
The critical path consists of the following:
	'sub' operation ('sub_ln54', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [259]  (0.785 ns)
	'or' operation ('or_ln54', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [265]  (0 ns)
	'add' operation ('add_ln54', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [267]  (0.752 ns)

 <State 42>: 6.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln905', patchMaker.cpp:905) [270]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr', patchMaker.cpp:905) [273]  (0 ns)
	'load' operation ('GDarray_load', patchMaker.cpp:905) on array 'GDarray' [274]  (1.65 ns)

 <State 43>: 3.55ns
The critical path consists of the following:
	'load' operation ('GDarray_load', patchMaker.cpp:905) on array 'GDarray' [274]  (1.65 ns)
	'lshr' operation ('lshr_ln905', patchMaker.cpp:905) [283]  (1.19 ns)
	'store' operation ('store_ln905', patchMaker.cpp:905) of variable 'trunc_ln905', patchMaker.cpp:905 on array 'new_z_i', patchMaker.cpp:901 [286]  (0.714 ns)

 <State 44>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', patchMaker.cpp:914) with incoming values : ('add_ln914', patchMaker.cpp:914) [296]  (0.387 ns)

 <State 45>: 0.714ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:914) with incoming values : ('add_ln914', patchMaker.cpp:914) [296]  (0 ns)
	'getelementptr' operation ('new_z_i_addr_1', patchMaker.cpp:912) [305]  (0 ns)
	'load' operation ('new_z_i_load', patchMaker.cpp:912) on array 'new_z_i', patchMaker.cpp:901 [306]  (0.714 ns)

 <State 46>: 5.45ns
The critical path consists of the following:
	'load' operation ('new_z_i_load', patchMaker.cpp:912) on array 'new_z_i', patchMaker.cpp:901 [306]  (0.714 ns)
	'call' operation ('new_z_i_atTop[0]', patchMaker.cpp:911) to 'straightLineProjectorFromLayerIJtoK' [308]  (4.74 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop[0]', patchMaker.cpp:911) to 'straightLineProjectorFromLayerIJtoK' [308]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop[0]', patchMaker.cpp:911) to 'straightLineProjectorFromLayerIJtoK' [308]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop[0]', patchMaker.cpp:911) to 'straightLineProjectorFromLayerIJtoK' [308]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop[0]', patchMaker.cpp:911) to 'straightLineProjectorFromLayerIJtoK' [308]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop[0]', patchMaker.cpp:911) to 'straightLineProjectorFromLayerIJtoK' [308]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop[0]', patchMaker.cpp:911) to 'straightLineProjectorFromLayerIJtoK' [308]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop[0]', patchMaker.cpp:911) to 'straightLineProjectorFromLayerIJtoK' [308]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop[0]', patchMaker.cpp:911) to 'straightLineProjectorFromLayerIJtoK' [308]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop[0]', patchMaker.cpp:911) to 'straightLineProjectorFromLayerIJtoK' [308]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop[0]', patchMaker.cpp:911) to 'straightLineProjectorFromLayerIJtoK' [308]  (7.3 ns)

 <State 57>: 4.46ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop[0]', patchMaker.cpp:911) to 'straightLineProjectorFromLayerIJtoK' [308]  (4.46 ns)
	'store' operation ('store_ln911', patchMaker.cpp:911) of variable 'new_z_i_atTop[0]', patchMaker.cpp:911 on local variable 'new_z_i_atTop[3]' [312]  (0 ns)

 <State 58>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', patchMaker.cpp:921) with incoming values : ('add_ln921', patchMaker.cpp:921) [329]  (0.387 ns)

 <State 59>: 6.25ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:921) with incoming values : ('add_ln921', patchMaker.cpp:921) [329]  (0 ns)
	'mux' operation ('tmp_15', patchMaker.cpp:923) [344]  (0.453 ns)
	'sub' operation ('__x', patchMaker.cpp:923) [345]  (1.15 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:923) [346]  (4.65 ns)

 <State 60>: 4.65ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:923) [346]  (4.65 ns)

 <State 61>: 3.64ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510) [353]  (0.735 ns)
	'select' operation ('ush') [357]  (0.299 ns)
	'shl' operation ('r.V') [361]  (0 ns)
	'select' operation ('val') [365]  (1.13 ns)
	'icmp' operation ('icmp_ln923', patchMaker.cpp:923) [366]  (1.06 ns)
	'select' operation ('layerSMin', patchMaker.cpp:923) [369]  (0.411 ns)

 <State 62>: 6.25ns
The critical path consists of the following:
	'load' operation ('new_z_i_atTop_3_1_load', patchMaker.cpp:941) on local variable 'new_z_i_atTop[3]' [372]  (0 ns)
	'mux' operation ('tmp_11', patchMaker.cpp:941) [377]  (0.453 ns)
	'sub' operation ('__x', patchMaker.cpp:943) [378]  (1.15 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:943) [379]  (4.65 ns)

 <State 63>: 6.66ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:943) [379]  (4.65 ns)
	'dcmp' operation ('tmp_14', patchMaker.cpp:943) [389]  (2.01 ns)

 <State 64>: 6.91ns
The critical path consists of the following:
	'sub' operation ('sub_ln54_2', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [397]  (0 ns)
	'add' operation ('add_ln54_1', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [398]  (0.752 ns)
	'mul' operation ('mul_ln945', patchMaker.cpp:945) [401]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr_1', patchMaker.cpp:945) [404]  (0 ns)
	'load' operation ('GDarray_load_1', patchMaker.cpp:945) on array 'GDarray' [405]  (1.65 ns)

 <State 65>: 2.83ns
The critical path consists of the following:
	'load' operation ('GDarray_load_1', patchMaker.cpp:945) on array 'GDarray' [405]  (1.65 ns)
	'lshr' operation ('lshr_ln945', patchMaker.cpp:945) [414]  (1.19 ns)

 <State 66>: 5.8ns
The critical path consists of the following:
	'phi' operation ('z_top_min_0', patchMaker.cpp:945) with incoming values : ('tmp_11', patchMaker.cpp:941) ('trunc_ln945', patchMaker.cpp:945) [418]  (0 ns)
	'sub' operation ('__x', patchMaker.cpp:948) [419]  (1.15 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:948) [420]  (4.65 ns)

 <State 67>: 6.66ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:948) [420]  (4.65 ns)
	'dcmp' operation ('tmp_20', patchMaker.cpp:948) [430]  (2.01 ns)

 <State 68>: 6.91ns
The critical path consists of the following:
	'sub' operation ('sub_ln54_3', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [438]  (0 ns)
	'add' operation ('add_ln54_2', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [439]  (0.752 ns)
	'mul' operation ('mul_ln950', patchMaker.cpp:950) [442]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr_2', patchMaker.cpp:950) [445]  (0 ns)
	'load' operation ('GDarray_load_2', patchMaker.cpp:950) on array 'GDarray' [446]  (1.65 ns)

 <State 69>: 2.83ns
The critical path consists of the following:
	'load' operation ('GDarray_load_2', patchMaker.cpp:950) on array 'GDarray' [446]  (1.65 ns)
	'lshr' operation ('lshr_ln950', patchMaker.cpp:950) [455]  (1.19 ns)

 <State 70>: 5.8ns
The critical path consists of the following:
	'phi' operation ('z_top_min_1', patchMaker.cpp:950) with incoming values : ('tmp_11', patchMaker.cpp:941) ('trunc_ln945', patchMaker.cpp:945) ('trunc_ln950', patchMaker.cpp:950) [459]  (0 ns)
	'sub' operation ('__x', patchMaker.cpp:953) [460]  (1.15 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:953) [461]  (4.65 ns)

 <State 71>: 6.66ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:953) [461]  (4.65 ns)
	'dcmp' operation ('tmp_24', patchMaker.cpp:953) [471]  (2.01 ns)

 <State 72>: 6.91ns
The critical path consists of the following:
	'sub' operation ('sub_ln54_4', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [479]  (0 ns)
	'add' operation ('add_ln54_3', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [480]  (0.752 ns)
	'mul' operation ('mul_ln955', patchMaker.cpp:955) [483]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr_3', patchMaker.cpp:955) [486]  (0 ns)
	'load' operation ('GDarray_load_3', patchMaker.cpp:955) on array 'GDarray' [487]  (1.65 ns)

 <State 73>: 2.83ns
The critical path consists of the following:
	'load' operation ('GDarray_load_3', patchMaker.cpp:955) on array 'GDarray' [487]  (1.65 ns)
	'lshr' operation ('lshr_ln955', patchMaker.cpp:955) [496]  (1.19 ns)

 <State 74>: 5.99ns
The critical path consists of the following:
	'phi' operation ('z_top_min_2', patchMaker.cpp:955) with incoming values : ('tmp_11', patchMaker.cpp:941) ('trunc_ln945', patchMaker.cpp:945) ('trunc_ln950', patchMaker.cpp:950) ('trunc_ln955', patchMaker.cpp:955) [500]  (0 ns)
	'sub' operation ('sub_ln958', patchMaker.cpp:958) [502]  (1.15 ns)
	'mul' operation ('mul_ln958', patchMaker.cpp:958) [503]  (4.43 ns)
	'select' operation ('select_ln958', patchMaker.cpp:958) [505]  (0.411 ns)

 <State 75>: 2.01ns
The critical path consists of the following:
	'call' operation ('call_ln994', patchMaker.cpp:994) to 'delete_patch' [511]  (2.01 ns)

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 0.387ns
The critical path consists of the following:
	'call' operation ('ppl', patchMaker.cpp:1001) to 'makePatch_alignedToLine' [514]  (0.387 ns)

 <State 78>: 0ns
The critical path consists of the following:

 <State 79>: 4.02ns
The critical path consists of the following:
	wire read on port 'n_patches' (patchMaker.cpp:1003) [515]  (0 ns)
	'add' operation ('lastPatchIdx', patchMaker.cpp:1003) [517]  (0.88 ns)
	'sub' operation ('sub_ln1006', patchMaker.cpp:1006) [522]  (0.745 ns)
	'add' operation ('add_ln1006_1', patchMaker.cpp:1006) [523]  (0.745 ns)
	'or' operation ('or_ln1006', patchMaker.cpp:1006) [524]  (0 ns)
	'getelementptr' operation ('patches_parameters_addr', patchMaker.cpp:1006) [526]  (0 ns)
	'load' operation ('patches_parameters_load', patchMaker.cpp:1006) on array 'patches_parameters' [531]  (1.65 ns)

 <State 80>: 4.27ns
The critical path consists of the following:
	'load' operation ('patches_parameters_load', patchMaker.cpp:1006) on array 'patches_parameters' [531]  (1.65 ns)
	'sub' operation ('sub_ln1012', patchMaker.cpp:1012) [533]  (1.15 ns)
	'icmp' operation ('icmp_ln1012', patchMaker.cpp:1012) [535]  (1.06 ns)
	'select' operation ('select_ln1012', patchMaker.cpp:1012) [536]  (0.411 ns)

 <State 81>: 0.572ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:1038) with incoming values : ('add_ln1038', patchMaker.cpp:1038) [544]  (0 ns)
	'add' operation ('add_ln1038', patchMaker.cpp:1038) [548]  (0.572 ns)

 <State 82>: 5.37ns
The critical path consists of the following:
	'call' operation ('tmp_25', patchMaker.cpp:1040) to 'areWedgeSuperPointsEqual' [552]  (5.37 ns)

 <State 83>: 6.93ns
The critical path consists of the following:
	'call' operation ('tmp_25', patchMaker.cpp:1040) to 'areWedgeSuperPointsEqual' [552]  (6.93 ns)

 <State 84>: 6.93ns
The critical path consists of the following:
	'call' operation ('tmp_25', patchMaker.cpp:1040) to 'areWedgeSuperPointsEqual' [552]  (6.93 ns)

 <State 85>: 6.93ns
The critical path consists of the following:
	'call' operation ('tmp_25', patchMaker.cpp:1040) to 'areWedgeSuperPointsEqual' [552]  (6.93 ns)

 <State 86>: 6.93ns
The critical path consists of the following:
	'call' operation ('tmp_25', patchMaker.cpp:1040) to 'areWedgeSuperPointsEqual' [552]  (6.93 ns)

 <State 87>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('current_z_top_index_0', patchMaker.cpp:1058) with incoming values : ('select_ln890', patchMaker.cpp:890) ('add_ln1058', patchMaker.cpp:1058) [564]  (0.387 ns)
	'phi' operation ('current_z_top_index_0', patchMaker.cpp:1058) with incoming values : ('select_ln890', patchMaker.cpp:890) ('add_ln1058', patchMaker.cpp:1058) [564]  (0 ns)

 <State 88>: 2.01ns
The critical path consists of the following:
	'call' operation ('call_ln1056', patchMaker.cpp:1056) to 'delete_patch' [559]  (2.01 ns)

 <State 89>: 0ns
The critical path consists of the following:

 <State 90>: 0.387ns
The critical path consists of the following:
	'call' operation ('ppl', patchMaker.cpp:1063) to 'makePatch_alignedToLine' [561]  (0.387 ns)

 <State 91>: 0ns
The critical path consists of the following:

 <State 92>: 0.88ns
The critical path consists of the following:
	'add' operation ('add_ln1058', patchMaker.cpp:1058) [560]  (0.88 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
