{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614449075955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614449075955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 27 15:04:35 2021 " "Processing started: Sat Feb 27 15:04:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614449075955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614449075955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614449075955 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614449076236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/upcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614449076267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614449076267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftlog.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftlog.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shiftlog " "Found entity 1: Shiftlog" {  } { { "Shiftlog.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Shiftlog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614449076268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614449076268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setlessthan.v 1 1 " "Found 1 design units, including 1 entities, in source file setlessthan.v" { { "Info" "ISGN_ENTITY_NAME" "1 Setlessthan " "Found entity 1: Setlessthan" {  } { { "Setlessthan.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Setlessthan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614449076269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614449076269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614449076271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614449076271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orunit.v 1 1 " "Found 1 design units, including 1 entities, in source file orunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Orunit " "Found entity 1: Orunit" {  } { { "Orunit.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Orunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614449076272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614449076272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614449076273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614449076273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614449076274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614449076274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I ControlUnit.v(7) " "Verilog HDL Declaration information at ControlUnit.v(7): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "ControlUnit.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614449076278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614449076279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614449076279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addsub " "Found entity 1: Addsub" {  } { { "Addsub.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Addsub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614449076280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614449076280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614449076282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614449076282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614449076283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614449076283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614449076285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614449076285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614449076317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:count " "Elaborating entity \"Counter\" for hierarchy \"Counter:count\"" {  } { { "Processor.v" "count" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Mem " "Elaborating entity \"Memory\" for hierarchy \"Memory:Mem\"" {  } { { "Processor.v" "Mem" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:Mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:Mem\|altsyncram:altsyncram_component\"" {  } { { "Memory.v" "altsyncram_component" { Text "E:/School/AOC2/Pratica2_2/Processor/Memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:Mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:Mem\|altsyncram:altsyncram_component\"" {  } { { "Memory.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614449076350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:Mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:Mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Processor.mif " "Parameter \"init_file\" = \"Processor.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076350 ""}  } { { "Memory.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614449076350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_28d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_28d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_28d1 " "Found entity 1: altsyncram_28d1" {  } { { "db/altsyncram_28d1.tdf" "" { Text "E:/School/AOC2/Pratica2_2/Processor/db/altsyncram_28d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614449076405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614449076405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_28d1 Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated " "Elaborating entity \"altsyncram_28d1\" for hierarchy \"Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "h:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:Control " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:Control\"" {  } { { "Processor.v" "Control" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076409 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Stall ControlUnit.v(125) " "Verilog HDL Always Construct warning at ControlUnit.v(125): variable \"Stall\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614449076412 "|Processor|ControlUnit:Control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Stall ControlUnit.v(138) " "Verilog HDL Always Construct warning at ControlUnit.v(138): variable \"Stall\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614449076412 "|Processor|ControlUnit:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Stall ControlUnit.v(105) " "Verilog HDL Always Construct warning at ControlUnit.v(105): inferring latch(es) for variable \"Stall\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614449076413 "|Processor|ControlUnit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stall\[0\] ControlUnit.v(264) " "Inferred latch for \"Stall\[0\]\" at ControlUnit.v(264)" {  } { { "ControlUnit.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614449076414 "|Processor|ControlUnit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Stall\[1\] ControlUnit.v(264) " "Inferred latch for \"Stall\[1\]\" at ControlUnit.v(264)" {  } { { "ControlUnit.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614449076414 "|Processor|ControlUnit:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount ControlUnit:Control\|upcount:Tstrp " "Elaborating entity \"upcount\" for hierarchy \"ControlUnit:Control\|upcount:Tstrp\"" {  } { { "ControlUnit.v" "Tstrp" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn ControlUnit:Control\|regn:reg_IR " "Elaborating entity \"regn\" for hierarchy \"ControlUnit:Control\|regn:reg_IR\"" {  } { { "ControlUnit.v" "reg_IR" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn ControlUnit:Control\|regn:reg_A " "Elaborating entity \"regn\" for hierarchy \"ControlUnit:Control\|regn:reg_A\"" {  } { { "ControlUnit.v" "reg_A" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addsub ControlUnit:Control\|Addsub:addSub " "Elaborating entity \"Addsub\" for hierarchy \"ControlUnit:Control\|Addsub:addSub\"" {  } { { "ControlUnit.v" "addSub" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Orunit ControlUnit:Control\|Orunit:Orunit " "Elaborating entity \"Orunit\" for hierarchy \"ControlUnit:Control\|Orunit:Orunit\"" {  } { { "ControlUnit.v" "Orunit" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Setlessthan ControlUnit:Control\|Setlessthan:Sltunit " "Elaborating entity \"Setlessthan\" for hierarchy \"ControlUnit:Control\|Setlessthan:Sltunit\"" {  } { { "ControlUnit.v" "Sltunit" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shiftlog ControlUnit:Control\|Shiftlog:Shiftunit " "Elaborating entity \"Shiftlog\" for hierarchy \"ControlUnit:Control\|Shiftlog:Shiftunit\"" {  } { { "ControlUnit.v" "Shiftunit" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer ControlUnit:Control\|Multiplexer:mux " "Elaborating entity \"Multiplexer\" for hierarchy \"ControlUnit:Control\|Multiplexer:mux\"" {  } { { "ControlUnit.v" "mux" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076452 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Multiplexer.v(10) " "Verilog HDL Case Statement information at Multiplexer.v(10): all case item expressions in this case statement are onehot" {  } { { "Multiplexer.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Multiplexer.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1614449076453 "|Processor|ControlUnit:Control|Multiplexer:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 ControlUnit:Control\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"ControlUnit:Control\|dec3to8:decX\"" {  } { { "ControlUnit.v" "decX" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076454 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ControlUnit:Control\|Addsub:addSub\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ControlUnit:Control\|Addsub:addSub\|Add0\"" {  } { { "Addsub.v" "Add0" { Text "E:/School/AOC2/Pratica2_2/Processor/Addsub.v" 5 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614449076804 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1614449076804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:Control\|Addsub:addSub\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"ControlUnit:Control\|Addsub:addSub\|lpm_add_sub:Add0\"" {  } { { "Addsub.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Addsub.v" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614449076830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:Control\|Addsub:addSub\|lpm_add_sub:Add0 " "Instantiated megafunction \"ControlUnit:Control\|Addsub:addSub\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614449076831 ""}  } { { "Addsub.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Addsub.v" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614449076831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ri " "Found entity 1: add_sub_9ri" {  } { { "db/add_sub_9ri.tdf" "" { Text "E:/School/AOC2/Pratica2_2/Processor/db/add_sub_9ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614449076874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614449076874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:Control\|Stall\[0\] " "Latch ControlUnit:Control\|Stall\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:Control\|upcount:Tstrp\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:Control\|upcount:Tstrp\|Q\[0\]" {  } { { "upcount.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/upcount.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614449077072 ""}  } { { "ControlUnit.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 264 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614449077072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:Control\|Stall\[1\] " "Latch ControlUnit:Control\|Stall\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:Control\|Stall\[1\] " "Ports D and ENA on the latch are fed by the same signal ControlUnit:Control\|Stall\[1\]" {  } { { "ControlUnit.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 264 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614449077072 ""}  } { { "ControlUnit.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 264 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614449077072 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/AOC2/Pratica2_2/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file E:/School/AOC2/Pratica2_2/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1614449077641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1614449077715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614449077715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "667 " "Implemented 667 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1614449077767 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1614449077767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "631 " "Implemented 631 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1614449077767 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1614449077767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1614449077767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614449077780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 27 15:04:37 2021 " "Processing ended: Sat Feb 27 15:04:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614449077780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614449077780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614449077780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614449077780 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614449078777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614449078778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 27 15:04:38 2021 " "Processing started: Sat Feb 27 15:04:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614449078778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1614449078778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1614449078778 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1614449078834 ""}
{ "Info" "0" "" "Project  = Processor" {  } {  } 0 0 "Project  = Processor" 0 0 "Fitter" 0 0 1614449078835 ""}
{ "Info" "0" "" "Revision = Processor" {  } {  } 0 0 "Revision = Processor" 0 0 "Fitter" 0 0 1614449078835 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1614449078900 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1614449078906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614449078927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614449078927 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a0 " "Atom \"Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1614449078953 "|Processor|Memory:Mem|altsyncram:altsyncram_component|altsyncram_28d1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a1 " "Atom \"Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1614449078953 "|Processor|Memory:Mem|altsyncram:altsyncram_component|altsyncram_28d1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a2 " "Atom \"Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1614449078953 "|Processor|Memory:Mem|altsyncram:altsyncram_component|altsyncram_28d1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a3 " "Atom \"Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1614449078953 "|Processor|Memory:Mem|altsyncram:altsyncram_component|altsyncram_28d1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a4 " "Atom \"Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1614449078953 "|Processor|Memory:Mem|altsyncram:altsyncram_component|altsyncram_28d1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a5 " "Atom \"Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1614449078953 "|Processor|Memory:Mem|altsyncram:altsyncram_component|altsyncram_28d1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a6 " "Atom \"Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1614449078953 "|Processor|Memory:Mem|altsyncram:altsyncram_component|altsyncram_28d1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a7 " "Atom \"Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1614449078953 "|Processor|Memory:Mem|altsyncram:altsyncram_component|altsyncram_28d1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a8 " "Atom \"Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1614449078953 "|Processor|Memory:Mem|altsyncram:altsyncram_component|altsyncram_28d1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a9 " "Atom \"Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1614449078953 "|Processor|Memory:Mem|altsyncram:altsyncram_component|altsyncram_28d1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a10 " "Atom \"Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1614449078953 "|Processor|Memory:Mem|altsyncram:altsyncram_component|altsyncram_28d1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a11 " "Atom \"Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1614449078953 "|Processor|Memory:Mem|altsyncram:altsyncram_component|altsyncram_28d1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a12 " "Atom \"Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1614449078953 "|Processor|Memory:Mem|altsyncram:altsyncram_component|altsyncram_28d1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a13 " "Atom \"Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1614449078953 "|Processor|Memory:Mem|altsyncram:altsyncram_component|altsyncram_28d1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a14 " "Atom \"Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1614449078953 "|Processor|Memory:Mem|altsyncram:altsyncram_component|altsyncram_28d1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a15 " "Atom \"Memory:Mem\|altsyncram:altsyncram_component\|altsyncram_28d1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1614449078953 "|Processor|Memory:Mem|altsyncram:altsyncram_component|altsyncram_28d1:auto_generated|ram_block1a15"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1614449078953 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1614449078969 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1614449078975 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1614449079338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1614449079338 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1614449079338 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 1046 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1614449079340 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 1047 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1614449079340 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 1048 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1614449079340 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1614449079340 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1614449079342 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "No exact pin location assignment(s) for 20 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[0\] " "Pin BusWires\[0\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[0] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 8 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[1\] " "Pin BusWires\[1\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[1] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 8 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[2\] " "Pin BusWires\[2\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[2] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 8 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[3\] " "Pin BusWires\[3\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[3] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 8 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[4\] " "Pin BusWires\[4\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[4] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 8 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[5\] " "Pin BusWires\[5\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[5] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 8 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[6\] " "Pin BusWires\[6\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[6] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 8 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[7\] " "Pin BusWires\[7\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[7] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 8 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[8\] " "Pin BusWires\[8\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[8] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 8 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[9\] " "Pin BusWires\[9\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[9] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 8 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[10\] " "Pin BusWires\[10\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[10] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 8 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[11\] " "Pin BusWires\[11\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[11] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 8 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[12\] " "Pin BusWires\[12\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[12] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 8 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[13\] " "Pin BusWires\[13\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[13] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 8 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[14\] " "Pin BusWires\[14\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[14] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 8 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BusWires\[15\] " "Pin BusWires\[15\] not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { BusWires[15] } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 8 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BusWires[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Done " "Pin Done not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { Done } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 7 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PClock " "Pin PClock not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { PClock } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 3 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Resetn " "Pin Resetn not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { Resetn } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 4 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MClock " "Pin MClock not assigned to an exact location on the device" {  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { MClock } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614449079421 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1614449079421 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1614449079517 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1614449079518 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1614449079518 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ControlUnit:Control\|Stall\[0\] ControlUnit:Control\|Stall\[0\] " "Clock target ControlUnit:Control\|Stall\[0\] of clock ControlUnit:Control\|Stall\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1614449079521 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ControlUnit:Control\|Stall\[0\] ControlUnit:Control\|Stall\[0\] " "Clock target ControlUnit:Control\|Stall\[0\] of clock ControlUnit:Control\|Stall\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1614449079521 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1614449079523 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PClock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node PClock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1614449079552 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:Control\|upcount:Tstrp\|Q\[0\] " "Destination node ControlUnit:Control\|upcount:Tstrp\|Q\[0\]" {  } { { "upcount.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/upcount.v" 12 -1 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:Control|upcount:Tstrp|Q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614449079552 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:Control\|upcount:Tstrp\|Q\[1\] " "Destination node ControlUnit:Control\|upcount:Tstrp\|Q\[1\]" {  } { { "upcount.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/upcount.v" 12 -1 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:Control|upcount:Tstrp|Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614449079552 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:Control\|regn:reg_IR\|Q\[6\] " "Destination node ControlUnit:Control\|regn:reg_IR\|Q\[6\]" {  } { { "regn.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/regn.v" 13 -1 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:Control|regn:reg_IR|Q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614449079552 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:Control\|regn:reg_IR\|Q\[7\] " "Destination node ControlUnit:Control\|regn:reg_IR\|Q\[7\]" {  } { { "regn.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/regn.v" 13 -1 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:Control|regn:reg_IR|Q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614449079552 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:Control\|regn:reg_IR\|Q\[8\] " "Destination node ControlUnit:Control\|regn:reg_IR\|Q\[8\]" {  } { { "regn.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/regn.v" 13 -1 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:Control|regn:reg_IR|Q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614449079552 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1614449079552 ""}  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { PClock } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 3 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614449079552 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MClock (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node MClock (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1614449079553 ""}  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { MClock } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 2 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614449079553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:Control\|Stall\[0\]~3  " "Automatically promoted node ControlUnit:Control\|Stall\[0\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1614449079553 ""}  } { { "ControlUnit.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/ControlUnit.v" 264 -1 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:Control|Stall[0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 723 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614449079553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Resetn (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node Resetn (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1614449079553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:Control\|upcount:Tstrp\|Q~0 " "Destination node ControlUnit:Control\|upcount:Tstrp\|Q~0" {  } { { "upcount.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/upcount.v" 4 -1 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:Control|upcount:Tstrp|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 681 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614449079553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:Control\|upcount:Tstrp\|Q~1 " "Destination node ControlUnit:Control\|upcount:Tstrp\|Q~1" {  } { { "upcount.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/upcount.v" 4 -1 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ControlUnit:Control|upcount:Tstrp|Q~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 682 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614449079553 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1614449079553 ""}  } { { "h:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "h:/altera/13.0/quartus/bin64/pin_planner.ppl" { Resetn } } } { "Processor.v" "" { Text "E:/School/AOC2/Pratica2_2/Processor/Processor.v" 4 0 0 } } { "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614449079553 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1614449079624 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614449079625 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614449079625 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614449079626 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614449079627 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1614449079628 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1614449079628 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1614449079629 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1614449079629 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1614449079630 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1614449079630 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 0 17 0 " "Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 0 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1614449079631 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1614449079631 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1614449079631 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614449079632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614449079632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614449079632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614449079632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614449079632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614449079632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614449079632 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614449079632 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1614449079632 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1614449079632 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614449079643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1614449081011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614449081199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1614449081206 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1614449082516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614449082516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1614449082597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "E:/School/AOC2/Pratica2_2/Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1614449084479 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1614449084479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614449085432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1614449085434 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1614449085434 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1614449085448 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614449085450 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[0\] 0 " "Pin \"BusWires\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614449085461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[1\] 0 " "Pin \"BusWires\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614449085461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[2\] 0 " "Pin \"BusWires\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614449085461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[3\] 0 " "Pin \"BusWires\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614449085461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[4\] 0 " "Pin \"BusWires\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614449085461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[5\] 0 " "Pin \"BusWires\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614449085461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[6\] 0 " "Pin \"BusWires\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614449085461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[7\] 0 " "Pin \"BusWires\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614449085461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[8\] 0 " "Pin \"BusWires\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614449085461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[9\] 0 " "Pin \"BusWires\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614449085461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[10\] 0 " "Pin \"BusWires\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614449085461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[11\] 0 " "Pin \"BusWires\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614449085461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[12\] 0 " "Pin \"BusWires\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614449085461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[13\] 0 " "Pin \"BusWires\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614449085461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[14\] 0 " "Pin \"BusWires\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614449085461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BusWires\[15\] 0 " "Pin \"BusWires\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614449085461 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Done 0 " "Pin \"Done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614449085461 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1614449085461 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614449085595 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614449085621 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614449085768 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614449085979 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1614449085986 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1614449086054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/AOC2/Pratica2_2/Processor/output_files/Processor.fit.smsg " "Generated suppressed messages file E:/School/AOC2/Pratica2_2/Processor/output_files/Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1614449086129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614449086295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 27 15:04:46 2021 " "Processing ended: Sat Feb 27 15:04:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614449086295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614449086295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614449086295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1614449086295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1614449087184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614449087185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 27 15:04:47 2021 " "Processing started: Sat Feb 27 15:04:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614449087185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1614449087185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1614449087185 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1614449088127 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1614449088165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614449088537 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 27 15:04:48 2021 " "Processing ended: Sat Feb 27 15:04:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614449088537 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614449088537 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614449088537 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1614449088537 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1614449089123 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1614449089504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 27 15:04:49 2021 " "Processing started: Sat Feb 27 15:04:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614449089505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614449089505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor -c Processor " "Command: quartus_sta Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614449089505 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1614449089562 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614449089696 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1614449089719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1614449089719 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1614449089786 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1614449089795 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1614449089795 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PClock PClock " "create_clock -period 1.000 -name PClock PClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089797 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControlUnit:Control\|Stall\[0\] ControlUnit:Control\|Stall\[0\] " "create_clock -period 1.000 -name ControlUnit:Control\|Stall\[0\] ControlUnit:Control\|Stall\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089797 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MClock MClock " "create_clock -period 1.000 -name MClock MClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089797 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089797 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ControlUnit:Control\|Stall\[0\] ControlUnit:Control\|Stall\[0\] " "Clock target ControlUnit:Control\|Stall\[0\] of clock ControlUnit:Control\|Stall\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1614449089799 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ControlUnit:Control\|Stall\[0\] ControlUnit:Control\|Stall\[0\] " "Clock target ControlUnit:Control\|Stall\[0\] of clock ControlUnit:Control\|Stall\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1614449089799 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1614449089801 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1614449089806 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1614449089814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.258 " "Worst-case setup slack is -11.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.258     -2045.406 PClock  " "  -11.258     -2045.406 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.622        -1.622 ControlUnit:Control\|Stall\[0\]  " "   -1.622        -1.622 ControlUnit:Control\|Stall\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681        -1.718 MClock  " "   -0.681        -1.718 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614449089815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.348 " "Worst-case hold slack is -2.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.348        -2.348 ControlUnit:Control\|Stall\[0\]  " "   -2.348        -2.348 ControlUnit:Control\|Stall\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.731        -5.202 PClock  " "   -0.731        -5.202 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 MClock  " "    0.391         0.000 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614449089819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614449089820 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614449089821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -401.380 PClock  " "   -2.000      -401.380 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -6.380 MClock  " "   -1.380        -6.380 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ControlUnit:Control\|Stall\[0\]  " "    0.500         0.000 ControlUnit:Control\|Stall\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614449089822 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1614449089888 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1614449089889 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ControlUnit:Control\|Stall\[0\] ControlUnit:Control\|Stall\[0\] " "Clock target ControlUnit:Control\|Stall\[0\] of clock ControlUnit:Control\|Stall\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1614449089905 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ControlUnit:Control\|Stall\[0\] ControlUnit:Control\|Stall\[0\] " "Clock target ControlUnit:Control\|Stall\[0\] of clock ControlUnit:Control\|Stall\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1614449089905 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1614449089908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.234 " "Worst-case setup slack is -4.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.234      -750.045 PClock  " "   -4.234      -750.045 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410        -0.410 ControlUnit:Control\|Stall\[0\]  " "   -0.410        -0.410 ControlUnit:Control\|Stall\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242         0.000 MClock  " "    0.242         0.000 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614449089909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.347 " "Worst-case hold slack is -1.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.347        -1.347 ControlUnit:Control\|Stall\[0\]  " "   -1.347        -1.347 ControlUnit:Control\|Stall\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.721        -8.193 PClock  " "   -0.721        -8.193 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 MClock  " "    0.215         0.000 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614449089913 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614449089915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614449089917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -401.380 PClock  " "   -2.000      -401.380 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -6.380 MClock  " "   -1.380        -6.380 MClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ControlUnit:Control\|Stall\[0\]  " "    0.500         0.000 ControlUnit:Control\|Stall\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614449089919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614449089919 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1614449089985 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1614449090002 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1614449090002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614449090052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 27 15:04:50 2021 " "Processing ended: Sat Feb 27 15:04:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614449090052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614449090052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614449090052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614449090052 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614449090954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614449090954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 27 15:04:50 2021 " "Processing started: Sat Feb 27 15:04:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614449090954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614449090954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614449090954 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Processor.vo\", \"Processor_fast.vo Processor_v.sdo Processor_v_fast.sdo E:/School/AOC2/Pratica2_2/Processor/simulation/modelsim/ simulation " "Generated files \"Processor.vo\", \"Processor_fast.vo\", \"Processor_v.sdo\" and \"Processor_v_fast.sdo\" in directory \"E:/School/AOC2/Pratica2_2/Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1614449091337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614449091371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 27 15:04:51 2021 " "Processing ended: Sat Feb 27 15:04:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614449091371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614449091371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614449091371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614449091371 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614449091925 ""}
