Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 21:27:14 2024
| Host         : LAPTOP-EEU2ANOF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     136         
LUTAR-1    Warning           LUT drives async reset alert    16          
SYNTH-16   Warning           Address collision               1           
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (172)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (238)
5. checking no_input_delay (12)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (172)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: set (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ffdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].div/clkDiv_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uart2/receiver/received_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (238)
--------------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.284        0.000                      0                  718        0.119        0.000                      0                  718        4.500        0.000                       0                   385  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.284        0.000                      0                  718        0.119        0.000                      0                  718        4.500        0.000                       0                   385  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.554ns  (logic 2.460ns (28.759%)  route 6.094ns (71.241%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.634     5.155    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  tsg/a_rom/addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 f  tsg/a_rom/addr_reg_reg[3]/Q
                         net (fo=190, routed)         1.064     6.737    tsg/a_rom/addr_reg[3]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.150     6.887 r  tsg/a_rom/rgb_reg[11]_i_70/O
                         net (fo=21, routed)          0.974     7.861    tsg/dp_ram/rgb_reg[11]_i_14_0
    SLICE_X11Y12         LUT4 (Prop_lut4_I3_O)        0.320     8.181 r  tsg/dp_ram/rgb_reg[11]_i_246/O
                         net (fo=1, routed)           0.611     8.792    tsg/dp_ram/rgb_reg[11]_i_246_n_0
    SLICE_X10Y13         LUT6 (Prop_lut6_I2_O)        0.326     9.118 r  tsg/dp_ram/rgb_reg[11]_i_133/O
                         net (fo=1, routed)           0.802     9.920    tsg/dp_ram/rgb_reg[11]_i_133_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.044 r  tsg/dp_ram/rgb_reg[11]_i_63/O
                         net (fo=1, routed)           0.000    10.044    tsg/dp_ram/rgb_reg[11]_i_63_n_0
    SLICE_X10Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    10.253 r  tsg/dp_ram/rgb_reg_reg[11]_i_29/O
                         net (fo=1, routed)           0.917    11.170    tsg/dp_ram/rgb_reg_reg[11]_i_29_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.297    11.467 r  tsg/dp_ram/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           0.000    11.467    tsg/dp_ram/rgb_reg[11]_i_13_n_0
    SLICE_X9Y8           MUXF7 (Prop_muxf7_I1_O)      0.217    11.684 r  tsg/dp_ram/rgb_reg_reg[11]_i_6/O
                         net (fo=8, routed)           0.751    12.434    tsg/dp_ram/rgb_reg_reg[11]_i_6_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.299    12.733 r  tsg/dp_ram/rgb_reg[3]_i_1/O
                         net (fo=3, routed)           0.976    13.709    tsg_n_10
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)       -0.081    14.993    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -13.709    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.484ns  (logic 2.460ns (28.995%)  route 6.024ns (71.005%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.634     5.155    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  tsg/a_rom/addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 f  tsg/a_rom/addr_reg_reg[3]/Q
                         net (fo=190, routed)         1.064     6.737    tsg/a_rom/addr_reg[3]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.150     6.887 r  tsg/a_rom/rgb_reg[11]_i_70/O
                         net (fo=21, routed)          0.974     7.861    tsg/dp_ram/rgb_reg[11]_i_14_0
    SLICE_X11Y12         LUT4 (Prop_lut4_I3_O)        0.320     8.181 r  tsg/dp_ram/rgb_reg[11]_i_246/O
                         net (fo=1, routed)           0.611     8.792    tsg/dp_ram/rgb_reg[11]_i_246_n_0
    SLICE_X10Y13         LUT6 (Prop_lut6_I2_O)        0.326     9.118 r  tsg/dp_ram/rgb_reg[11]_i_133/O
                         net (fo=1, routed)           0.802     9.920    tsg/dp_ram/rgb_reg[11]_i_133_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.044 r  tsg/dp_ram/rgb_reg[11]_i_63/O
                         net (fo=1, routed)           0.000    10.044    tsg/dp_ram/rgb_reg[11]_i_63_n_0
    SLICE_X10Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    10.253 r  tsg/dp_ram/rgb_reg_reg[11]_i_29/O
                         net (fo=1, routed)           0.917    11.170    tsg/dp_ram/rgb_reg_reg[11]_i_29_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.297    11.467 r  tsg/dp_ram/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           0.000    11.467    tsg/dp_ram/rgb_reg[11]_i_13_n_0
    SLICE_X9Y8           MUXF7 (Prop_muxf7_I1_O)      0.217    11.684 r  tsg/dp_ram/rgb_reg_reg[11]_i_6/O
                         net (fo=8, routed)           0.751    12.434    tsg/dp_ram/rgb_reg_reg[11]_i_6_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.299    12.733 r  tsg/dp_ram/rgb_reg[3]_i_1/O
                         net (fo=3, routed)           0.906    13.640    tsg_n_10
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)       -0.061    15.013    rgb_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.435ns  (logic 2.460ns (29.166%)  route 5.975ns (70.834%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.634     5.155    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  tsg/a_rom/addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 f  tsg/a_rom/addr_reg_reg[3]/Q
                         net (fo=190, routed)         1.064     6.737    tsg/a_rom/addr_reg[3]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.150     6.887 r  tsg/a_rom/rgb_reg[11]_i_70/O
                         net (fo=21, routed)          0.974     7.861    tsg/dp_ram/rgb_reg[11]_i_14_0
    SLICE_X11Y12         LUT4 (Prop_lut4_I3_O)        0.320     8.181 r  tsg/dp_ram/rgb_reg[11]_i_246/O
                         net (fo=1, routed)           0.611     8.792    tsg/dp_ram/rgb_reg[11]_i_246_n_0
    SLICE_X10Y13         LUT6 (Prop_lut6_I2_O)        0.326     9.118 r  tsg/dp_ram/rgb_reg[11]_i_133/O
                         net (fo=1, routed)           0.802     9.920    tsg/dp_ram/rgb_reg[11]_i_133_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.044 r  tsg/dp_ram/rgb_reg[11]_i_63/O
                         net (fo=1, routed)           0.000    10.044    tsg/dp_ram/rgb_reg[11]_i_63_n_0
    SLICE_X10Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    10.253 r  tsg/dp_ram/rgb_reg_reg[11]_i_29/O
                         net (fo=1, routed)           0.917    11.170    tsg/dp_ram/rgb_reg_reg[11]_i_29_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.297    11.467 r  tsg/dp_ram/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           0.000    11.467    tsg/dp_ram/rgb_reg[11]_i_13_n_0
    SLICE_X9Y8           MUXF7 (Prop_muxf7_I1_O)      0.217    11.684 r  tsg/dp_ram/rgb_reg_reg[11]_i_6/O
                         net (fo=8, routed)           0.751    12.434    tsg/dp_ram/rgb_reg_reg[11]_i_6_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.299    12.733 r  tsg/dp_ram/rgb_reg[3]_i_1/O
                         net (fo=3, routed)           0.856    13.590    tsg_n_10
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)       -0.095    14.979    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -13.590    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 2.460ns (29.412%)  route 5.904ns (70.588%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.634     5.155    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  tsg/a_rom/addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 f  tsg/a_rom/addr_reg_reg[3]/Q
                         net (fo=190, routed)         1.064     6.737    tsg/a_rom/addr_reg[3]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.150     6.887 r  tsg/a_rom/rgb_reg[11]_i_70/O
                         net (fo=21, routed)          0.974     7.861    tsg/dp_ram/rgb_reg[11]_i_14_0
    SLICE_X11Y12         LUT4 (Prop_lut4_I3_O)        0.320     8.181 r  tsg/dp_ram/rgb_reg[11]_i_246/O
                         net (fo=1, routed)           0.611     8.792    tsg/dp_ram/rgb_reg[11]_i_246_n_0
    SLICE_X10Y13         LUT6 (Prop_lut6_I2_O)        0.326     9.118 r  tsg/dp_ram/rgb_reg[11]_i_133/O
                         net (fo=1, routed)           0.802     9.920    tsg/dp_ram/rgb_reg[11]_i_133_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.044 r  tsg/dp_ram/rgb_reg[11]_i_63/O
                         net (fo=1, routed)           0.000    10.044    tsg/dp_ram/rgb_reg[11]_i_63_n_0
    SLICE_X10Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    10.253 r  tsg/dp_ram/rgb_reg_reg[11]_i_29/O
                         net (fo=1, routed)           0.917    11.170    tsg/dp_ram/rgb_reg_reg[11]_i_29_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.297    11.467 r  tsg/dp_ram/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           0.000    11.467    tsg/dp_ram/rgb_reg[11]_i_13_n_0
    SLICE_X9Y8           MUXF7 (Prop_muxf7_I1_O)      0.217    11.684 r  tsg/dp_ram/rgb_reg_reg[11]_i_6/O
                         net (fo=8, routed)           0.634    12.318    tsg/dp_ram/rgb_reg_reg[11]_i_6_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I4_O)        0.299    12.617 r  tsg/dp_ram/rgb_reg[8]_i_1/O
                         net (fo=2, routed)           0.903    13.519    tsg_n_6
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)       -0.047    15.027    rgb_reg_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -13.519    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 2.460ns (29.646%)  route 5.838ns (70.354%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.634     5.155    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  tsg/a_rom/addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 f  tsg/a_rom/addr_reg_reg[3]/Q
                         net (fo=190, routed)         1.064     6.737    tsg/a_rom/addr_reg[3]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.150     6.887 r  tsg/a_rom/rgb_reg[11]_i_70/O
                         net (fo=21, routed)          0.974     7.861    tsg/dp_ram/rgb_reg[11]_i_14_0
    SLICE_X11Y12         LUT4 (Prop_lut4_I3_O)        0.320     8.181 r  tsg/dp_ram/rgb_reg[11]_i_246/O
                         net (fo=1, routed)           0.611     8.792    tsg/dp_ram/rgb_reg[11]_i_246_n_0
    SLICE_X10Y13         LUT6 (Prop_lut6_I2_O)        0.326     9.118 r  tsg/dp_ram/rgb_reg[11]_i_133/O
                         net (fo=1, routed)           0.802     9.920    tsg/dp_ram/rgb_reg[11]_i_133_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.044 r  tsg/dp_ram/rgb_reg[11]_i_63/O
                         net (fo=1, routed)           0.000    10.044    tsg/dp_ram/rgb_reg[11]_i_63_n_0
    SLICE_X10Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    10.253 r  tsg/dp_ram/rgb_reg_reg[11]_i_29/O
                         net (fo=1, routed)           0.917    11.170    tsg/dp_ram/rgb_reg_reg[11]_i_29_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.297    11.467 r  tsg/dp_ram/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           0.000    11.467    tsg/dp_ram/rgb_reg[11]_i_13_n_0
    SLICE_X9Y8           MUXF7 (Prop_muxf7_I1_O)      0.217    11.684 r  tsg/dp_ram/rgb_reg_reg[11]_i_6/O
                         net (fo=8, routed)           0.634    12.318    tsg/dp_ram/rgb_reg_reg[11]_i_6_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I4_O)        0.299    12.617 r  tsg/dp_ram/rgb_reg[8]_i_1/O
                         net (fo=2, routed)           0.837    13.453    tsg_n_6
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)       -0.058    15.016    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -13.453    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.675ns  (logic 2.460ns (32.050%)  route 5.215ns (67.950%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.634     5.155    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  tsg/a_rom/addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 f  tsg/a_rom/addr_reg_reg[3]/Q
                         net (fo=190, routed)         1.064     6.737    tsg/a_rom/addr_reg[3]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.150     6.887 r  tsg/a_rom/rgb_reg[11]_i_70/O
                         net (fo=21, routed)          0.974     7.861    tsg/dp_ram/rgb_reg[11]_i_14_0
    SLICE_X11Y12         LUT4 (Prop_lut4_I3_O)        0.320     8.181 r  tsg/dp_ram/rgb_reg[11]_i_246/O
                         net (fo=1, routed)           0.611     8.792    tsg/dp_ram/rgb_reg[11]_i_246_n_0
    SLICE_X10Y13         LUT6 (Prop_lut6_I2_O)        0.326     9.118 r  tsg/dp_ram/rgb_reg[11]_i_133/O
                         net (fo=1, routed)           0.802     9.920    tsg/dp_ram/rgb_reg[11]_i_133_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.044 r  tsg/dp_ram/rgb_reg[11]_i_63/O
                         net (fo=1, routed)           0.000    10.044    tsg/dp_ram/rgb_reg[11]_i_63_n_0
    SLICE_X10Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    10.253 r  tsg/dp_ram/rgb_reg_reg[11]_i_29/O
                         net (fo=1, routed)           0.917    11.170    tsg/dp_ram/rgb_reg_reg[11]_i_29_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.297    11.467 r  tsg/dp_ram/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           0.000    11.467    tsg/dp_ram/rgb_reg[11]_i_13_n_0
    SLICE_X9Y8           MUXF7 (Prop_muxf7_I1_O)      0.217    11.684 r  tsg/dp_ram/rgb_reg_reg[11]_i_6/O
                         net (fo=8, routed)           0.848    12.532    tsg/dp_ram/rgb_reg_reg[11]_i_6_n_0
    SLICE_X1Y9           LUT5 (Prop_lut5_I4_O)        0.299    12.831 r  tsg/dp_ram/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.831    tsg_n_8
    SLICE_X1Y9           FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)        0.031    15.114    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -12.831    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 2.460ns (32.085%)  route 5.207ns (67.915%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.634     5.155    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  tsg/a_rom/addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 f  tsg/a_rom/addr_reg_reg[3]/Q
                         net (fo=190, routed)         1.064     6.737    tsg/a_rom/addr_reg[3]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.150     6.887 r  tsg/a_rom/rgb_reg[11]_i_70/O
                         net (fo=21, routed)          0.974     7.861    tsg/dp_ram/rgb_reg[11]_i_14_0
    SLICE_X11Y12         LUT4 (Prop_lut4_I3_O)        0.320     8.181 r  tsg/dp_ram/rgb_reg[11]_i_246/O
                         net (fo=1, routed)           0.611     8.792    tsg/dp_ram/rgb_reg[11]_i_246_n_0
    SLICE_X10Y13         LUT6 (Prop_lut6_I2_O)        0.326     9.118 r  tsg/dp_ram/rgb_reg[11]_i_133/O
                         net (fo=1, routed)           0.802     9.920    tsg/dp_ram/rgb_reg[11]_i_133_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.044 r  tsg/dp_ram/rgb_reg[11]_i_63/O
                         net (fo=1, routed)           0.000    10.044    tsg/dp_ram/rgb_reg[11]_i_63_n_0
    SLICE_X10Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    10.253 r  tsg/dp_ram/rgb_reg_reg[11]_i_29/O
                         net (fo=1, routed)           0.917    11.170    tsg/dp_ram/rgb_reg_reg[11]_i_29_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.297    11.467 r  tsg/dp_ram/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           0.000    11.467    tsg/dp_ram/rgb_reg[11]_i_13_n_0
    SLICE_X9Y8           MUXF7 (Prop_muxf7_I1_O)      0.217    11.684 r  tsg/dp_ram/rgb_reg_reg[11]_i_6/O
                         net (fo=8, routed)           0.840    12.523    tsg/dp_ram/rgb_reg_reg[11]_i_6_n_0
    SLICE_X1Y9           LUT5 (Prop_lut5_I3_O)        0.299    12.822 r  tsg/dp_ram/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    12.822    tsg_n_4
    SLICE_X1Y9           FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)        0.029    15.112    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -12.822    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 tsg/a_rom/addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 2.460ns (32.483%)  route 5.113ns (67.517%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.634     5.155    tsg/a_rom/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  tsg/a_rom/addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.673 f  tsg/a_rom/addr_reg_reg[3]/Q
                         net (fo=190, routed)         1.064     6.737    tsg/a_rom/addr_reg[3]
    SLICE_X5Y11          LUT3 (Prop_lut3_I0_O)        0.150     6.887 r  tsg/a_rom/rgb_reg[11]_i_70/O
                         net (fo=21, routed)          0.974     7.861    tsg/dp_ram/rgb_reg[11]_i_14_0
    SLICE_X11Y12         LUT4 (Prop_lut4_I3_O)        0.320     8.181 r  tsg/dp_ram/rgb_reg[11]_i_246/O
                         net (fo=1, routed)           0.611     8.792    tsg/dp_ram/rgb_reg[11]_i_246_n_0
    SLICE_X10Y13         LUT6 (Prop_lut6_I2_O)        0.326     9.118 r  tsg/dp_ram/rgb_reg[11]_i_133/O
                         net (fo=1, routed)           0.802     9.920    tsg/dp_ram/rgb_reg[11]_i_133_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.044 r  tsg/dp_ram/rgb_reg[11]_i_63/O
                         net (fo=1, routed)           0.000    10.044    tsg/dp_ram/rgb_reg[11]_i_63_n_0
    SLICE_X10Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    10.253 r  tsg/dp_ram/rgb_reg_reg[11]_i_29/O
                         net (fo=1, routed)           0.917    11.170    tsg/dp_ram/rgb_reg_reg[11]_i_29_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I3_O)        0.297    11.467 r  tsg/dp_ram/rgb_reg[11]_i_13/O
                         net (fo=1, routed)           0.000    11.467    tsg/dp_ram/rgb_reg[11]_i_13_n_0
    SLICE_X9Y8           MUXF7 (Prop_muxf7_I1_O)      0.217    11.684 r  tsg/dp_ram/rgb_reg_reg[11]_i_6/O
                         net (fo=8, routed)           0.746    12.430    tsg/dp_ram/rgb_reg_reg[11]_i_6_n_0
    SLICE_X1Y9           LUT5 (Prop_lut5_I4_O)        0.299    12.729 r  tsg/dp_ram/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    12.729    tsg_n_2
    SLICE_X1Y9           FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)        0.031    15.114    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -12.729    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 tsg/pix_y2_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 1.894ns (26.625%)  route 5.220ns (73.375%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.569     5.090    tsg/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  tsg/pix_y2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.456     5.546 r  tsg/pix_y2_reg_reg[5]/Q
                         net (fo=58, routed)          1.644     7.191    tsg/sel0[1]
    SLICE_X3Y1           LUT6 (Prop_lut6_I2_O)        0.124     7.315 r  tsg/i__carry_i_79/O
                         net (fo=1, routed)           0.000     7.315    tsg/i__carry_i_79_n_0
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     7.532 r  tsg/i__carry_i_33/O
                         net (fo=1, routed)           0.742     8.274    tsg/i__carry_i_33_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I1_O)        0.299     8.573 r  tsg/i__carry_i_13/O
                         net (fo=2, routed)           0.788     9.360    tsg/max_row__216[3]
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.124     9.484 r  tsg/i__carry_i_7/O
                         net (fo=1, routed)           0.000     9.484    tsg/i__carry_i_7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.034 r  tsg/not_show0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.280    11.314    tsg/not_show00_in
    SLICE_X3Y7           LUT5 (Prop_lut5_I0_O)        0.124    11.438 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.766    12.204    tsg_n_1
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.645    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 tsg/pix_y2_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 1.894ns (26.625%)  route 5.220ns (73.375%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.569     5.090    tsg/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  tsg/pix_y2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.456     5.546 r  tsg/pix_y2_reg_reg[5]/Q
                         net (fo=58, routed)          1.644     7.191    tsg/sel0[1]
    SLICE_X3Y1           LUT6 (Prop_lut6_I2_O)        0.124     7.315 r  tsg/i__carry_i_79/O
                         net (fo=1, routed)           0.000     7.315    tsg/i__carry_i_79_n_0
    SLICE_X3Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     7.532 r  tsg/i__carry_i_33/O
                         net (fo=1, routed)           0.742     8.274    tsg/i__carry_i_33_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I1_O)        0.299     8.573 r  tsg/i__carry_i_13/O
                         net (fo=2, routed)           0.788     9.360    tsg/max_row__216[3]
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.124     9.484 r  tsg/i__carry_i_7/O
                         net (fo=1, routed)           0.000     9.484    tsg/i__carry_i_7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.034 r  tsg/not_show0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.280    11.314    tsg/not_show00_in
    SLICE_X3Y7           LUT5 (Prop_lut5_I0_O)        0.124    11.438 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.766    12.204    tsg_n_1
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.645    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  2.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    tsg/clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  tsg/pix_x1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  tsg/pix_x1_reg_reg[9]/Q
                         net (fo=1, routed)           0.056     1.675    tsg/pix_x1_reg[9]
    SLICE_X3Y4           FDCE                                         r  tsg/pix_x2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     1.993    tsg/clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  tsg/pix_x2_reg_reg[9]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y4           FDCE (Hold_fdce_C_D)         0.078     1.556    tsg/pix_x2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    tsg/clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  tsg/pix_x1_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  tsg/pix_x1_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     1.675    tsg/pix_x1_reg[5]
    SLICE_X3Y4           FDCE                                         r  tsg/pix_x2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     1.993    tsg/clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  tsg/pix_x2_reg_reg[5]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y4           FDCE (Hold_fdce_C_D)         0.076     1.554    tsg/pix_x2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    tsg/clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  tsg/pix_x1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  tsg/pix_x1_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.675    tsg/pix_x1_reg[3]
    SLICE_X3Y4           FDCE                                         r  tsg/pix_x2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     1.993    tsg/clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  tsg/pix_x2_reg_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y4           FDCE (Hold_fdce_C_D)         0.075     1.553    tsg/pix_x2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    tsg/clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  tsg/pix_x1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  tsg/pix_x1_reg_reg[4]/Q
                         net (fo=1, routed)           0.056     1.675    tsg/pix_x1_reg[4]
    SLICE_X3Y4           FDCE                                         r  tsg/pix_x2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     1.993    tsg/clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  tsg/pix_x2_reg_reg[4]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y4           FDCE (Hold_fdce_C_D)         0.071     1.549    tsg/pix_x2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  tsg/pix_x1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  tsg/pix_x1_reg_reg[7]/Q
                         net (fo=1, routed)           0.110     1.727    tsg/pix_x1_reg[7]
    SLICE_X5Y4           FDCE                                         r  tsg/pix_x2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  tsg/pix_x2_reg_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.072     1.548    tsg/pix_x2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  tsg/pix_y1_reg_reg[8]/Q
                         net (fo=1, routed)           0.110     1.727    tsg/pix_y1_reg[8]
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y2_reg_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.072     1.548    tsg/pix_y2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 tsg/stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/stage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.594     1.477    tsg/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  tsg/stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.128     1.605 r  tsg/stage_reg[1]/Q
                         net (fo=3, routed)           0.068     1.673    tsg/stage[1]
    SLICE_X3Y8           LUT3 (Prop_lut3_I0_O)        0.099     1.772 r  tsg/stage[0]_i_1/O
                         net (fo=1, routed)           0.000     1.772    tsg/stage[0]_i_1_n_0
    SLICE_X3Y8           FDRE                                         r  tsg/stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.865     1.992    tsg/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  tsg/stage_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y8           FDRE (Hold_fdre_C_D)         0.092     1.569    tsg/stage_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.594     1.477    tsg/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  tsg/pix_x1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  tsg/pix_x1_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     1.751    tsg/pix_x1_reg[0]
    SLICE_X2Y8           FDCE                                         r  tsg/pix_x2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.865     1.992    tsg/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  tsg/pix_x2_reg_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y8           FDCE (Hold_fdce_C_D)         0.063     1.540    tsg/pix_x2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.527%)  route 0.086ns (27.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.128     1.606 r  vga/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.086     1.692    vga/w_x[9]
    SLICE_X3Y6           LUT6 (Prop_lut6_I4_O)        0.099     1.791 r  vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.791    vga/h_sync_next
    SLICE_X3Y6           FDRE                                         r  vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     1.993    vga/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  vga/h_sync_reg_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.091     1.569    vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/max_row_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.436%)  route 0.175ns (51.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    tsg/clk_IBUF_BUFG
    SLICE_X2Y4           FDPE                                         r  tsg/cur_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDPE (Prop_fdpe_C_Q)         0.164     1.642 r  tsg/cur_x_reg_reg[4]/Q
                         net (fo=37, routed)          0.175     1.817    tsg/addr_w[4]
    SLICE_X5Y3           FDRE                                         r  tsg/max_row_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  tsg/max_row_reg[7][4]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X5Y3           FDRE (Hold_fdre_C_D)         0.070     1.583    tsg/max_row_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1    tsg/dp_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    tsg/dp_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y9     rgb_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y9     rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y9     rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y20    rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y20    rgb_reg_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y20    rgb_reg_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y9     rgb_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y9     rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y9     rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y9     rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y9     rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9     rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9     rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20    rgb_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20    rgb_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20    rgb_reg_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20    rgb_reg_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y9     rgb_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y9     rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y9     rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y9     rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9     rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y9     rgb_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20    rgb_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20    rgb_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20    rgb_reg_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20    rgb_reg_reg[3]_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           221 Endpoints
Min Delay           221 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.323ns  (logic 4.523ns (39.948%)  route 6.800ns (60.052%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=4, routed)           2.155     2.673    tdm/Q[4]
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.797 r  tdm/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.661     4.458    tdm/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.150     4.608 r  tdm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.984     7.592    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    11.323 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.323    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.260ns  (logic 4.530ns (40.236%)  route 6.729ns (59.764%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=4, routed)           2.155     2.673    tdm/Q[4]
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.797 r  tdm/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.679     4.476    tdm/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I1_O)        0.154     4.630 r  tdm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.895     7.525    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    11.260 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.260    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.202ns  (logic 4.301ns (38.398%)  route 6.900ns (61.602%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart1/receiver/data_out_reg[4]/Q
                         net (fo=4, routed)           2.155     2.673    tdm/Q[4]
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.797 f  tdm/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.661     4.458    tdm/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I1_O)        0.124     4.582 r  tdm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.085     7.666    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.202 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.202    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.175ns  (logic 4.270ns (38.213%)  route 6.905ns (61.787%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=4, routed)           2.155     2.673    tdm/Q[4]
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.797 r  tdm/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.679     4.476    tdm/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I2_O)        0.124     4.600 r  tdm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.071     7.671    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.175 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.175    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.117ns  (logic 4.302ns (38.694%)  route 6.815ns (61.306%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=4, routed)           2.155     2.673    tdm/Q[4]
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.797 r  tdm/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.715     4.512    tdm/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I2_O)        0.124     4.636 r  tdm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.946     7.581    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.117 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.117    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.025ns  (logic 4.522ns (41.016%)  route 6.503ns (58.984%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=4, routed)           2.155     2.673    tdm/Q[4]
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.797 r  tdm/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.715     4.512    tdm/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I3_O)        0.152     4.664 r  tdm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.633     7.297    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    11.025 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.025    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.959ns  (logic 4.277ns (39.026%)  route 6.682ns (60.974%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart1/receiver/data_out_reg[4]/Q
                         net (fo=4, routed)           2.155     2.673    tdm/Q[4]
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.124     2.797 r  tdm/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.674     4.471    tdm/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y14         LUT4 (Prop_lut4_I2_O)        0.124     4.595 r  tdm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.853     7.448    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.959 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.959    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.637ns  (logic 3.974ns (41.236%)  route 5.663ns (58.764%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  uart1/transmitter/bit_out_reg/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.663     6.119    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     9.637 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     9.637    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ja2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.452ns  (logic 3.972ns (42.025%)  route 5.480ns (57.975%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE                         0.000     0.000 r  uart2/transmitter/bit_out_reg/C
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart2/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.480     5.936    ja2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     9.452 r  ja2_OBUF_inst/O
                         net (fo=0)                   0.000     9.452    ja2
    L2                                                                r  ja2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.144ns  (logic 4.371ns (47.798%)  route 4.774ns (52.202%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE                         0.000     0.000 r  tdm/ps_reg[1]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tdm/ps_reg[1]/Q
                         net (fo=17, routed)          0.887     1.405    tdm/ps[1]
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.146     1.551 r  tdm/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.887     5.438    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707     9.144 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.144    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart2/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  uart2/receiver/data_out_reg[1]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/receiver/data_out_reg[1]/Q
                         net (fo=3, routed)           0.111     0.252    data_out[1]
    SLICE_X2Y16          FDCE                                         r  display_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.186ns (70.060%)  route 0.079ns (29.940%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  uart1/transmitter/count_reg[7]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/transmitter/count_reg[7]/Q
                         net (fo=7, routed)           0.079     0.220    uart1/transmitter/count_reg[7]
    SLICE_X0Y10          LUT6 (Prop_lut6_I2_O)        0.045     0.265 r  uart1/transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.265    uart1/transmitter/bit_out_i_3_n_0
    SLICE_X0Y10          FDRE                                         r  uart1/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  uart2/receiver/data_out_reg[0]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/receiver/data_out_reg[0]/Q
                         net (fo=3, routed)           0.125     0.266    data_out[0]
    SLICE_X2Y15          FDCE                                         r  display_out_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.822%)  route 0.136ns (49.178%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[2]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[2]/Q
                         net (fo=4, routed)           0.136     0.277    uart1/transmitter/Q[2]
    SLICE_X2Y10          FDRE                                         r  uart1/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.470%)  route 0.094ns (33.530%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  uart1/transmitter/count_reg[2]/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/transmitter/count_reg[2]/Q
                         net (fo=6, routed)           0.094     0.235    uart1/transmitter/count_reg[2]
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.045     0.280 r  uart1/transmitter/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.280    uart1/transmitter/count[5]_i_1__1_n_0
    SLICE_X0Y8           FDRE                                         r  uart1/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  uart1/last_rec_reg/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/last_rec_reg/Q
                         net (fo=1, routed)           0.062     0.190    uart1/receiver/last_rec
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  uart1/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.289    uart1/receiver_n_1
    SLICE_X0Y11          FDRE                                         r  uart1/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart1/receiver/last_bit
    SLICE_X1Y15          LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart1/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart1/receiver/receiving_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  uart1/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  uart2/receiver/last_bit_reg/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart2/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart2/receiver/last_bit
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart2/receiver/receiving_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    uart2/receiver/receiving_i_1__0_n_0
    SLICE_X3Y18          FDRE                                         r  uart2/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart1/receiver/last_bit
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart1/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.296    uart1/receiver/received_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  uart1/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  uart2/receiver/last_bit_reg/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart2/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart2/receiver/last_bit
    SLICE_X3Y18          LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart2/receiver/received_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    uart2/receiver/received_i_1__0_n_0
    SLICE_X3Y18          FDRE                                         r  uart2/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.087ns  (logic 3.986ns (56.249%)  route 3.101ns (43.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           3.101     8.714    rgb_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.244 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.244    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.754ns  (logic 4.113ns (60.892%)  route 2.641ns (39.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.419     5.576 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.641     8.218    rgb_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.694    11.912 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.912    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.674ns  (logic 3.985ns (59.712%)  route 2.689ns (40.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.689     8.302    rgb_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.831 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.831    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.651ns  (logic 3.961ns (59.562%)  route 2.690ns (40.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           2.690     8.303    rgb_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.808 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.808    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.614ns  (logic 3.975ns (60.106%)  route 2.639ns (39.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           2.639     8.252    rgb_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.771 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.771    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.590ns  (logic 4.094ns (62.132%)  route 2.495ns (37.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.637     5.158    vga/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.419     5.577 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.495     8.073    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.675    11.748 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.748    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.532ns  (logic 3.980ns (60.934%)  route 2.552ns (39.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           2.552     8.165    rgb_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.689 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.689    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.480ns  (logic 3.980ns (61.419%)  route 2.500ns (38.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           2.500     8.102    rgb_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.626 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.626    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.440ns  (logic 3.953ns (61.375%)  route 2.487ns (38.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.638     5.159    vga/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.487     8.103    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.599 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.599    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.439ns  (logic 3.958ns (61.475%)  route 2.481ns (38.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.481     8.094    rgb_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.597 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.597    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.767%)  route 0.115ns (38.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/h_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.115     1.732    vga/w_x[5]
    SLICE_X4Y6           LUT6 (Prop_lut6_I3_O)        0.045     1.777 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.777    vga/h_count_next_0[9]
    SLICE_X4Y6           FDRE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.563%)  route 0.116ns (38.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/h_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.116     1.733    vga/w_x[5]
    SLICE_X4Y6           LUT6 (Prop_lut6_I2_O)        0.045     1.778 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.778    vga/h_count_next_0[8]
    SLICE_X4Y6           FDRE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.131     1.750    vga/w_x[0]
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.795 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    vga/h_count_next_0[0]
    SLICE_X0Y5           FDRE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.440%)  route 0.132ns (41.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.132     1.751    vga/w_x[0]
    SLICE_X0Y5           LUT3 (Prop_lut3_I1_O)        0.045     1.796 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    vga/h_count_next_0[2]
    SLICE_X0Y5           FDRE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.012%)  route 0.131ns (40.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.131     1.750    vga/w_x[0]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.048     1.798 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    vga/h_count_next_0[1]
    SLICE_X0Y5           FDRE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.190ns (58.956%)  route 0.132ns (41.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vga/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.132     1.751    vga/w_x[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.049     1.800 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.800    vga/h_count_next_0[3]
    SLICE_X0Y5           FDRE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.337%)  route 0.144ns (43.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 f  vga/h_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.144     1.761    vga/w_x[8]
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.806    vga/h_count_next_0[5]
    SLICE_X4Y6           FDRE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.813%)  route 0.147ns (44.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.147     1.764    vga/v_count_reg_reg[8]_0[6]
    SLICE_X7Y5           LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.809    vga/v_count_next[8]_i_1_n_0
    SLICE_X7Y5           FDRE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.212ns (58.492%)  route 0.150ns (41.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.595     1.478    vga/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  vga/h_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.150     1.793    vga/w_x[7]
    SLICE_X1Y6           LUT4 (Prop_lut4_I3_O)        0.048     1.841 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.841    vga/h_count_next_0[7]
    SLICE_X1Y6           FDRE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.510%)  route 0.190ns (50.490%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.593     1.476    vga/clk_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/v_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.190     1.807    vga/v_count_reg_reg[8]_0[5]
    SLICE_X7Y5           LUT4 (Prop_lut4_I2_O)        0.045     1.852 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.852    vga/v_count_next[6]_i_1_n_0
    SLICE_X7Y5           FDRE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           338 Endpoints
Min Delay           338 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.852ns  (logic 1.580ns (17.850%)  route 7.272ns (82.150%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          6.506     7.962    tsg/reset_IBUF
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.086 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.766     8.852    tsg_n_1
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.508     4.849    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.852ns  (logic 1.580ns (17.850%)  route 7.272ns (82.150%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          6.506     7.962    tsg/reset_IBUF
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.086 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.766     8.852    tsg_n_1
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.508     4.849    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.852ns  (logic 1.580ns (17.850%)  route 7.272ns (82.150%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          6.506     7.962    tsg/reset_IBUF
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.086 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.766     8.852    tsg_n_1
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.508     4.849    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.852ns  (logic 1.580ns (17.850%)  route 7.272ns (82.150%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          6.506     7.962    tsg/reset_IBUF
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.086 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.766     8.852    tsg_n_1
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.508     4.849    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[8]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.852ns  (logic 1.580ns (17.850%)  route 7.272ns (82.150%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          6.506     7.962    tsg/reset_IBUF
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.086 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.766     8.852    tsg_n_1
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.508     4.849    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.726ns  (logic 1.580ns (18.108%)  route 7.146ns (81.892%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          6.506     7.962    tsg/reset_IBUF
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.086 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.640     8.726    tsg_n_1
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.726ns  (logic 1.580ns (18.108%)  route 7.146ns (81.892%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          6.506     7.962    tsg/reset_IBUF
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.086 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.640     8.726    tsg_n_1
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.726ns  (logic 1.580ns (18.108%)  route 7.146ns (81.892%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          6.506     7.962    tsg/reset_IBUF
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.086 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.640     8.726    tsg_n_1
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.726ns  (logic 1.580ns (18.108%)  route 7.146ns (81.892%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          6.506     7.962    tsg/reset_IBUF
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.086 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.640     8.726    tsg_n_1
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  rgb_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.722ns  (logic 1.580ns (18.117%)  route 7.142ns (81.883%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=87, routed)          6.506     7.962    tsg/reset_IBUF
    SLICE_X3Y7           LUT5 (Prop_lut5_I2_O)        0.124     8.086 r  tsg/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.636     8.722    tsg_n_1
    SLICE_X1Y9           FDRE                                         r  rgb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.517     4.858    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  rgb_reg_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.193ns (75.149%)  route 0.064ns (24.851%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.193     0.193 r  vga/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.064     0.257    vga/h_count_next[3]
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     1.993    vga/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.193ns (64.849%)  route 0.105ns (35.151%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.193     0.193 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.105     0.298    vga/h_count_next[7]
    SLICE_X2Y6           FDRE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     1.993    vga/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.206ns (63.725%)  route 0.117ns (36.275%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.206     0.206 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.117     0.323    vga/h_count_next[9]
    SLICE_X3Y6           FDRE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     1.993    vga/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.206ns (63.381%)  route 0.119ns (36.619%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.206     0.206 r  vga/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.119     0.325    vga/h_count_next[4]
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     1.993    vga/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.229ns (69.393%)  route 0.101ns (30.607%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.229     0.229 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.101     0.330    vga/v_count_next[9]
    SLICE_X5Y6           FDRE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.193ns (53.907%)  route 0.165ns (46.093%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.193     0.193 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.165     0.358    vga/v_count_next[3]
    SLICE_X6Y5           FDRE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.206ns (57.042%)  route 0.155ns (42.958%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.206     0.206 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.155     0.361    vga/v_count_next[1]
    SLICE_X6Y5           FDRE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.193ns (52.605%)  route 0.174ns (47.395%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.193     0.193 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.174     0.367    vga/v_count_next[2]
    SLICE_X5Y6           FDRE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.206ns (53.948%)  route 0.176ns (46.052%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.206     0.206 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.176     0.382    vga/h_count_next[8]
    SLICE_X5Y6           FDRE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.206ns (53.855%)  route 0.177ns (46.145%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.206     0.206 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.177     0.383    vga/h_count_next[6]
    SLICE_X2Y6           FDRE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.866     1.993    vga/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  vga/h_count_reg_reg[6]/C





