         Lattice Mapping Report File for Design Module 'Ouah_Ouah_v2'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.2.0.18.0
Mapped on: Mon Jun  5 13:30:37 2023

Design Information
------------------

Command line:   map -i Ouah_Ouah_v2_syn.udb -pdc C:/Users/duodi/Documents/Person
     nel/electronique/fpga-cpld/lattice/Ouah/source/Ouah_v2/ouah.pdc -o
     Ouah_Ouah_v2_map.udb -mp Ouah_Ouah_v2.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 105 out of  5280 (2%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           202 out of  5280 (4%)
      Number of logic LUT4s:             101
      Number of inserted feedthru LUT4s:  57
      Number of ripple logic:             22 (44 LUT4s)
   Number of IO sites used:   25 out of 39 (64%)
      Number of IO sites used for general PIO: 25
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 25 out of 36 (69%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 25 out of 39 (64%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  3
      Net pinms_c: 50 loads, 50 rising, 0 falling (Driver: Pin
     usecond_cntr_170__i9/Q)
      Net clk_c: 18 loads, 18 rising, 0 falling (Driver: Port clk)
      Net sdcf77_c: 38 loads, 37 rising, 1 falling (Driver: Pin syncdcf77/DI0)
   Number of Clock Enables:  3
      Net n913: 16 loads, 16 SLICEs
      Net pinms_c: 1 loads, 0 SLICEs
      Net tick_cntr_max: 11 loads, 11 SLICEs
   Number of LSRs:  1
      Net pb0_N_249: 89 loads, 89 SLICEs
   Top 10 highest fanout non-clock nets:
      Net pb0_N_249: 89 loads
      Net n913: 16 loads
      Net tick_cntr_max: 16 loads
      Net usecond_cntr_max: 10 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net pb0_c: 9 loads
      Net sframe_c: 8 loads
      Net bcd[0]: 7 loads
      Net bcd[2]: 7 loads
      Net dow[0]: 7 loads
      Net dow[1]: 7 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| dcf77               | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pb0                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledday[0]           | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledday[1]           | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledday[2]           | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledday[3]           | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledday[4]           | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledday[5]           | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledday[6]           | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| select7seg[0]       | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| select7seg[1]       | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| select7seg[2]       | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| select7seg[3]       | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segment[0]          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segment[1]          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| segment[2]          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segment[3]          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segment[4]          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segment[5]          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| segment[6]          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdatabit            | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sframe              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdcf77              | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pinms               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

ASIC Components
---------------

Instance Name: syncdcf77
         Type: IOLOGIC

Run Time and Memory Usage
-------------------------

   Total CPU Time: 2 secs
   Total REAL Time: 3 secs
   Peak Memory Usage: 58 MB






















                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.
