-- Vhdl instantiation template created from schematic /home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/spartan3/cpu/test.sch - Thu Jul  7 00:30:14 2022
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module.
-- 2) To use this template to instantiate this component, cut-and-paste and then edit.
--

   COMPONENT test
   PORT( clk	:	IN	STD_LOGIC; 
          rst	:	IN	STD_LOGIC; 
          o	:	OUT	STD_LOGIC_VECTOR (15 DOWNTO 0));
   END COMPONENT;

   UUT: test PORT MAP(
		clk => , 
		rst => , 
		o => 
   );
