{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1614860819908 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ethernet_test EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"ethernet_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1614860819988 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614860820145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614860820145 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1614860820837 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1614860820857 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614860821257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614860821257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614860821257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614860821257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614860821257 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1614860821257 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 5956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614860821295 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 5958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614860821295 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 5960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614860821295 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 5962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1614860821295 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1614860821295 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1614860821307 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1614860822124 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614860825685 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1614860825685 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1614860825685 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1614860825685 ""}
{ "Info" "ISTA_SDC_FOUND" "ethernet_test.sdc " "Reading SDC File: 'ethernet_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1614860825793 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1614860825794 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1614860825892 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1614860825895 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1614860825895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1614860825895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1614860825895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        e_rxc " "   8.000        e_rxc" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1614860825895 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1614860825895 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614860827890 ""}  } { { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 3018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614860827890 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1614860827890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 4945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614860827890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 4965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614860827890 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 3583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1614860827890 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1614860827890 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 4200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614860827890 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1614860829884 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614860829915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614860829918 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614860829960 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614860830035 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1614860830095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1614860830096 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1614860830127 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1614860830746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "9 I/O Output Buffer " "Packed 9 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1614860830779 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "9 " "Created 9 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1614860830779 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1614860830779 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614860832124 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1614860832157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1614860835530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614860837565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1614860837743 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1614860849026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614860849026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1614860852018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X31_Y10 X41_Y19 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19" {  } { { "loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} { { 12 { 0 ""} 31 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1614860859946 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1614860859946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1614860863662 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1614860863662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614860863667 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.22 " "Total time spent on timing analysis during the Fitter is 7.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1614860864482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614860864671 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614860866141 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614860866149 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614860868213 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614860872889 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 Cyclone IV E " "15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_gclk 3.3-V LVTTL T2 " "Pin fpga_gclk uses I/O standard 3.3-V LVTTL at T2" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { fpga_gclk } } } { "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fpga_gclk" } } } } { "rtl/ethernet_test.v" "" { Text "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/rtl/ethernet_test.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614860874763 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxer 3.3-V LVTTL R21 " "Pin e_rxer uses I/O standard 3.3-V LVTTL at R21" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { e_rxer } } } { "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "e_rxer" } } } } { "rtl/ethernet_test.v" "" { Text "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/rtl/ethernet_test.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614860874763 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_txc 3.3-V LVTTL AB20 " "Pin e_txc uses I/O standard 3.3-V LVTTL at AB20" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { e_txc } } } { "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "e_txc" } } } } { "rtl/ethernet_test.v" "" { Text "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/rtl/ethernet_test.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614860874763 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_mdio 3.3-V LVTTL AA17 " "Pin e_mdio uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { e_mdio } } } { "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "e_mdio" } } } } { "rtl/ethernet_test.v" "" { Text "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/rtl/ethernet_test.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614860874763 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxc 3.3-V LVTTL M22 " "Pin e_rxc uses I/O standard 3.3-V LVTTL at M22" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { e_rxc } } } { "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "e_rxc" } } } } { "rtl/ethernet_test.v" "" { Text "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/rtl/ethernet_test.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614860874763 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxdv 3.3-V LVTTL K21 " "Pin e_rxdv uses I/O standard 3.3-V LVTTL at K21" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { e_rxdv } } } { "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "e_rxdv" } } } } { "rtl/ethernet_test.v" "" { Text "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/rtl/ethernet_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614860874763 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL Y13 " "Pin reset_n uses I/O standard 3.3-V LVTTL at Y13" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { reset_n } } } { "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "rtl/ethernet_test.v" "" { Text "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/rtl/ethernet_test.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614860874763 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[0\] 3.3-V LVTTL K22 " "Pin e_rxd\[0\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { e_rxd[0] } } } { "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "e_rxd\[0\]" } } } } { "rtl/ethernet_test.v" "" { Text "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/rtl/ethernet_test.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614860874763 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[2\] 3.3-V LVTTL L22 " "Pin e_rxd\[2\] uses I/O standard 3.3-V LVTTL at L22" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { e_rxd[2] } } } { "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "e_rxd\[2\]" } } } } { "rtl/ethernet_test.v" "" { Text "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/rtl/ethernet_test.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614860874763 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[1\] 3.3-V LVTTL L21 " "Pin e_rxd\[1\] uses I/O standard 3.3-V LVTTL at L21" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { e_rxd[1] } } } { "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "e_rxd\[1\]" } } } } { "rtl/ethernet_test.v" "" { Text "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/rtl/ethernet_test.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614860874763 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[3\] 3.3-V LVTTL M21 " "Pin e_rxd\[3\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { e_rxd[3] } } } { "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "e_rxd\[3\]" } } } } { "rtl/ethernet_test.v" "" { Text "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/rtl/ethernet_test.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614860874763 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[4\] 3.3-V LVTTL N21 " "Pin e_rxd\[4\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { e_rxd[4] } } } { "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "e_rxd\[4\]" } } } } { "rtl/ethernet_test.v" "" { Text "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/rtl/ethernet_test.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614860874763 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[6\] 3.3-V LVTTL P21 " "Pin e_rxd\[6\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { e_rxd[6] } } } { "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "e_rxd\[6\]" } } } } { "rtl/ethernet_test.v" "" { Text "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/rtl/ethernet_test.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614860874763 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[5\] 3.3-V LVTTL N22 " "Pin e_rxd\[5\] uses I/O standard 3.3-V LVTTL at N22" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { e_rxd[5] } } } { "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "e_rxd\[5\]" } } } } { "rtl/ethernet_test.v" "" { Text "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/rtl/ethernet_test.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614860874763 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "e_rxd\[7\] 3.3-V LVTTL P22 " "Pin e_rxd\[7\] uses I/O standard 3.3-V LVTTL at P22" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { e_rxd[7] } } } { "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "e_rxd\[7\]" } } } } { "rtl/ethernet_test.v" "" { Text "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/rtl/ethernet_test.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1614860874763 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1614860874763 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "e_mdio a permanently disabled " "Pin e_mdio has a permanently disabled output enable" {  } { { "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1lite/quartus/linux64/pin_planner.ppl" { e_mdio } } } { "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "e_mdio" } } } } { "rtl/ethernet_test.v" "" { Text "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/rtl/ethernet_test.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1614860874766 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1614860874766 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/output_files/ethernet_test.fit.smsg " "Generated suppressed messages file /home/nvv/fpga_prg/c4/Project09_GMII_Ethernet/output_files/ethernet_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1614860876013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1197 " "Peak virtual memory: 1197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614860879251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  4 15:27:59 2021 " "Processing ended: Thu Mar  4 15:27:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614860879251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614860879251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614860879251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1614860879251 ""}
