option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:4)
  Data transfer : 28

 === array / memory ===
  read  :  3
  write :  4
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	84 warning      exist
	43 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 40

 === array / memory ===
  read  : 10
  write : 11
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        660
    Sequential        :        342
    Combinational     :        318

  Latency Index       :         28
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        564
  Pin Pair            :      1,213

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 660 (FU: 33 + REG: 342 + MUX: 145 + DEC: 76 + MISC: 64) + pin pair 1,213(net 564) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	57 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  4  (3bit:3, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:6, 4bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 10
  write : 11
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	56 warning      exist
	44 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:3, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:6, 4bit:2)
  Data transfer : 50

 === array / memory ===
  read  : 10
  write : 11
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	55 warning      exist
	44 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:4)
  Data transfer : 31

 === array / memory ===
  read  :  9
  write : 10
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        502
    Sequential        :        270
    Combinational     :        232

  Latency Index       :         17
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        423
  Pin Pair            :        905

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 502 (FU: 15 + REG: 270 + MUX: 111 + DEC: 58 + MISC: 48) + pin pair 905(net 423) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  4  (1bit:1, 3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (2bit:2, 3bit:4, 4bit:2)
  Data transfer : 58

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        660
    Sequential        :        342
    Combinational     :        318

  Latency Index       :         32
  Total States        :          9

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        595
  Pin Pair            :      1,237

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 660 (FU: 37 + REG: 342 + MUX: 137 + DEC: 75 + MISC: 69) + pin pair 1,237(net 595) + 1FSM of 9state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 41

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        736
    Sequential        :        384
    Combinational     :        352

  Latency Index       :         28
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        621
  Pin Pair            :      1,343

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 736 (FU: 33 + REG: 384 + MUX: 161 + DEC: 87 + MISC: 71) + pin pair 1,343(net 621) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	51 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  4  (3bit:3, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:6, 4bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 10
  write : 11
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	56 warning      exist
	44 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        403
    Sequential        :        222
    Combinational     :        181

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        354
  Pin Pair            :        721

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 403 (FU: 19 + REG: 222 + MUX: 76 + DEC: 46 + MISC: 40) + pin pair 721(net 354) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 41

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        479
    Sequential        :        264
    Combinational     :        215

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        411
  Pin Pair            :        851

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 479 (FU: 19 + REG: 264 + MUX: 92 + DEC: 57 + MISC: 47) + pin pair 851(net 411) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	60 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        403
    Sequential        :        222
    Combinational     :        181

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        354
  Pin Pair            :        721

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 403 (FU: 19 + REG: 222 + MUX: 76 + DEC: 46 + MISC: 40) + pin pair 721(net 354) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (3bit:3)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:6)
  Data transfer : 40

 === array / memory ===
  read  : 10
  write : 11
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	60 warning      exist
	41 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        403
    Sequential        :        222
    Combinational     :        181

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        354
  Pin Pair            :        721

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 403 (FU: 19 + REG: 222 + MUX: 76 + DEC: 46 + MISC: 40) + pin pair 721(net 354) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        296
    Sequential        :        168
    Combinational     :        128

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        235
  Pin Pair            :        513

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 296 (FU: 16 + REG: 168 + MUX: 48 + DEC: 35 + MISC: 29) + pin pair 513(net 235) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 41

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	60 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 33

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	65 warning      exist
	41 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        296
    Sequential        :        168
    Combinational     :        128

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        235
  Pin Pair            :        513

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 296 (FU: 16 + REG: 168 + MUX: 48 + DEC: 35 + MISC: 29) + pin pair 513(net 235) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        296
    Sequential        :        168
    Combinational     :        128

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        235
  Pin Pair            :        513

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 296 (FU: 16 + REG: 168 + MUX: 48 + DEC: 35 + MISC: 29) + pin pair 513(net 235) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 42

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	50 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 42

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        398
    Sequential        :        222
    Combinational     :        176

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        347
  Pin Pair            :        709

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 398 (FU: 16 + REG: 222 + MUX: 73 + DEC: 46 + MISC: 41) + pin pair 709(net 347) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	81 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        310
    Sequential        :        168
    Combinational     :        142

  Latency Index       :         13
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        255
  Pin Pair            :        550

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 310 (FU: 19 + REG: 168 + MUX: 54 + DEC: 35 + MISC: 34) + pin pair 550(net 255) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        310
    Sequential        :        168
    Combinational     :        142

  Latency Index       :         13
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        255
  Pin Pair            :        550

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 310 (FU: 19 + REG: 168 + MUX: 54 + DEC: 35 + MISC: 34) + pin pair 550(net 255) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	70 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 19

 === array / memory ===
  read  :  2
  write :  3
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        446
    Sequential        :        234
    Combinational     :        212

  Latency Index       :         31
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        384
  Pin Pair            :        798

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 446 (FU: 36 + REG: 234 + MUX: 93 + DEC: 44 + MISC: 39) + pin pair 798(net 384) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	77 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 35

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	52 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 42

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        398
    Sequential        :        222
    Combinational     :        176

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        347
  Pin Pair            :        709

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 398 (FU: 16 + REG: 222 + MUX: 73 + DEC: 46 + MISC: 41) + pin pair 709(net 347) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	81 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 34

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        268
  Pin Pair            :        536

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 16 + REG: 174 + MUX: 52 + DEC: 35 + MISC: 30) + pin pair 536(net 268) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	85 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        299
    Sequential        :        168
    Combinational     :        131

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        242
  Pin Pair            :        522

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 299 (FU: 16 + REG: 168 + MUX: 50 + DEC: 35 + MISC: 30) + pin pair 522(net 242) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	71 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        320
    Sequential        :        174
    Combinational     :        146

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        270
  Pin Pair            :        577

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 320 (FU: 19 + REG: 174 + MUX: 58 + DEC: 35 + MISC: 34) + pin pair 577(net 270) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 33

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        306
    Sequential        :        174
    Combinational     :        132

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        267
  Pin Pair            :        534

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 306 (FU: 16 + REG: 174 + MUX: 52 + DEC: 35 + MISC: 29) + pin pair 534(net 267) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        300
    Sequential        :        168
    Combinational     :        132

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        249
  Pin Pair            :        519

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 300 (FU: 7 + REG: 168 + MUX: 55 + DEC: 34 + MISC: 36) + pin pair 519(net 249) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 14

 === array / memory ===
  read  :  7
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        303
    Sequential        :        168
    Combinational     :        135

  Latency Index       :          6
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        231
  Pin Pair            :        530

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 303 (FU: 12 + REG: 168 + MUX: 62 + DEC: 36 + MISC: 25) + pin pair 530(net 231) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	79 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

