

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5'
================================================================
* Date:           Mon Mar 25 12:40:06 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        falcon_hls_clean
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_199_5  |        ?|        ?|        22|         21|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 21, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 21, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 25 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ni_cast12_i_reload_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %ni_cast12_i_reload"   --->   Operation 26 'read' 'ni_cast12_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%a_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a_load"   --->   Operation 27 'read' 'a_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 28 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ni_cast12_i_reload_cast = zext i31 %ni_cast12_i_reload_read"   --->   Operation 29 'zext' 'ni_cast12_i_reload_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 1024, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %m"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond51.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%m_1 = load i64 %m" [hls_source/my_intt.c:201]   --->   Operation 33 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.13ns)   --->   "%icmp_ln199 = icmp_eq  i64 %m_1, i64 %p_read_1" [hls_source/my_intt.c:199]   --->   Operation 35 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.08ns)   --->   "%m_2 = add i64 %m_1, i64 1" [hls_source/my_intt.c:199]   --->   Operation 36 'add' 'm_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %for.inc69.i, void %Loop_VITIS_LOOP_154_1_proc.exit.exitStub" [hls_source/my_intt.c:199]   --->   Operation 37 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln201)   --->   "%shl_ln201 = shl i64 %m_1, i64 1" [hls_source/my_intt.c:201]   --->   Operation 38 'shl' 'shl_ln201' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln201 = add i64 %a_load_read, i64 %shl_ln201" [hls_source/my_intt.c:201]   --->   Operation 39 'add' 'add_ln201' <Predicate = (!icmp_ln199)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln201, i32 1, i32 63" [hls_source/my_intt.c:201]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln201 = sext i63 %trunc_ln" [hls_source/my_intt.c:201]   --->   Operation 41 'sext' 'sext_ln201' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln201" [hls_source/my_intt.c:201]   --->   Operation 42 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln199 = store i64 %m_2, i64 %m" [hls_source/my_intt.c:199]   --->   Operation 43 'store' 'store_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.42>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (icmp_ln199)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 44 [7/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:201]   --->   Operation 44 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 45 [6/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:201]   --->   Operation 45 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 46 [5/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:201]   --->   Operation 46 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 47 [4/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:201]   --->   Operation 47 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 48 [3/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:201]   --->   Operation 48 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 49 [2/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:201]   --->   Operation 49 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 50 [1/7] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:201]   --->   Operation 50 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 51 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:201]   --->   Operation 51 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.90>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i16 %gmem0_addr_read" [hls_source/my_intt.c:201]   --->   Operation 52 'zext' 'zext_ln201' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (3.37ns)   --->   "%tmp2 = mul i32 %ni_cast12_i_reload_cast, i32 %zext_ln201" [hls_source/my_intt.c:201]   --->   Operation 53 'mul' 'tmp2' <Predicate = (!icmp_ln199)> <Delay = 3.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i32 %tmp2" [hls_source/my_intt.c:202]   --->   Operation 54 'trunc' 'trunc_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_11 : Operation 55 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln202 = mul i16 %trunc_ln202, i16 12287" [hls_source/my_intt.c:202]   --->   Operation 55 'mul' 'mul_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 0.53>
ST_12 : Operation 56 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln202 = mul i16 %trunc_ln202, i16 12287" [hls_source/my_intt.c:202]   --->   Operation 56 'mul' 'mul_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 0.53>
ST_13 : Operation 57 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln202 = mul i16 %trunc_ln202, i16 12287" [hls_source/my_intt.c:202]   --->   Operation 57 'mul' 'mul_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 0.99>
ST_14 : Operation 58 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln202 = mul i16 %trunc_ln202, i16 12287" [hls_source/my_intt.c:202]   --->   Operation 58 'mul' 'mul_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i16 %mul_ln202" [hls_source/my_intt.c:202]   --->   Operation 59 'zext' 'zext_ln202' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_14 : Operation 60 [3/3] (0.99ns) (grouped into DSP with root node add_ln203)   --->   "%tmp1 = mul i30 %zext_ln202, i30 12289" [hls_source/my_intt.c:202]   --->   Operation 60 'mul' 'tmp1' <Predicate = (!icmp_ln199)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 0.99>
ST_15 : Operation 61 [2/3] (0.99ns) (grouped into DSP with root node add_ln203)   --->   "%tmp1 = mul i30 %zext_ln202, i30 12289" [hls_source/my_intt.c:202]   --->   Operation 61 'mul' 'tmp1' <Predicate = (!icmp_ln199)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 0.64>
ST_16 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln203)   --->   "%tmp1 = mul i30 %zext_ln202, i30 12289" [hls_source/my_intt.c:202]   --->   Operation 62 'mul' 'tmp1' <Predicate = (!icmp_ln199)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 63 [1/1] (0.00ns) (grouped into DSP with root node add_ln203)   --->   "%zext_ln149 = zext i30 %tmp1" [hls_source/my_intt.c:149]   --->   Operation 63 'zext' 'zext_ln149' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_16 : Operation 64 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln203 = add i32 %tmp2, i32 %zext_ln149" [hls_source/my_intt.c:203]   --->   Operation 64 'add' 'add_ln203' <Predicate = (!icmp_ln199)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 65 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln203 = add i32 %tmp2, i32 %zext_ln149" [hls_source/my_intt.c:203]   --->   Operation 65 'add' 'add_ln203' <Predicate = (!icmp_ln199)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln149_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln203, i32 16, i32 31" [hls_source/my_intt.c:149]   --->   Operation 66 'partselect' 'trunc_ln149_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_17 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln149_1 = zext i16 %trunc_ln149_1" [hls_source/my_intt.c:149]   --->   Operation 67 'zext' 'zext_ln149_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_17 : Operation 68 [1/1] (0.85ns)   --->   "%tmp2_1 = add i17 %zext_ln149_1, i17 118783" [hls_source/my_intt.c:204]   --->   Operation 68 'add' 'tmp2_1' <Predicate = (!icmp_ln199)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln206)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %tmp2_1, i32 16" [hls_source/my_intt.c:205]   --->   Operation 69 'bitselect' 'tmp' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_17 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln206)   --->   "%select_ln206 = select i1 %tmp, i16 0, i16 53247" [hls_source/my_intt.c:206]   --->   Operation 70 'select' 'select_ln206' <Predicate = (!icmp_ln199)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 71 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln206 = add i16 %select_ln206, i16 %trunc_ln149_1" [hls_source/my_intt.c:206]   --->   Operation 71 'add' 'add_ln206' <Predicate = (!icmp_ln199)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 72 [1/1] (7.30ns)   --->   "%gmem0_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:206]   --->   Operation 72 'writereq' 'gmem0_addr_2_req' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 73 [1/1] (7.30ns)   --->   "%write_ln206 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem0_addr, i16 %add_ln206, i2 3" [hls_source/my_intt.c:206]   --->   Operation 73 'write' 'write_ln206' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 74 [5/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:206]   --->   Operation 74 'writeresp' 'gmem0_addr_2_resp' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 75 [4/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:206]   --->   Operation 75 'writeresp' 'gmem0_addr_2_resp' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 76 [3/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:206]   --->   Operation 76 'writeresp' 'gmem0_addr_2_resp' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 77 [2/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:206]   --->   Operation 77 'writeresp' 'gmem0_addr_2_resp' <Predicate = (!icmp_ln199)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln201 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [hls_source/my_intt.c:201]   --->   Operation 78 'specloopname' 'specloopname_ln201' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 79 [1/5] (7.30ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:206]   --->   Operation 79 'writeresp' 'gmem0_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln199 = br void %for.cond51.i" [hls_source/my_intt.c:199]   --->   Operation 80 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('m') [5]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'm' [11]  (0.427 ns)

 <State 2>: 1.56ns
The critical path consists of the following:
	'load' operation ('m', hls_source/my_intt.c:201) on local variable 'm' [14]  (0 ns)
	'add' operation ('m', hls_source/my_intt.c:199) [17]  (1.08 ns)
	'store' operation ('store_ln199', hls_source/my_intt.c:199) of variable 'm', hls_source/my_intt.c:199 on local variable 'm' [45]  (0.427 ns)
	blocking operation 0.045 ns on control path)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201) [26]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201) [26]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201) [26]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201) [26]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201) [26]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201) [26]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201) [26]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201) [27]  (7.3 ns)

 <State 11>: 3.91ns
The critical path consists of the following:
	'mul' operation ('tmp2', hls_source/my_intt.c:201) [29]  (3.37 ns)
	'mul' operation of DSP[31] ('mul_ln202', hls_source/my_intt.c:202) [31]  (0.535 ns)

 <State 12>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[31] ('mul_ln202', hls_source/my_intt.c:202) [31]  (0.535 ns)

 <State 13>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[31] ('mul_ln202', hls_source/my_intt.c:202) [31]  (0.535 ns)

 <State 14>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[31] ('mul_ln202', hls_source/my_intt.c:202) [31]  (0 ns)
	'mul' operation of DSP[35] ('tmp1', hls_source/my_intt.c:202) [33]  (0.996 ns)

 <State 15>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[35] ('tmp1', hls_source/my_intt.c:202) [33]  (0.996 ns)

 <State 16>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[35] ('tmp1', hls_source/my_intt.c:202) [33]  (0 ns)
	'add' operation of DSP[35] ('add_ln203', hls_source/my_intt.c:203) [35]  (0.645 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem0_addr_2_req', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) [42]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln206', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) [43]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_2_resp', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) [44]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_2_resp', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) [44]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_2_resp', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) [44]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_2_resp', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) [44]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_2_resp', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) [44]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
