$date
	Sat Oct 22 21:46:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#868651
b10 !
1"
#868654
b10 &
b10 %
1$
#868655
0"
#868658
b1 &
b1 %
1#
#868662
b0 &
0#
b0 %
0$
#1885645
b1001 !
1"
#1885646
b1001 &
b1001 %
1$
#1885647
0"
#1885650
b11100 &
b11100 %
#1885654
b1110 &
b1110 %
#1885658
b111 &
b111 %
#1885662
b10110 &
b10110 %
#1885666
b1011 &
b1011 %
#1885670
b100010 &
b100010 %
#1885674
b10001 &
b10001 %
#1885678
b110100 &
b110100 %
#1885682
b11010 &
b11010 %
#1885686
b1101 &
b1101 %
#1885690
b101000 &
b101000 %
#1885694
b10100 &
b10100 %
#1885698
b1010 &
b1010 %
#1885702
b101 &
b101 %
#1885706
b10000 &
b10000 %
#1885710
b1000 &
b1000 %
#1885714
b100 &
b100 %
#1885718
b10 &
b10 %
#1885722
b1 &
b1 %
1#
#1885726
b0 &
0#
b0 %
0$
#2836136
b10101 !
1"
#2836138
b10101 &
b10101 %
1$
#2836139
0"
#2836142
b1000000 &
b1000000 %
#2836146
b100000 &
b100000 %
#2836150
b10000 &
b10000 %
#2836154
b1000 &
b1000 %
#2836158
b100 &
b100 %
#2836162
b10 &
b10 %
#2836166
b1 &
1#
b1 %
#2836170
b0 &
b0 %
0#
0$
#4500012
