INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/XYZ/Desktop/PIS/projekt_final/projekt_final.srcs/sources_1/new/signal_behavorial.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signal_behavorial'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/XYZ/Desktop/PIS/projekt_final/projekt_final.srcs/sim_1/new/signal_behavorial_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signal_behavorial_tb'
