D:/Summer2025/Digital_Design/Degital_Design_SPI_Project/SPI_Wrapper_tb.v {1 {vlog -work work -vopt -stats=none D:/Summer2025/Digital_Design/Degital_Design_SPI_Project/SPI_Wrapper_tb.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module SPI_Wrapper_tb

Top level modules:
	SPI_Wrapper_tb

} {} {}} D:/Summer2025/Digital_Design/Degital_Design_SPI_Project/Serial_to_Parallel.v {1 {vlog -work work -vopt -stats=none D:/Summer2025/Digital_Design/Degital_Design_SPI_Project/Serial_to_Parallel.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module Serial_to_Parallel

Top level modules:
	Serial_to_Parallel

} {} {}} D:/Summer2025/Digital_Design/Degital_Design_SPI_Project/parallel_to_serial.v {1 {vlog -work work -vopt -stats=none D:/Summer2025/Digital_Design/Degital_Design_SPI_Project/parallel_to_serial.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module parallel_to_serial

Top level modules:
	parallel_to_serial

} {} {}} D:/Summer2025/Digital_Design/Degital_Design_SPI_Project/Serial_to_Parallel_tb.v {1 {vlog -work work -vopt -stats=none D:/Summer2025/Digital_Design/Degital_Design_SPI_Project/Serial_to_Parallel_tb.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module Serial_to_Parallel_tb

Top level modules:
	Serial_to_Parallel_tb

} {} {}} D:/Summer2025/Digital_Design/Degital_Design_SPI_Project/RAM.v {1 {vlog -work work -vopt -stats=none D:/Summer2025/Digital_Design/Degital_Design_SPI_Project/RAM.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module RAM

Top level modules:
	RAM

} {} {}} D:/Summer2025/Digital_Design/Degital_Design_SPI_Project/SPI_Wrapper.v {1 {vlog -work work -vopt -stats=none D:/Summer2025/Digital_Design/Degital_Design_SPI_Project/SPI_Wrapper.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module SPI_Wrapper

Top level modules:
	SPI_Wrapper

} {} {}}
