
*** Running vivado
    with args -log ADC_toplevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ADC_toplevel.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ADC_toplevel.tcl -notrace
Command: synth_design -top ADC_toplevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6060 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 281.164 ; gain = 71.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ADC_toplevel' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_toplevel_skeleton.vhd:33]
INFO: [Synth 8-113] binding component instance 'PULLUP_SDA' to cell 'PULLUP' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_toplevel_skeleton.vhd:76]
INFO: [Synth 8-113] binding component instance 'PULLUP_SCL' to cell 'PULLUP' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_toplevel_skeleton.vhd:77]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_Controller_fsm.vhd:21]
INFO: [Synth 8-638] synthesizing module 'delay_register' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/1_clk_delay_register.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'delay_register' (1#1) [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/1_clk_delay_register.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Controller' (2#1) [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_Controller_fsm.vhd:21]
INFO: [Synth 8-638] synthesizing module 'TWICtl' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/TWICtl.vhd:87]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/TWICtl.vhd:100]
INFO: [Synth 8-226] default block is never used [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/TWICtl.vhd:308]
INFO: [Synth 8-226] default block is never used [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/TWICtl.vhd:341]
INFO: [Synth 8-226] default block is never used [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/TWICtl.vhd:359]
INFO: [Synth 8-226] default block is never used [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/TWICtl.vhd:377]
INFO: [Synth 8-226] default block is never used [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/TWICtl.vhd:395]
INFO: [Synth 8-256] done synthesizing module 'TWICtl' (3#1) [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/TWICtl.vhd:87]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/clock_divider.vhd:34]
	Parameter DIVISOR bound to: 5000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (4#1) [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/clock_divider.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ADC_toplevel' (5#1) [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_toplevel_skeleton.vhd:33]
WARNING: [Synth 8-3331] design Controller has unconnected port ERR_O
WARNING: [Synth 8-3331] design ADC_toplevel has unconnected port SCL_ALT_IN
WARNING: [Synth 8-3331] design ADC_toplevel has unconnected port SDA_ALT_IN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 319.551 ; gain = 109.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 319.551 ; gain = 109.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/Nexys4DDR_Master_skeleton.xdc]
Finished Parsing XDC File [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/Nexys4DDR_Master_skeleton.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/Nexys4DDR_Master_skeleton.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 630.656 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 630.656 ; gain = 421.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 630.656 ; gain = 421.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 630.656 ; gain = 421.098
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Controller'
INFO: [Synth 8-5544] ROM "STATE_DEBUG" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWICtl'
INFO: [Synth 8-5545] ROM "busState" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "subState" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "latchAddr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "subState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sclki" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_Controller_fsm.vhd:43]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_Controller_fsm.vhd:43]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                             0000 |                             0000
           config_strobe |                             0001 |                             0001
      config_strobe_hold |                             0010 |                             0010
             config_wait |                             0011 |                             0011
          address_strobe |                             0100 |                             0100
     address_strobe_hold |                             0101 |                             0101
            address_wait |                             0110 |                             0110
           stb_hold_wait |                             0111 |                             0111
             read_msbyte |                             1000 |                             1000
             read_lsbyte |                             1001 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_Controller_fsm.vhd:43]
WARNING: [Synth 8-327] inferring latch for variable 'count_next_reg' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_Controller_fsm.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'DATA_OUT_reg' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_Controller_fsm.vhd:156]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                             0000 |                             0000
                 ststart |                             0001 |                             0001
                 stwrite |                             0011 |                             0011
                  stsack |                             0010 |                             0110
                  stread |                             0110 |                             0010
             stmnackstop |                             0100 |                             1000
                  ststop |                             0111 |                             0101
            stmnackstart |                             0101 |                             1001
                  stmack |                             1111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWICtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 630.656 ; gain = 421.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 21    
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delay_register 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	  10 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
Module TWICtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 21    
	   9 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "TWI_DUT/subState" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "DIVIDER/sclki" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design ADC_toplevel has unconnected port SCL_ALT_IN
WARNING: [Synth 8-3331] design ADC_toplevel has unconnected port SDA_ALT_IN
INFO: [Synth 8-3886] merging instance 'TWI_DUT/currAddr_reg[6]' (FDE) to 'TWI_DUT/currAddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'TWI_DUT/currAddr_reg[7]' (FDE) to 'TWI_DUT/currAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'TWI_DUT/currAddr_reg[1]' (FDE) to 'TWI_DUT/currAddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'TWI_DUT/currAddr_reg[2]' (FDE) to 'TWI_DUT/currAddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'TWI_DUT/currAddr_reg[3]' (FDE) to 'TWI_DUT/currAddr_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TWI_DUT/currAddr_reg[5] )
WARNING: [Synth 8-3332] Sequential element (ADC_DUT/DONE_O_DELAY/output_reg) is unused and will be removed from module ADC_toplevel.
WARNING: [Synth 8-3332] Sequential element (ADC_DUT/DATA_OUT_reg[15]) is unused and will be removed from module ADC_toplevel.
WARNING: [Synth 8-3332] Sequential element (ADC_DUT/DATA_OUT_reg[14]) is unused and will be removed from module ADC_toplevel.
WARNING: [Synth 8-3332] Sequential element (ADC_DUT/DATA_OUT_reg[13]) is unused and will be removed from module ADC_toplevel.
WARNING: [Synth 8-3332] Sequential element (ADC_DUT/DATA_OUT_reg[12]) is unused and will be removed from module ADC_toplevel.
WARNING: [Synth 8-3332] Sequential element (ADC_DUT/DATA_OUT_reg[11]) is unused and will be removed from module ADC_toplevel.
WARNING: [Synth 8-3332] Sequential element (ADC_DUT/DONE_O_DELAY/inbox_reg) is unused and will be removed from module ADC_toplevel.
WARNING: [Synth 8-3332] Sequential element (TWI_DUT/currAddr_reg[5]) is unused and will be removed from module ADC_toplevel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 630.656 ; gain = 421.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 630.656 ; gain = 421.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 630.656 ; gain = 421.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 630.656 ; gain = 421.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 630.656 ; gain = 421.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 630.656 ; gain = 421.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 630.656 ; gain = 421.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 630.656 ; gain = 421.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 630.656 ; gain = 421.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 630.656 ; gain = 421.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    25|
|3     |LUT1   |    88|
|4     |LUT2   |    10|
|5     |LUT3   |    25|
|6     |LUT4   |    19|
|7     |LUT5   |    31|
|8     |LUT6   |    64|
|9     |MUXF7  |     1|
|10    |PULLUP |     2|
|11    |FDCE   |     4|
|12    |FDRE   |   113|
|13    |FDSE   |    12|
|14    |LD     |    24|
|15    |IBUF   |     2|
|16    |IOBUF  |     2|
|17    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |   439|
|2     |  ADC_DUT |Controller    |    85|
|3     |  DIVIDER |clock_divider |    58|
|4     |  TWI_DUT |TWICtl        |   273|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 630.656 ; gain = 421.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 630.656 ; gain = 109.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 630.656 ; gain = 421.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 630.656 ; gain = 421.098
INFO: [Common 17-1381] The checkpoint 'C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/EGRE-365-Final-Project/EGRE-365-Final-Project.runs/synth_1/ADC_toplevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 630.656 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 22 21:36:14 2016...
