Timing Analyzer report for fp32_rx_mac_tx
Tue Oct 18 01:29:20 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_I'
 13. Slow 1200mV 85C Model Hold: 'CLK_I'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK_I'
 22. Slow 1200mV 0C Model Hold: 'CLK_I'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK_I'
 30. Fast 1200mV 0C Model Hold: 'CLK_I'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; fp32_rx_mac_tx                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.90        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  81.5%      ;
;     Processors 3-12        ;   0.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; CLK_I      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_I } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 17.82 MHz ; 17.82 MHz       ; CLK_I      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; CLK_I ; -55.113 ; -2634.933         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK_I ; 0.452 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK_I ; -4.000 ; -362.327                         ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_I'                                                                                                                                                    ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                     ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -55.113 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.053     ; 56.061     ;
; -54.922 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.053     ; 55.870     ;
; -54.764 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.053     ; 55.712     ;
; -54.622 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.053     ; 55.570     ;
; -54.594 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.053     ; 55.542     ;
; -54.495 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.062     ; 55.434     ;
; -54.431 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.053     ; 55.379     ;
; -54.407 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.062     ; 55.346     ;
; -54.403 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.053     ; 55.351     ;
; -54.356 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 55.306     ;
; -54.304 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.062     ; 55.243     ;
; -54.273 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.053     ; 55.221     ;
; -54.256 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.053     ; 55.204     ;
; -54.245 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.053     ; 55.193     ;
; -54.244 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.062     ; 55.183     ;
; -54.216 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.062     ; 55.155     ;
; -54.165 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 55.115     ;
; -54.146 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.062     ; 55.085     ;
; -54.080 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.061     ; 55.020     ;
; -54.065 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.053     ; 55.013     ;
; -54.058 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.062     ; 54.997     ;
; -54.053 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.062     ; 54.992     ;
; -54.007 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 54.957     ;
; -53.956 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.050     ; 54.907     ;
; -53.952 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; -0.062     ; 54.891     ;
; -53.944 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 54.894     ;
; -53.907 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.053     ; 54.855     ;
; -53.895 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.062     ; 54.834     ;
; -53.889 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.061     ; 54.829     ;
; -53.866 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 54.816     ;
; -53.853 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 54.803     ;
; -53.849 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.060     ; 54.790     ;
; -53.765 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.050     ; 54.716     ;
; -53.761 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; -0.062     ; 54.700     ;
; -53.754 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.066     ; 54.689     ;
; -53.753 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 54.703     ;
; -53.747 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; -0.066     ; 54.682     ;
; -53.731 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.061     ; 54.671     ;
; -53.704 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; 0.071      ; 54.776     ;
; -53.675 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 54.625     ;
; -53.662 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 54.612     ;
; -53.658 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.060     ; 54.599     ;
; -53.641 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.060     ; 54.582     ;
; -53.607 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.050     ; 54.558     ;
; -53.603 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; -0.062     ; 54.542     ;
; -53.599 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.061     ; 54.539     ;
; -53.595 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 54.545     ;
; -53.563 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.066     ; 54.498     ;
; -53.556 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; -0.066     ; 54.491     ;
; -53.538 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 54.488     ;
; -53.517 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 54.467     ;
; -53.504 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 54.454     ;
; -53.500 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.060     ; 54.441     ;
; -53.450 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.060     ; 54.391     ;
; -53.408 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.061     ; 54.348     ;
; -53.405 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.066     ; 54.340     ;
; -53.398 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; -0.066     ; 54.333     ;
; -53.347 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 54.297     ;
; -53.292 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.060     ; 54.233     ;
; -53.262 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.050     ; 54.213     ;
; -53.250 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.061     ; 54.190     ;
; -53.213 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; 0.071      ; 54.285     ;
; -53.189 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 54.139     ;
; -53.185 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; 0.071      ; 54.257     ;
; -53.086 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; 0.062      ; 54.149     ;
; -53.071 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.050     ; 54.022     ;
; -53.066 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 54.016     ;
; -53.065 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.050     ; 54.016     ;
; -52.998 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; 0.062      ; 54.061     ;
; -52.947 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; 0.073      ; 54.021     ;
; -52.913 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.050     ; 53.864     ;
; -52.875 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 53.825     ;
; -52.874 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.050     ; 53.825     ;
; -52.847 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; 0.071      ; 53.919     ;
; -52.835 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; 0.062      ; 53.898     ;
; -52.717 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 53.667     ;
; -52.716 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.050     ; 53.667     ;
; -52.671 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; 0.063      ; 53.735     ;
; -52.547 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.074      ; 53.622     ;
; -52.543 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; 0.062      ; 53.606     ;
; -52.535 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.073      ; 53.609     ;
; -52.457 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.073      ; 53.531     ;
; -52.444 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; 0.073      ; 53.518     ;
; -52.440 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; 0.064      ; 53.505     ;
; -52.345 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.058      ; 53.404     ;
; -52.338 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; 0.058      ; 53.397     ;
; -52.280 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.059     ; 53.222     ;
; -52.248 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.065     ; 53.184     ;
; -52.246 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.065     ; 53.182     ;
; -52.232 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.064      ; 53.297     ;
; -52.190 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.063      ; 53.254     ;
; -52.151 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[27] ; CLK_I        ; CLK_I       ; 1.000        ; -0.065     ; 53.087     ;
; -52.129 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.073      ; 53.203     ;
; -52.089 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.059     ; 53.031     ;
; -52.057 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.065     ; 52.993     ;
; -52.055 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.065     ; 52.991     ;
; -52.003 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.051     ; 52.953     ;
; -51.960 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[27] ; CLK_I        ; CLK_I       ; 1.000        ; -0.065     ; 52.896     ;
; -51.931 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.059     ; 52.873     ;
; -51.899 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.065     ; 52.835     ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_I'                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                                    ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                              ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fp32_uart_rx:My_UART_Rx|rx_state.START                                         ; fp32_uart_rx:My_UART_Rx|rx_state.START                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; fp32_uart_rx:My_UART_Rx|received_bit[3]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[3]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fp32_uart_rx:My_UART_Rx|received_bit[0]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[0]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fp32_uart_rx:My_UART_Rx|received_bit[1]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[1]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fp32_uart_rx:My_UART_Rx|received_bit[2]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[2]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fp32_uart_rx:My_UART_Rx|received_bit[4]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[4]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fp32_uart_rx:My_UART_Rx|received_bit[5]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[5]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fp32_uart_rx:My_UART_Rx|received_bit[6]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[6]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fp32_uart_rx:My_UART_Rx|rx_state.STOP                                          ; fp32_uart_rx:My_UART_Rx|rx_state.STOP                                    ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.746      ;
; 0.484 ; fp32_uart_rx:My_UART_Rx|rx_state.MORE                                          ; fp32_uart_rx:My_UART_Rx|rx_state.IDLE                                    ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.777      ;
; 0.493 ; fp32_uart_rx:My_UART_Rx|received_byte[6]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[6]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 0.785      ;
; 0.499 ; FP32_MAC_Combinatorial:My_MAC|posedge_detector:My_posedge_detector|delayed_sig ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                              ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.793      ;
; 0.501 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D0_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; FP32_MAC_Combinatorial:My_MAC|delta[27]                                        ; fp32_uart_tx:My_UART_Tx|tx_data[27]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP1_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.796      ;
; 0.506 ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.803      ;
; 0.512 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.805      ;
; 0.514 ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.808      ;
; 0.518 ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                                    ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.812      ;
; 0.525 ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.820      ;
; 0.529 ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.822      ;
; 0.529 ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.822      ;
; 0.529 ; fp32_uart_tx:My_UART_Tx|tx_state.D0_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.822      ;
; 0.543 ; fp32_uart_rx:My_UART_Rx|rx_state.START                                         ; fp32_uart_rx:My_UART_Rx|rx_state.DATA                                    ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.836      ;
; 0.628 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP3_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE0_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.921      ;
; 0.649 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE                                     ; fp32_uart_rx:My_UART_Rx|RX_VALID_O                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.942      ;
; 0.698 ; FP32_MAC_Combinatorial:My_MAC|delta[6]                                         ; fp32_uart_tx:My_UART_Tx|tx_data[6]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.992      ;
; 0.699 ; FP32_MAC_Combinatorial:My_MAC|delta[23]                                        ; fp32_uart_tx:My_UART_Tx|tx_data[23]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.993      ;
; 0.699 ; FP32_MAC_Combinatorial:My_MAC|delta[28]                                        ; fp32_uart_tx:My_UART_Tx|tx_data[28]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; FP32_MAC_Combinatorial:My_MAC|delta[30]                                        ; fp32_uart_tx:My_UART_Tx|tx_data[30]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.992      ;
; 0.703 ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 0.996      ;
; 0.704 ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.998      ;
; 0.705 ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 0.999      ;
; 0.707 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; FP32_MAC_Combinatorial:My_MAC|MAC_VALID_O                                      ; fp32_uart_tx:My_UART_Tx|posedge_detector:My_posedge_detector|delayed_sig ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.000      ;
; 0.720 ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.013      ;
; 0.723 ; FP32_MAC_Combinatorial:My_MAC|delta[9]                                         ; fp32_uart_tx:My_UART_Tx|tx_data[9]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.084      ; 1.019      ;
; 0.724 ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.018      ;
; 0.725 ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.018      ;
; 0.726 ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.019      ;
; 0.726 ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.019      ;
; 0.745 ; fp32_uart_rx:My_UART_Rx|received_byte[1]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[1]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; fp32_uart_rx:My_UART_Rx|received_byte[3]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[3]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 1.038      ;
; 0.748 ; fp32_uart_rx:My_UART_Rx|received_byte[2]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[2]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; fp32_uart_rx:My_UART_Rx|received_byte[5]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[5]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; fp32_uart_rx:My_UART_Rx|received_byte[4]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[4]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.043      ;
; 0.757 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                                     ; fp32_uart_rx:My_UART_Rx|RX_VALID_O                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.050      ;
; 0.760 ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[11]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; fp32_uart_rx:My_UART_Rx|clk_cnt[13]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[13]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; fp32_uart_tx:My_UART_Tx|clk_cnt[16]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[16]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[19]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; fp32_uart_tx:My_UART_Tx|clk_cnt[18]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[18]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; fp32_uart_tx:My_UART_Tx|clk_cnt[2]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[2]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fp32_uart_tx:My_UART_Tx|clk_cnt[7]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[7]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fp32_uart_tx:My_UART_Tx|clk_cnt[9]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[9]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fp32_uart_tx:My_UART_Tx|clk_cnt[23]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[23]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.082      ; 1.057      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 18.89 MHz ; 18.89 MHz       ; CLK_I      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; CLK_I ; -51.947 ; -2460.869        ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK_I ; 0.401 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK_I ; -4.000 ; -362.268                        ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_I'                                                                                                                                                     ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                     ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -51.947 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.048     ; 52.901     ;
; -51.782 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.048     ; 52.736     ;
; -51.634 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.048     ; 52.588     ;
; -51.595 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.048     ; 52.549     ;
; -51.430 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.048     ; 52.384     ;
; -51.359 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.048     ; 52.313     ;
; -51.321 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.057     ; 52.266     ;
; -51.282 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.048     ; 52.236     ;
; -51.260 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.055     ; 52.207     ;
; -51.215 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.048     ; 52.169     ;
; -51.205 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.046     ; 52.161     ;
; -51.194 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.048     ; 52.148     ;
; -51.156 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.057     ; 52.101     ;
; -51.110 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.056     ; 52.056     ;
; -51.095 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.055     ; 52.042     ;
; -51.050 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.048     ; 52.004     ;
; -51.046 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.048     ; 52.000     ;
; -51.040 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.046     ; 51.996     ;
; -51.008 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.057     ; 51.953     ;
; -50.947 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.055     ; 51.894     ;
; -50.945 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.056     ; 51.891     ;
; -50.915 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; -0.055     ; 51.862     ;
; -50.902 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.048     ; 51.856     ;
; -50.892 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.046     ; 51.848     ;
; -50.830 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; -0.047     ; 51.785     ;
; -50.817 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.044     ; 51.775     ;
; -50.809 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.044     ; 51.767     ;
; -50.797 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.056     ; 51.743     ;
; -50.783 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.056     ; 51.729     ;
; -50.753 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; -0.060     ; 51.695     ;
; -50.750 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; -0.055     ; 51.697     ;
; -50.733 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.056     ; 51.679     ;
; -50.665 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; -0.047     ; 51.620     ;
; -50.663 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; 0.082      ; 51.747     ;
; -50.652 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.044     ; 51.610     ;
; -50.644 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.044     ; 51.602     ;
; -50.639 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.060     ; 51.581     ;
; -50.624 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.046     ; 51.580     ;
; -50.618 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.056     ; 51.564     ;
; -50.602 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; -0.055     ; 51.549     ;
; -50.588 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; -0.060     ; 51.530     ;
; -50.568 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.056     ; 51.514     ;
; -50.537 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.056     ; 51.483     ;
; -50.517 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; -0.047     ; 51.472     ;
; -50.504 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.044     ; 51.462     ;
; -50.496 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.044     ; 51.454     ;
; -50.487 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.056     ; 51.433     ;
; -50.474 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.060     ; 51.416     ;
; -50.470 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.056     ; 51.416     ;
; -50.459 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.046     ; 51.415     ;
; -50.440 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; -0.060     ; 51.382     ;
; -50.428 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.046     ; 51.384     ;
; -50.420 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.056     ; 51.366     ;
; -50.372 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.056     ; 51.318     ;
; -50.326 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.060     ; 51.268     ;
; -50.322 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.056     ; 51.268     ;
; -50.311 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.046     ; 51.267     ;
; -50.311 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; 0.082      ; 51.395     ;
; -50.263 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.046     ; 51.219     ;
; -50.224 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.056     ; 51.170     ;
; -50.174 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.056     ; 51.120     ;
; -50.149 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.044     ; 51.107     ;
; -50.115 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.046     ; 51.071     ;
; -50.075 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; 0.082      ; 51.159     ;
; -50.068 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.047     ; 51.023     ;
; -50.037 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; 0.073      ; 51.112     ;
; -49.984 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.044     ; 50.942     ;
; -49.976 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; 0.075      ; 51.053     ;
; -49.961 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.044     ; 50.919     ;
; -49.931 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; 0.082      ; 51.015     ;
; -49.921 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; 0.084      ; 51.007     ;
; -49.903 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.047     ; 50.858     ;
; -49.836 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.044     ; 50.794     ;
; -49.826 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; 0.074      ; 50.902     ;
; -49.796 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.044     ; 50.754     ;
; -49.755 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.047     ; 50.710     ;
; -49.648 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.044     ; 50.606     ;
; -49.631 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; 0.075      ; 50.708     ;
; -49.546 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; 0.083      ; 50.631     ;
; -49.533 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.086      ; 50.621     ;
; -49.525 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.086      ; 50.613     ;
; -49.499 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; 0.074      ; 50.575     ;
; -49.469 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; 0.070      ; 50.541     ;
; -49.449 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; 0.074      ; 50.525     ;
; -49.355 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.070      ; 50.427     ;
; -49.340 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.084      ; 50.426     ;
; -49.253 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.074      ; 50.329     ;
; -49.203 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.074      ; 50.279     ;
; -49.144 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.084      ; 50.230     ;
; -49.084 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.054     ; 50.032     ;
; -49.062 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.059     ; 50.005     ;
; -49.060 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.059     ; 50.003     ;
; -48.976 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[27] ; CLK_I        ; CLK_I       ; 1.000        ; -0.059     ; 49.919     ;
; -48.919 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.054     ; 49.867     ;
; -48.897 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.059     ; 49.840     ;
; -48.895 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.059     ; 49.838     ;
; -48.865 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.086      ; 49.953     ;
; -48.835 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.044     ; 49.793     ;
; -48.811 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[27] ; CLK_I        ; CLK_I       ; 1.000        ; -0.059     ; 49.754     ;
; -48.784 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.083      ; 49.869     ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_I'                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                                    ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                              ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|received_bit[3]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[3]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|received_bit[0]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[0]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|received_bit[1]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[1]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|received_bit[2]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[2]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|received_bit[4]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[4]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|received_bit[5]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[5]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fp32_uart_rx:My_UART_Rx|received_bit[6]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[6]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fp32_uart_rx:My_UART_Rx|rx_state.START                                         ; fp32_uart_rx:My_UART_Rx|rx_state.START                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fp32_uart_rx:My_UART_Rx|rx_state.STOP                                          ; fp32_uart_rx:My_UART_Rx|rx_state.STOP                                    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.669      ;
; 0.449 ; fp32_uart_rx:My_UART_Rx|rx_state.MORE                                          ; fp32_uart_rx:My_UART_Rx|rx_state.IDLE                                    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.716      ;
; 0.457 ; fp32_uart_rx:My_UART_Rx|received_byte[6]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[6]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.724      ;
; 0.463 ; FP32_MAC_Combinatorial:My_MAC|posedge_detector:My_posedge_detector|delayed_sig ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                              ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.731      ;
; 0.470 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP1_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D0_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; FP32_MAC_Combinatorial:My_MAC|delta[27]                                        ; fp32_uart_tx:My_UART_Tx|tx_data[27]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.738      ;
; 0.476 ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.745      ;
; 0.477 ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                                    ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.748      ;
; 0.485 ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.753      ;
; 0.490 ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.761      ;
; 0.492 ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.761      ;
; 0.494 ; fp32_uart_tx:My_UART_Tx|tx_state.D0_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.762      ;
; 0.509 ; fp32_uart_rx:My_UART_Rx|rx_state.START                                         ; fp32_uart_rx:My_UART_Rx|rx_state.DATA                                    ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.776      ;
; 0.580 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP3_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE0_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.849      ;
; 0.607 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE                                     ; fp32_uart_rx:My_UART_Rx|RX_VALID_O                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.874      ;
; 0.621 ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.889      ;
; 0.625 ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.893      ;
; 0.635 ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.903      ;
; 0.642 ; FP32_MAC_Combinatorial:My_MAC|delta[9]                                         ; fp32_uart_tx:My_UART_Tx|tx_data[9]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.076      ; 0.913      ;
; 0.645 ; FP32_MAC_Combinatorial:My_MAC|delta[6]                                         ; fp32_uart_tx:My_UART_Tx|tx_data[6]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.914      ;
; 0.645 ; FP32_MAC_Combinatorial:My_MAC|delta[28]                                        ; fp32_uart_tx:My_UART_Tx|tx_data[28]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; FP32_MAC_Combinatorial:My_MAC|delta[30]                                        ; fp32_uart_tx:My_UART_Tx|tx_data[30]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; FP32_MAC_Combinatorial:My_MAC|delta[23]                                        ; fp32_uart_tx:My_UART_Tx|tx_data[23]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.914      ;
; 0.653 ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; FP32_MAC_Combinatorial:My_MAC|MAC_VALID_O                                      ; fp32_uart_tx:My_UART_Tx|posedge_detector:My_posedge_detector|delayed_sig ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.922      ;
; 0.654 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.923      ;
; 0.666 ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.074      ; 0.935      ;
; 0.667 ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.935      ;
; 0.668 ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.936      ;
; 0.669 ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.937      ;
; 0.669 ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.937      ;
; 0.691 ; fp32_uart_rx:My_UART_Rx|received_byte[1]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[1]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.958      ;
; 0.694 ; fp32_uart_rx:My_UART_Rx|received_byte[3]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[3]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.961      ;
; 0.697 ; fp32_uart_rx:My_UART_Rx|received_byte[5]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[5]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; fp32_uart_rx:My_UART_Rx|received_byte[4]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[4]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; fp32_uart_rx:My_UART_Rx|received_byte[2]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[2]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.966      ;
; 0.704 ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; fp32_uart_rx:My_UART_Rx|clk_cnt[13]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[13]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[11]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[21]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; fp32_uart_rx:My_UART_Rx|clk_cnt[19]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[19]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; fp32_uart_rx:My_UART_Rx|clk_cnt[29]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[29]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                                     ; fp32_uart_rx:My_UART_Rx|RX_VALID_O                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; fp32_uart_tx:My_UART_Tx|clk_cnt[9]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[9]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; fp32_uart_tx:My_UART_Tx|clk_cnt[22]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[22]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; fp32_uart_rx:My_UART_Rx|clk_cnt[17]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[17]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; fp32_uart_rx:My_UART_Rx|clk_cnt[27]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[27]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.072      ; 0.974      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; CLK_I ; -23.395 ; -1004.538        ;
+-------+---------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK_I ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK_I ; -3.000 ; -257.511                        ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_I'                                                                                                                                                     ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                     ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -23.395 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.020     ; 24.362     ;
; -23.313 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.020     ; 24.280     ;
; -23.229 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; -0.020     ; 24.196     ;
; -23.164 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.020     ; 24.131     ;
; -23.146 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.020     ; 24.113     ;
; -23.126 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.024     ; 24.089     ;
; -23.102 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.022     ; 24.067     ;
; -23.082 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.020     ; 24.049     ;
; -23.064 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.020     ; 24.031     ;
; -23.048 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.017     ; 24.018     ;
; -23.044 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.024     ; 24.007     ;
; -23.026 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.023     ; 23.990     ;
; -23.020 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.022     ; 23.985     ;
; -23.015 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.020     ; 23.982     ;
; -22.998 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; -0.020     ; 23.965     ;
; -22.980 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; -0.020     ; 23.947     ;
; -22.966 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.017     ; 23.936     ;
; -22.960 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; -0.024     ; 23.923     ;
; -22.944 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.023     ; 23.908     ;
; -22.936 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; -0.022     ; 23.901     ;
; -22.933 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.020     ; 23.900     ;
; -22.908 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.023     ; 23.872     ;
; -22.901 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.018     ; 23.870     ;
; -22.898 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.015     ; 23.870     ;
; -22.888 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; -0.022     ; 23.853     ;
; -22.882 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; -0.017     ; 23.852     ;
; -22.860 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; -0.023     ; 23.824     ;
; -22.852 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; -0.018     ; 23.821     ;
; -22.849 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; -0.020     ; 23.816     ;
; -22.839 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.022     ; 23.804     ;
; -22.833 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.017     ; 23.803     ;
; -22.832 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.026     ; 23.793     ;
; -22.826 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.023     ; 23.790     ;
; -22.819 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.018     ; 23.788     ;
; -22.816 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.015     ; 23.788     ;
; -22.806 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; -0.022     ; 23.771     ;
; -22.804 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[20] ; CLK_I        ; CLK_I       ; 1.000        ; 0.018      ; 23.809     ;
; -22.772 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; -0.026     ; 23.733     ;
; -22.770 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; -0.018     ; 23.739     ;
; -22.767 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.022     ; 23.732     ;
; -22.757 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.022     ; 23.722     ;
; -22.751 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.017     ; 23.721     ;
; -22.750 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.023     ; 23.714     ;
; -22.750 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.026     ; 23.711     ;
; -22.742 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; -0.023     ; 23.706     ;
; -22.735 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.018     ; 23.704     ;
; -22.732 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.015     ; 23.704     ;
; -22.722 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; -0.022     ; 23.687     ;
; -22.713 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.017     ; 23.683     ;
; -22.690 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; -0.026     ; 23.651     ;
; -22.686 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; -0.018     ; 23.655     ;
; -22.685 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.022     ; 23.650     ;
; -22.673 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; -0.022     ; 23.638     ;
; -22.668 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.023     ; 23.632     ;
; -22.667 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.017     ; 23.637     ;
; -22.666 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.026     ; 23.627     ;
; -22.631 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.017     ; 23.601     ;
; -22.619 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.015     ; 23.591     ;
; -22.606 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; -0.026     ; 23.567     ;
; -22.601 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.022     ; 23.566     ;
; -22.584 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.023     ; 23.548     ;
; -22.573 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[19] ; CLK_I        ; CLK_I       ; 1.000        ; 0.018      ; 23.578     ;
; -22.555 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[21] ; CLK_I        ; CLK_I       ; 1.000        ; 0.018      ; 23.560     ;
; -22.547 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.017     ; 23.517     ;
; -22.537 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.015     ; 23.509     ;
; -22.535 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[11] ; CLK_I        ; CLK_I       ; 1.000        ; 0.014      ; 23.536     ;
; -22.527 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.015     ; 23.499     ;
; -22.521 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.018     ; 23.490     ;
; -22.511 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[13] ; CLK_I        ; CLK_I       ; 1.000        ; 0.016      ; 23.514     ;
; -22.457 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[12] ; CLK_I        ; CLK_I       ; 1.000        ; 0.021      ; 23.465     ;
; -22.453 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.015     ; 23.425     ;
; -22.445 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.015     ; 23.417     ;
; -22.439 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.018     ; 23.408     ;
; -22.435 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[10] ; CLK_I        ; CLK_I       ; 1.000        ; 0.015      ; 23.437     ;
; -22.424 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[22] ; CLK_I        ; CLK_I       ; 1.000        ; 0.018      ; 23.429     ;
; -22.361 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[1]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.015     ; 23.333     ;
; -22.355 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[7]  ; CLK_I        ; CLK_I       ; 1.000        ; -0.018     ; 23.324     ;
; -22.317 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[16] ; CLK_I        ; CLK_I       ; 1.000        ; 0.015      ; 23.319     ;
; -22.310 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[6]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.020      ; 23.317     ;
; -22.307 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[9]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.023      ; 23.317     ;
; -22.297 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[17] ; CLK_I        ; CLK_I       ; 1.000        ; 0.016      ; 23.300     ;
; -22.261 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[15] ; CLK_I        ; CLK_I       ; 1.000        ; 0.020      ; 23.268     ;
; -22.248 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[14] ; CLK_I        ; CLK_I       ; 1.000        ; 0.016      ; 23.251     ;
; -22.242 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[8]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.021      ; 23.250     ;
; -22.241 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[2]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.012      ; 23.240     ;
; -22.181 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[18] ; CLK_I        ; CLK_I       ; 1.000        ; 0.012      ; 23.180     ;
; -22.176 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[0]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.016      ; 23.179     ;
; -22.159 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[3]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.015      ; 23.161     ;
; -22.122 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[4]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.021      ; 23.130     ;
; -22.114 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.027     ; 23.074     ;
; -22.095 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.025     ; 23.057     ;
; -22.093 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.025     ; 23.055     ;
; -22.046 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[27] ; CLK_I        ; CLK_I       ; 1.000        ; -0.025     ; 23.008     ;
; -22.032 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.027     ; 22.992     ;
; -22.028 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]              ; FP32_MAC_Combinatorial:My_MAC|delta[5]  ; CLK_I        ; CLK_I       ; 1.000        ; 0.023      ; 23.038     ;
; -22.013 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[28] ; CLK_I        ; CLK_I       ; 1.000        ; -0.025     ; 22.975     ;
; -22.011 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[30] ; CLK_I        ; CLK_I       ; 1.000        ; -0.025     ; 22.973     ;
; -21.984 ; FP32_MAC_Combinatorial:My_MAC|bravo_internal[21]              ; FP32_MAC_Combinatorial:My_MAC|delta[25] ; CLK_I        ; CLK_I       ; 1.000        ; -0.018     ; 22.953     ;
; -21.964 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[24]~_Duplicate_2 ; FP32_MAC_Combinatorial:My_MAC|delta[27] ; CLK_I        ; CLK_I       ; 1.000        ; -0.025     ; 22.926     ;
; -21.948 ; FP32_MAC_Combinatorial:My_MAC|alpha_internal[31]              ; FP32_MAC_Combinatorial:My_MAC|delta[23] ; CLK_I        ; CLK_I       ; 1.000        ; -0.027     ; 22.908     ;
+---------+---------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_I'                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.IDLE                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                                    ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                              ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|received_bit[3]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[3]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|received_bit[0]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[0]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|received_bit[1]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[1]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|received_bit[2]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[2]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|received_bit[4]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[4]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|received_bit[5]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[5]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fp32_uart_rx:My_UART_Rx|received_bit[6]                                        ; fp32_uart_rx:My_UART_Rx|received_bit[6]                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fp32_uart_rx:My_UART_Rx|rx_state.START                                         ; fp32_uart_rx:My_UART_Rx|rx_state.START                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fp32_uart_rx:My_UART_Rx|rx_state.STOP                                          ; fp32_uart_rx:My_UART_Rx|rx_state.STOP                                    ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; FP32_MAC_Combinatorial:My_MAC|delta[27]                                        ; fp32_uart_tx:My_UART_Tx|tx_data[27]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP1_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; fp32_uart_tx:My_UART_Tx|tx_state.START0_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D0_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_STOP                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST                                     ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D15_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D12_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D20_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D19_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; fp32_uart_rx:My_UART_Rx|rx_state.MORE                                          ; fp32_uart_rx:My_UART_Rx|rx_state.IDLE                                    ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; fp32_uart_rx:My_UART_Rx|received_byte[6]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[6]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START3_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE3_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; fp32_uart_tx:My_UART_Tx|tx_state.D16_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; fp32_uart_tx:My_UART_Tx|tx_state.D13_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D14_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; fp32_uart_tx:My_UART_Tx|tx_state.D21_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D22_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; fp32_uart_tx:My_UART_Tx|tx_state.D17_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D18_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE2_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START2_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC                                   ; FP32_MAC_Combinatorial:My_MAC|mac_state.SHOW                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.322      ;
; 0.204 ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; fp32_uart_tx:My_UART_Tx|tx_state.D24_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; FP32_MAC_Combinatorial:My_MAC|posedge_detector:My_posedge_detector|delayed_sig ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                              ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D27_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; fp32_uart_tx:My_UART_Tx|tx_state.D23_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.STOP2_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D6_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; fp32_uart_tx:My_UART_Tx|tx_state.D0_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D1_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.328      ;
; 0.214 ; FP32_MAC_Combinatorial:My_MAC|mac_state.RST                                    ; FP32_MAC_Combinatorial:My_MAC|mac_state.CALC                             ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.335      ;
; 0.216 ; fp32_uart_rx:My_UART_Rx|rx_state.START                                         ; fp32_uart_rx:My_UART_Rx|rx_state.DATA                                    ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.336      ;
; 0.252 ; fp32_uart_tx:My_UART_Tx|tx_state.STOP3_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE0_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.373      ;
; 0.257 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE                                     ; fp32_uart_rx:My_UART_Rx|RX_VALID_O                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.377      ;
; 0.264 ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D31_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; FP32_MAC_Combinatorial:My_MAC|delta[28]                                        ; fp32_uart_tx:My_UART_Tx|tx_data[28]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; FP32_MAC_Combinatorial:My_MAC|delta[30]                                        ; fp32_uart_tx:My_UART_Tx|tx_data[30]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; FP32_MAC_Combinatorial:My_MAC|delta[6]                                         ; fp32_uart_tx:My_UART_Tx|tx_data[6]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; fp32_uart_tx:My_UART_Tx|tx_state.D2_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D3_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; FP32_MAC_Combinatorial:My_MAC|delta[23]                                        ; fp32_uart_tx:My_UART_Tx|tx_data[23]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; fp32_uart_tx:My_UART_Tx|tx_state.D10_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D11_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; FP32_MAC_Combinatorial:My_MAC|delta[9]                                         ; fp32_uart_tx:My_UART_Tx|tx_data[9]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; fp32_uart_tx:My_UART_Tx|tx_state.D8_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D9_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; fp32_uart_tx:My_UART_Tx|tx_state.IDLE1_ST                                      ; fp32_uart_tx:My_UART_Tx|tx_state.START1_ST                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; FP32_MAC_Combinatorial:My_MAC|MAC_VALID_O                                      ; fp32_uart_tx:My_UART_Tx|posedge_detector:My_posedge_detector|delayed_sig ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.393      ;
; 0.277 ; fp32_uart_tx:My_UART_Tx|tx_state.D7_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.STOP0_ST                                ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.398      ;
; 0.279 ; fp32_uart_tx:My_UART_Tx|tx_state.D25_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D26_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D30_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; fp32_uart_tx:My_UART_Tx|tx_state.D28_ST                                        ; fp32_uart_tx:My_UART_Tx|tx_state.D29_ST                                  ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; fp32_uart_tx:My_UART_Tx|tx_state.D4_ST                                         ; fp32_uart_tx:My_UART_Tx|tx_state.D5_ST                                   ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.401      ;
; 0.297 ; fp32_uart_rx:My_UART_Rx|received_byte[1]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[1]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; fp32_uart_rx:My_UART_Rx|received_byte[3]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[3]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; fp32_uart_rx:My_UART_Rx|received_byte[5]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[5]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; fp32_uart_rx:My_UART_Rx|received_byte[4]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[4]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_MORE                                     ; fp32_uart_rx:My_UART_Rx|rx_state.ZZIN_IDLE                               ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; fp32_uart_rx:My_UART_Rx|received_byte[2]                                       ; fp32_uart_rx:My_UART_Rx|received_byte[2]                                 ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[15]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[3]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[5]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[13]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[15]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[1]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[6]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fp32_uart_tx:My_UART_Tx|clk_cnt[7]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[7]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[11]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[31]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[3]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[5]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; fp32_uart_rx:My_UART_Rx|clk_cnt[13]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[13]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; fp32_uart_rx:My_UART_Rx|clk_cnt[31]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[31]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[2]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[2]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[8]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[8]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[9]                                             ; fp32_uart_tx:My_UART_Tx|clk_cnt[9]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[14]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[14]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[17]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[19]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[21]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[27]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]                                            ; fp32_uart_tx:My_UART_Tx|clk_cnt[29]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_rx:My_UART_Rx|clk_cnt[11]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[11]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[1]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_rx:My_UART_Rx|clk_cnt[21]                                            ; fp32_uart_rx:My_UART_Rx|clk_cnt[21]                                      ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]                                             ; fp32_uart_rx:My_UART_Rx|clk_cnt[6]                                       ; CLK_I        ; CLK_I       ; 0.000        ; 0.036      ; 0.425      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -55.113   ; 0.186 ; N/A      ; N/A     ; -4.000              ;
;  CLK_I           ; -55.113   ; 0.186 ; N/A      ; N/A     ; -4.000              ;
; Design-wide TNS  ; -2634.933 ; 0.0   ; 0.0      ; 0.0     ; -362.327            ;
;  CLK_I           ; -2634.933 ; 0.000 ; N/A      ; N/A     ; -362.327            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TX_DATA_O     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK_I                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RSTL_I                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RX_I               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX_DATA_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX_DATA_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TX_DATA_O     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; CLK_I      ; CLK_I    ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; CLK_I      ; CLK_I    ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 274   ; 274  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 72    ; 72   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK_I  ; CLK_I ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTL_I     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX_I  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TX_DATA_O   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTL_I     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX_I  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TX_DATA_O   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Oct 18 01:29:13 2022
Info: Command: quartus_sta fp32_rx_mac_tx -c fp32_rx_mac_tx
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fp32_rx_mac_tx.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_I CLK_I
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -55.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -55.113           -2634.933 CLK_I 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 CLK_I 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -362.327 CLK_I 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -51.947
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -51.947           -2460.869 CLK_I 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 CLK_I 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000            -362.268 CLK_I 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -23.395
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -23.395           -1004.538 CLK_I 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLK_I 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -257.511 CLK_I 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4879 megabytes
    Info: Processing ended: Tue Oct 18 01:29:20 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


