
---------- Begin Simulation Statistics ----------
simSeconds                                   0.398066                       # Number of seconds simulated (Second)
simTicks                                 398066216000                       # Number of ticks simulated (Tick)
finalTick                                398066216000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1016.98                       # Real time elapsed on the host (Second)
hostTickRate                                391418929                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8530828                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       95981340                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    49165                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      94379                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        398066226                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       100831677                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      704                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      100750933                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    664                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4851033                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          11638059                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 656                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           398044196                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.253115                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.697173                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 330872481     83.12%     83.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  50529336     12.69%     95.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6323040      1.59%     97.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5168653      1.30%     98.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   4084295      1.03%     99.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    774109      0.19%     99.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    185329      0.05%     99.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    105765      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      1188      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             398044196                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   17039      0.55%      0.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     90      0.00%      0.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      3      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 154114      4.99%      5.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  2294      0.07%      5.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                38      0.00%      5.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite          2913159     94.38%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          941      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      44530857     44.20%     44.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          760      0.00%     44.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            25      0.00%     44.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          324      0.00%     44.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     44.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     44.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     44.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     44.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     44.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     44.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     44.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     44.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1007      0.00%     44.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           12      0.00%     44.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          835      0.00%     44.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         2500      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     44.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1369079      1.36%     45.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       205169      0.20%     45.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          519      0.00%     45.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite     54638904     54.23%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      100750933                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.253101                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             3086737                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.030637                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                490430642                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                48219237                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        46093150                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 112202819                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 57464797                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         51834995                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    46278706                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     57558023                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         100740447                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1365406                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     10484                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           56207897                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        6858787                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     54842491                       # Number of stores executed (Count)
system.cpu.numRate                           0.253075                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             466                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           22030                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      95981340                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               7.961325                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          7.961325                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.125607                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.125607                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  104432997                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  32078465                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    54649319                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                       5270                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    36057753                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   30555966                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  69945986                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1385105                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      54855135                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       220995                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        58353                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7007819                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           6989383                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              3574                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              6980750                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 6978096                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999620                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    5880                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            1175                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                733                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              442                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          177                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         4887907                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              48                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              2699                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    397400909                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.241523                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.736474                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       336281824     84.62%     84.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        44768993     11.27%     95.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4014583      1.01%     96.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        10932037      2.75%     99.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          182614      0.05%     99.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           17612      0.00%     99.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            2710      0.00%     99.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           51994      0.01%     99.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1148542      0.29%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    397400909                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               95981340                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    53378545                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1350127                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          32                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6543968                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   51833437                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    95975912                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  3805                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          552      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     42597873     44.38%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          725      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          199      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          786      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          788      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         1839      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1349679      1.41%     45.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       199602      0.21%     46.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          448      0.00%     46.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite     51828816     54.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     95981340                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1148542                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       49844871                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          49844871                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      49844871                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         49844871                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      3272564                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         3272564                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      3272564                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        3272564                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 297157719000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 297157719000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 297157719000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 297157719000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     53117435                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      53117435                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     53117435                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     53117435                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.061610                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.061610                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.061610                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.061610                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 90802.721964                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 90802.721964                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 90802.721964                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 90802.721964                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1640                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           47                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      34.893617                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      6480625                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           6480625                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        56447                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         56447                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        56447                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        56447                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      3216117                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      3216117                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      3216117                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher      3265879                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      6481996                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 290470727000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 290470727000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 290470727000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher 277047303399                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 567518030399                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.060547                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.060547                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.060547                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.122031                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 90317.213895                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 90317.213895                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 90317.213895                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 84830.853623                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 87552.974485                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                6480971                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher      3265879                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total      3265879                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher 277047303399                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total 277047303399                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 84830.853623                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 84830.853623                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           16                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           16                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           16                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           16                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       217000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       217000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           16                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           16                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           16                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           16                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1088439                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1088439                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          717                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           717                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     56471000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     56471000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1089156                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1089156                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000658                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000658                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 78760.111576                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 78760.111576                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          340                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          340                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          377                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          377                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     33834000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     33834000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000346                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000346                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 89745.358090                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 89745.358090                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     48756432                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       48756432                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      3271847                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      3271847                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 297101248000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 297101248000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     52028279                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     52028279                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.062886                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.062886                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 90805.361009                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 90805.361009                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        56107                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        56107                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      3215740                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      3215740                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 290436893000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 290436893000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.061808                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.061808                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 90317.280937                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 90317.280937                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 398066216000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses      3216117                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued         3298957                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused              61                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful         3209717                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.972949                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.499502                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache        33068                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR           10                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate             33078                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified      3319875                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit        13073                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand           77                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage         53033                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 398066216000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.561124                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             56326898                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            6481995                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               8.689747                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              185000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   508.471757                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   515.089367                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.496554                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.503017                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999571                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           83                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1          429                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           81                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          431                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          218951863                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         218951863                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 398066216000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  4139188                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             381206220                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    836899                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              11814551                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  47338                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              6845286                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   939                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              101039067                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  4305                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             336677                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       53460975                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7007819                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            6984709                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     397658811                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   96506                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           391                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    304096                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1710                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          398044196                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.258395                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.280004                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                379510832     95.34%     95.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   956175      0.24%     95.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2444291      0.61%     96.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   979246      0.25%     96.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2422085      0.61%     97.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   952519      0.24%     97.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2980470      0.75%     98.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   652187      0.16%     98.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  7146391      1.80%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            398044196                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.017605                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.134302                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         302754                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            302754                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        302754                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           302754                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1342                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1342                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1342                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1342                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    105070999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    105070999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    105070999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    105070999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       304096                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        304096                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       304096                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       304096                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.004413                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.004413                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.004413                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.004413                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 78294.336066                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 78294.336066                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 78294.336066                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 78294.336066                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           98                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             14                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          347                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           347                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          347                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          347                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          995                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          995                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          995                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          995                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     84704999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     84704999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     84704999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     84704999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.003272                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.003272                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.003272                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.003272                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 85130.652261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 85130.652261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 85130.652261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 85130.652261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    159                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       302754                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          302754                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1342                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1342                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    105070999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    105070999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       304096                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       304096                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.004413                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.004413                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 78294.336066                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 78294.336066                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          347                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          347                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          995                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          995                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     84704999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     84704999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.003272                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.003272                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 85130.652261                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 85130.652261                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 398066216000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses          995                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 398066216000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           592.237473                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               303749                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                995                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             305.275377                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               88000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   592.237473                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.578357                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.578357                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          836                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          836                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.816406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1217379                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1217379                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 398066216000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     47338                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   17881050                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                196869572                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              100832381                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   77                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1385105                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                54855135                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   236                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     19617                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                196836459                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            626                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            946                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         2144                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 3090                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                100739194                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                97928145                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  38991768                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  60607601                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.246010                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.643348                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      276002                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   34978                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  150                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 626                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2826715                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   77                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     24                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1350127                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.031113                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.814032                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1349585     99.96%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   96      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   21      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   12      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   15      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   24      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   11      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   99      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   41      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   96      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 62      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              362                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1350127                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1365329                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                54842494                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       160                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                   2910996                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 398066216000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  304164                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       134                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 398066216000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 398066216000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  47338                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  7977868                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               214996190                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            266                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   8753355                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             166269179                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              100893687                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   398                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                5281181                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents              164553456                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           115685811                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   397425595                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                104609423                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  54655715                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             110674773                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  5011023                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      12                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  73750909                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        496548795                       # The number of ROB reads (Count)
system.cpu.rob.writes                       202381984                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   95981340                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   108                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp              3267251                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty       12958143                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               1858                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq               53435                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq             3215740                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp            3215739                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         3267251                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         2149                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     19444962                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                 19447111                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        63680                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    829607680                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 829671360                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           6532306                       # Total snoops (Count)
system.l2bus.snoopTraffic                   414561152                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples            13015297                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000076                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.008730                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                  13014305     99.99%     99.99% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       992      0.01%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total              13015297                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 398066216000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy          28376212133                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             2985000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy         19445985000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests        12964121                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      6481130                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               989                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          989                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                 2                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             10776                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.dcache.prefetcher        16093                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                26871                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst                2                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            10776                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.dcache.prefetcher        16093                       # number of overall hits (Count)
system.l2cache.overallHits::total               26871                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             993                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data         3205341                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.dcache.prefetcher      3249786                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            6456120                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            993                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data        3205341                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.dcache.prefetcher      3249786                       # number of overall misses (Count)
system.l2cache.overallMisses::total           6456120                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     81684000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 280687884000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.dcache.prefetcher 273570039900                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  554339607900                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     81684000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 280687884000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.dcache.prefetcher 273570039900                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 554339607900                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           995                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data       3216117                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.dcache.prefetcher      3265879                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          6482991                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          995                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data      3216117                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.dcache.prefetcher      3265879                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         6482991                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.997990                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.996649                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.dcache.prefetcher     0.995072                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.995855                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.997990                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.996649                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.dcache.prefetcher     0.995072                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.995855                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 82259.818731                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 87568.805940                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 84180.939883                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 85862.655573                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 82259.818731                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 87568.805940                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 84180.939883                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 85862.655573                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks         6477518                       # number of writebacks (Count)
system.l2cache.writebacks::total              6477518                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.data             2                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.dcache.prefetcher           21                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total               23                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data            2                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.dcache.prefetcher           21                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total              23                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          993                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      3205339                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.dcache.prefetcher      3249765                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        6456097                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          993                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      3205339                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.dcache.prefetcher      3249765                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher        26868                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       6482965                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     71754000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 248634297000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher 241071266933                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 489777317933                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     71754000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 248634297000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher 241071266933                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher   2453122192                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 492230440125                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.997990                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.996649                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.995066                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.995852                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.997990                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.996649                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.995066                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.999996                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 72259.818731                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 77568.799119                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 74181.138308                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 75862.757008                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 72259.818731                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 77568.799119                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 74181.138308                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 91302.746464                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 75926.746500                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                   6478871                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          150                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          150                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher        26868                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total        26868                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher   2453122192                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total   2453122192                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 91302.746464                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 91302.746464                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data         10748                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total            10748                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data      3204992                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total        3204992                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data 280655528000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total 280655528000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data      3215740                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total      3215740                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.996658                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.996658                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 87568.246036                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 87568.246036                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data      3204992                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total      3204992                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data 248605618000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total 248605618000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.996658                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.996658                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 77568.249156                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 77568.249156                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst            2                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data           28                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher        16093                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        16123                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          993                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data          349                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher      3249786                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      3251128                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     81684000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data     32356000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher 273570039900                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total 273684079900                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          995                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data          377                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher      3265879                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total      3267251                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.997990                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.925729                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.995072                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.995065                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 82259.818731                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 92710.601719                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 84180.939883                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 84181.268747                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher           21                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total           23                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          993                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data          347                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher      3249765                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      3251105                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     71754000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     28679000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher 241071266933                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total 241171699933                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.997990                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.920424                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.995066                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.995058                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 72259.818731                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 82648.414986                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 74181.138308                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 74181.455208                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks      6480625                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total      6480625                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks      6480625                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total      6480625                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 398066216000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses      6456097                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued              27173                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused                 16                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful              26829                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.987340                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.004138                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache            242                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR              63                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                  305                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified          29720                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit               2                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand         2540                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage             2540                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 398066216000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4086.321648                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                12990812                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               6482967                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.003837                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.001123                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     2.432689                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  2021.260806                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.dcache.prefetcher  2044.087680                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher    18.539350                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000594                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.493472                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.499045                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.004526                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.997637                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         2048                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0              83                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1             740                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2            1225                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0              81                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             741                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            1226                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses             110195911                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses            110195911                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 398066216000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   6477518.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       993.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   3205338.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples   3249765.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples     26868.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000458724500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        404821                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        404821                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             18753999                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             6072835                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      6482964                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     6477518                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    6482964                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   6477518                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.40                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.12                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                6482964                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               6477518                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  4395281                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  1973045                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    93512                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     8104                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                    10452                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     2548                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       17                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      70                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      95                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  248163                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                  392243                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                  402250                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                  402469                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                  405004                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                  408271                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                  405019                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                  409770                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                  512379                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                  407470                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                  430182                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                  409760                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                  422274                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                  409665                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                  404997                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                  407396                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       404821                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.014379                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.997864                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       5.690973                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127         404817    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         404821                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       404821                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.000884                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.000820                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.047974                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16            404661     99.96%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                32      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                73      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                44      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 7      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         404821                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                414909696                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             414561152                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1042313261.77150393                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1041437668.75207520                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   398066191000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       30713.84                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        63552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    205141632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher    207984960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher      1719552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    414559616                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 159651.830387937283                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 515345497.192356586456                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 522488349.023821711540                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 4319763.724937662482                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 1041433810.097564339638                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          993                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      3205338                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher      3249765                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher        26868                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      6477518                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     30664499                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 116369625486                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher 102088540728                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher   1574852937                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 9738618279622                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30880.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     36304.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     31414.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     58614.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   1503449.05                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        63552                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    205141632                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher    207984960                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher      1719552                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       414909696                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        63552                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        63552                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    414561152                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    414561152                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           993                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       3205338                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher      3249765                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher        26868                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          6482964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      6477518                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         6477518                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          159652                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       515345497                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher    522488349                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher      4319764                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1042313262                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       159652                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         159652                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks   1041437669                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total        1041437669                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks   1041437669                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         159652                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      515345497                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher    522488349                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher      4319764                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        2083750931                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               6482964                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              6477494                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        405125                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        405066                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        405053                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        405236                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        405292                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        405249                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        405185                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        405039                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        404894                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        405168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       405275                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       405338                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       405142                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       405382                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       405253                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       405267                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        404736                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        404748                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        404764                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        404865                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        404880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        404863                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        404882                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        404656                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        404592                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        404815                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       404936                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       405028                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       404836                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       405044                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       404931                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       404918                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              98508108650                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            32414820000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        220063683650                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 15194.92                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33944.92                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              5991845                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             6021155                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.42                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.96                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       947457                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   875.468138                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   788.525399                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   273.717928                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        19649      2.07%      2.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        26880      2.84%      4.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        23512      2.48%      7.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        65859      6.95%     14.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        53100      5.60%     19.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        26513      2.80%     22.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        18902      2.00%     24.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        26178      2.76%     27.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       686864     72.50%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       947457                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead              414909696                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten           414559616                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1042.313262                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW              1041.433810                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    16.28                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 8.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                8.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.69                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 398066216000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       3385273920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1799315760                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     23142489300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy    16904416680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 31422855360.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  99623859000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  68963651040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   245241861060                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    616.083082                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 176783567237                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  13292240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 207990408763                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       3379576200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       1796283555                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     23145873660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy    16908102000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 31422855360.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 100087461660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  68573248800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   245313401235                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    616.262801                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 175831919265                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  13292240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 208942056735                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 398066216000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3277973                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       6477518                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               514                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            3204991                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           3204991                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3277973                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port     19443960                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total     19443960                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                19443960                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port    829470848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total    829470848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                829470848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            6482964                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  6482964    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              6482964                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 398066216000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         38873552902                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        33645252362                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       12960996                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      6478032                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
