v 20100214 2
C 40000 40000 0 0 0 title-B.sym
C 46900 45700 1 0 0 asic-nmos-1.sym
{
T 48300 46500 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47700 46500 5 10 1 1 0 0 1
refdes=M1
T 47700 46300 5 8 1 1 0 0 1
model-name=nmos18
T 47700 46000 5 8 1 0 0 0 1
w=.18u
T 47700 45800 5 8 1 0 0 0 1
l=.18u
T 47700 45600 5 8 1 0 0 0 1
ad=10p
T 47700 45400 5 8 1 0 0 0 1
as=10p
}
C 47400 44000 1 0 0 gnd-1.sym
C 45300 44800 1 0 0 vdc-1.sym
{
T 46000 45450 5 10 1 1 0 0 1
refdes=VGS
T 46000 45650 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 46000 45850 5 10 0 0 0 0 1
footprint=none
T 46000 45250 5 10 1 1 0 0 1
value=DC 1V
}
C 49100 45000 1 0 0 vdc-1.sym
{
T 49800 45650 5 10 1 1 0 0 1
refdes=VDS
T 49800 45850 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 49800 46050 5 10 0 0 0 0 1
footprint=none
T 49800 45450 5 10 1 1 0 0 1
value=DC 1V
}
N 45600 46000 45600 46200 4
N 45600 46200 46900 46200 4
{
T 45600 46200 5 10 1 0 0 0 1
netname=vgs
}
N 47500 46700 47500 47200 4
N 49400 47200 49400 46200 4
{
T 49400 47200 5 10 1 0 0 0 1
netname=vds
}
N 47500 45700 47500 44300 4
N 45600 44800 45600 44500 4
N 45600 44500 47500 44500 4
N 47500 44500 49400 44500 4
N 49400 44500 49400 45000 4
C 47900 47500 1 270 0 vdc-1.sym
{
T 47900 47750 5 10 1 1 0 0 1
refdes=VIDS
T 48750 46800 5 10 0 0 270 0 1
device=VOLTAGE_SOURCE
T 48950 46800 5 10 0 0 270 0 1
footprint=none
T 48600 47750 5 10 1 1 0 0 1
value=DC 0V
}
N 49100 47200 49400 47200 4
N 47500 47200 47900 47200 4
N 47600 46200 48500 46200 4
N 48500 46200 48500 44500 4
C 43800 48500 1 0 0 spice-model-1.sym
{
T 43900 49200 5 10 0 1 0 0 1
device=model
T 43900 49100 5 10 1 1 0 0 1
refdes=A1
T 45100 48800 5 10 1 1 0 0 1
model-name=nmos.model
T 44300 48600 5 10 1 1 0 0 1
file=nmos.model
}
C 47600 48700 1 0 0 spice-include-1.sym
{
T 47700 49000 5 10 0 1 0 0 1
device=include
T 47700 49100 5 10 1 1 0 0 1
refdes=A2
T 48100 48800 5 10 1 1 0 0 1
file=mosfet.cmd
}
