// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Queue16_decoded_fetch_packet(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_0_RDold,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RD,
  input         io_enq_bits_decoded_instruction_0_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS1,
  input         io_enq_bits_decoded_instruction_0_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS2,
  input         io_enq_bits_decoded_instruction_0_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_0_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_0_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_0_MOB_index,
                io_enq_bits_decoded_instruction_0_FTQ_index,
  input  [4:0]  io_enq_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_0_portID,
                io_enq_bits_decoded_instruction_0_RS_type,
  input         io_enq_bits_decoded_instruction_0_needs_ALU,
                io_enq_bits_decoded_instruction_0_needs_branch_unit,
                io_enq_bits_decoded_instruction_0_needs_CSRs,
                io_enq_bits_decoded_instruction_0_SUBTRACT,
                io_enq_bits_decoded_instruction_0_MULTIPLY,
                io_enq_bits_decoded_instruction_0_IS_IMM,
  input  [1:0]  io_enq_bits_decoded_instruction_0_memory_type,
                io_enq_bits_decoded_instruction_0_access_width,
  input         io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_1_RDold,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RD,
  input         io_enq_bits_decoded_instruction_1_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS1,
  input         io_enq_bits_decoded_instruction_1_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS2,
  input         io_enq_bits_decoded_instruction_1_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_1_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_1_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_1_MOB_index,
                io_enq_bits_decoded_instruction_1_FTQ_index,
  input  [4:0]  io_enq_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_1_portID,
                io_enq_bits_decoded_instruction_1_RS_type,
  input         io_enq_bits_decoded_instruction_1_needs_ALU,
                io_enq_bits_decoded_instruction_1_needs_branch_unit,
                io_enq_bits_decoded_instruction_1_needs_CSRs,
                io_enq_bits_decoded_instruction_1_SUBTRACT,
                io_enq_bits_decoded_instruction_1_MULTIPLY,
                io_enq_bits_decoded_instruction_1_IS_IMM,
  input  [1:0]  io_enq_bits_decoded_instruction_1_memory_type,
                io_enq_bits_decoded_instruction_1_access_width,
  input         io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_2_RDold,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RD,
  input         io_enq_bits_decoded_instruction_2_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS1,
  input         io_enq_bits_decoded_instruction_2_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS2,
  input         io_enq_bits_decoded_instruction_2_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_2_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_2_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_2_MOB_index,
                io_enq_bits_decoded_instruction_2_FTQ_index,
  input  [4:0]  io_enq_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_2_portID,
                io_enq_bits_decoded_instruction_2_RS_type,
  input         io_enq_bits_decoded_instruction_2_needs_ALU,
                io_enq_bits_decoded_instruction_2_needs_branch_unit,
                io_enq_bits_decoded_instruction_2_needs_CSRs,
                io_enq_bits_decoded_instruction_2_SUBTRACT,
                io_enq_bits_decoded_instruction_2_MULTIPLY,
                io_enq_bits_decoded_instruction_2_IS_IMM,
  input  [1:0]  io_enq_bits_decoded_instruction_2_memory_type,
                io_enq_bits_decoded_instruction_2_access_width,
  input         io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [4:0]  io_enq_bits_decoded_instruction_3_RDold,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RD,
  input         io_enq_bits_decoded_instruction_3_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS1,
  input         io_enq_bits_decoded_instruction_3_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS2,
  input         io_enq_bits_decoded_instruction_3_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_3_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_3_ROB_index,
  input  [3:0]  io_enq_bits_decoded_instruction_3_MOB_index,
                io_enq_bits_decoded_instruction_3_FTQ_index,
  input  [4:0]  io_enq_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_3_portID,
                io_enq_bits_decoded_instruction_3_RS_type,
  input         io_enq_bits_decoded_instruction_3_needs_ALU,
                io_enq_bits_decoded_instruction_3_needs_branch_unit,
                io_enq_bits_decoded_instruction_3_needs_CSRs,
                io_enq_bits_decoded_instruction_3_SUBTRACT,
                io_enq_bits_decoded_instruction_3_MULTIPLY,
                io_enq_bits_decoded_instruction_3_IS_IMM,
  input  [1:0]  io_enq_bits_decoded_instruction_3_memory_type,
                io_enq_bits_decoded_instruction_3_access_width,
  input         io_enq_bits_valid_bits_0,
                io_enq_bits_valid_bits_1,
                io_enq_bits_valid_bits_2,
                io_enq_bits_valid_bits_3,
  input  [15:0] io_enq_bits_GHR,
  input  [6:0]  io_enq_bits_TOS,
                io_enq_bits_NEXT,
  input  [7:0]  io_enq_bits_free_list_front_pointer,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_0_RDold,
  output [6:0]  io_deq_bits_decoded_instruction_0_RD,
  output        io_deq_bits_decoded_instruction_0_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_0_RS1,
  output        io_deq_bits_decoded_instruction_0_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_0_RS2,
  output        io_deq_bits_decoded_instruction_0_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_0_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_0_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_0_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_0_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_0_MOB_index,
                io_deq_bits_decoded_instruction_0_FTQ_index,
  output [4:0]  io_deq_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_0_portID,
                io_deq_bits_decoded_instruction_0_RS_type,
  output        io_deq_bits_decoded_instruction_0_needs_ALU,
                io_deq_bits_decoded_instruction_0_needs_branch_unit,
                io_deq_bits_decoded_instruction_0_needs_CSRs,
                io_deq_bits_decoded_instruction_0_SUBTRACT,
                io_deq_bits_decoded_instruction_0_MULTIPLY,
                io_deq_bits_decoded_instruction_0_IS_IMM,
  output [1:0]  io_deq_bits_decoded_instruction_0_memory_type,
                io_deq_bits_decoded_instruction_0_access_width,
  output        io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_1_RDold,
  output [6:0]  io_deq_bits_decoded_instruction_1_RD,
  output        io_deq_bits_decoded_instruction_1_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_1_RS1,
  output        io_deq_bits_decoded_instruction_1_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_1_RS2,
  output        io_deq_bits_decoded_instruction_1_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_1_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_1_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_1_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_1_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_1_MOB_index,
                io_deq_bits_decoded_instruction_1_FTQ_index,
  output [4:0]  io_deq_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_1_portID,
                io_deq_bits_decoded_instruction_1_RS_type,
  output        io_deq_bits_decoded_instruction_1_needs_ALU,
                io_deq_bits_decoded_instruction_1_needs_branch_unit,
                io_deq_bits_decoded_instruction_1_needs_CSRs,
                io_deq_bits_decoded_instruction_1_SUBTRACT,
                io_deq_bits_decoded_instruction_1_MULTIPLY,
                io_deq_bits_decoded_instruction_1_IS_IMM,
  output [1:0]  io_deq_bits_decoded_instruction_1_memory_type,
                io_deq_bits_decoded_instruction_1_access_width,
  output        io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_2_RDold,
  output [6:0]  io_deq_bits_decoded_instruction_2_RD,
  output        io_deq_bits_decoded_instruction_2_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_2_RS1,
  output        io_deq_bits_decoded_instruction_2_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_2_RS2,
  output        io_deq_bits_decoded_instruction_2_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_2_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_2_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_2_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_2_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_2_MOB_index,
                io_deq_bits_decoded_instruction_2_FTQ_index,
  output [4:0]  io_deq_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_2_portID,
                io_deq_bits_decoded_instruction_2_RS_type,
  output        io_deq_bits_decoded_instruction_2_needs_ALU,
                io_deq_bits_decoded_instruction_2_needs_branch_unit,
                io_deq_bits_decoded_instruction_2_needs_CSRs,
                io_deq_bits_decoded_instruction_2_SUBTRACT,
                io_deq_bits_decoded_instruction_2_MULTIPLY,
                io_deq_bits_decoded_instruction_2_IS_IMM,
  output [1:0]  io_deq_bits_decoded_instruction_2_memory_type,
                io_deq_bits_decoded_instruction_2_access_width,
  output        io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready,
  output [4:0]  io_deq_bits_decoded_instruction_3_RDold,
  output [6:0]  io_deq_bits_decoded_instruction_3_RD,
  output        io_deq_bits_decoded_instruction_3_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_3_RS1,
  output        io_deq_bits_decoded_instruction_3_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_3_RS2,
  output        io_deq_bits_decoded_instruction_3_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_3_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_3_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_3_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_3_ROB_index,
  output [3:0]  io_deq_bits_decoded_instruction_3_MOB_index,
                io_deq_bits_decoded_instruction_3_FTQ_index,
  output [4:0]  io_deq_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_3_portID,
                io_deq_bits_decoded_instruction_3_RS_type,
  output        io_deq_bits_decoded_instruction_3_needs_ALU,
                io_deq_bits_decoded_instruction_3_needs_branch_unit,
                io_deq_bits_decoded_instruction_3_needs_CSRs,
                io_deq_bits_decoded_instruction_3_SUBTRACT,
                io_deq_bits_decoded_instruction_3_MULTIPLY,
                io_deq_bits_decoded_instruction_3_IS_IMM,
  output [1:0]  io_deq_bits_decoded_instruction_3_memory_type,
                io_deq_bits_decoded_instruction_3_access_width,
  output        io_deq_bits_valid_bits_0,
                io_deq_bits_valid_bits_1,
                io_deq_bits_valid_bits_2,
                io_deq_bits_valid_bits_3,
  output [15:0] io_deq_bits_GHR,
  output [6:0]  io_deq_bits_TOS,
                io_deq_bits_NEXT,
  output [7:0]  io_deq_bits_free_list_front_pointer,
  input         io_flush
);

  wire [433:0] _ram_ext_R0_data;
  reg  [3:0]   enq_ptr_value;
  reg  [3:0]   deq_ptr_value;
  reg          maybe_full;
  wire         ptr_match = enq_ptr_value == deq_ptr_value;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         do_enq = ~full & io_enq_valid;
  wire         do_deq = io_deq_ready & ~empty;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (io_flush) begin
        enq_ptr_value <= 4'h0;
        deq_ptr_value <= 4'h0;
      end
      else begin
        if (do_enq)
          enq_ptr_value <= enq_ptr_value + 4'h1;
        if (do_deq)
          deq_ptr_value <= deq_ptr_value + 4'h1;
      end
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_16x434 ram_ext (
    .R0_addr (do_deq ? ((&deq_ptr_value) ? 4'h0 : deq_ptr_value + 4'h1) : deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_free_list_front_pointer,
        io_enq_bits_NEXT,
        io_enq_bits_TOS,
        io_enq_bits_GHR,
        io_enq_bits_valid_bits_3,
        io_enq_bits_valid_bits_2,
        io_enq_bits_valid_bits_1,
        io_enq_bits_valid_bits_0,
        io_enq_bits_decoded_instruction_3_access_width,
        io_enq_bits_decoded_instruction_3_memory_type,
        io_enq_bits_decoded_instruction_3_IS_IMM,
        io_enq_bits_decoded_instruction_3_MULTIPLY,
        io_enq_bits_decoded_instruction_3_SUBTRACT,
        io_enq_bits_decoded_instruction_3_needs_CSRs,
        io_enq_bits_decoded_instruction_3_needs_branch_unit,
        io_enq_bits_decoded_instruction_3_needs_ALU,
        io_enq_bits_decoded_instruction_3_RS_type,
        io_enq_bits_decoded_instruction_3_portID,
        io_enq_bits_decoded_instruction_3_instructionType,
        io_enq_bits_decoded_instruction_3_FTQ_index,
        io_enq_bits_decoded_instruction_3_MOB_index,
        io_enq_bits_decoded_instruction_3_ROB_index,
        io_enq_bits_decoded_instruction_3_packet_index,
        io_enq_bits_decoded_instruction_3_FUNCT3,
        io_enq_bits_decoded_instruction_3_IMM,
        io_enq_bits_decoded_instruction_3_RS2_valid,
        io_enq_bits_decoded_instruction_3_RS2,
        io_enq_bits_decoded_instruction_3_RS1_valid,
        io_enq_bits_decoded_instruction_3_RS1,
        io_enq_bits_decoded_instruction_3_RD_valid,
        io_enq_bits_decoded_instruction_3_RD,
        io_enq_bits_decoded_instruction_3_RDold,
        io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_2_access_width,
        io_enq_bits_decoded_instruction_2_memory_type,
        io_enq_bits_decoded_instruction_2_IS_IMM,
        io_enq_bits_decoded_instruction_2_MULTIPLY,
        io_enq_bits_decoded_instruction_2_SUBTRACT,
        io_enq_bits_decoded_instruction_2_needs_CSRs,
        io_enq_bits_decoded_instruction_2_needs_branch_unit,
        io_enq_bits_decoded_instruction_2_needs_ALU,
        io_enq_bits_decoded_instruction_2_RS_type,
        io_enq_bits_decoded_instruction_2_portID,
        io_enq_bits_decoded_instruction_2_instructionType,
        io_enq_bits_decoded_instruction_2_FTQ_index,
        io_enq_bits_decoded_instruction_2_MOB_index,
        io_enq_bits_decoded_instruction_2_ROB_index,
        io_enq_bits_decoded_instruction_2_packet_index,
        io_enq_bits_decoded_instruction_2_FUNCT3,
        io_enq_bits_decoded_instruction_2_IMM,
        io_enq_bits_decoded_instruction_2_RS2_valid,
        io_enq_bits_decoded_instruction_2_RS2,
        io_enq_bits_decoded_instruction_2_RS1_valid,
        io_enq_bits_decoded_instruction_2_RS1,
        io_enq_bits_decoded_instruction_2_RD_valid,
        io_enq_bits_decoded_instruction_2_RD,
        io_enq_bits_decoded_instruction_2_RDold,
        io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_1_access_width,
        io_enq_bits_decoded_instruction_1_memory_type,
        io_enq_bits_decoded_instruction_1_IS_IMM,
        io_enq_bits_decoded_instruction_1_MULTIPLY,
        io_enq_bits_decoded_instruction_1_SUBTRACT,
        io_enq_bits_decoded_instruction_1_needs_CSRs,
        io_enq_bits_decoded_instruction_1_needs_branch_unit,
        io_enq_bits_decoded_instruction_1_needs_ALU,
        io_enq_bits_decoded_instruction_1_RS_type,
        io_enq_bits_decoded_instruction_1_portID,
        io_enq_bits_decoded_instruction_1_instructionType,
        io_enq_bits_decoded_instruction_1_FTQ_index,
        io_enq_bits_decoded_instruction_1_MOB_index,
        io_enq_bits_decoded_instruction_1_ROB_index,
        io_enq_bits_decoded_instruction_1_packet_index,
        io_enq_bits_decoded_instruction_1_FUNCT3,
        io_enq_bits_decoded_instruction_1_IMM,
        io_enq_bits_decoded_instruction_1_RS2_valid,
        io_enq_bits_decoded_instruction_1_RS2,
        io_enq_bits_decoded_instruction_1_RS1_valid,
        io_enq_bits_decoded_instruction_1_RS1,
        io_enq_bits_decoded_instruction_1_RD_valid,
        io_enq_bits_decoded_instruction_1_RD,
        io_enq_bits_decoded_instruction_1_RDold,
        io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_0_access_width,
        io_enq_bits_decoded_instruction_0_memory_type,
        io_enq_bits_decoded_instruction_0_IS_IMM,
        io_enq_bits_decoded_instruction_0_MULTIPLY,
        io_enq_bits_decoded_instruction_0_SUBTRACT,
        io_enq_bits_decoded_instruction_0_needs_CSRs,
        io_enq_bits_decoded_instruction_0_needs_branch_unit,
        io_enq_bits_decoded_instruction_0_needs_ALU,
        io_enq_bits_decoded_instruction_0_RS_type,
        io_enq_bits_decoded_instruction_0_portID,
        io_enq_bits_decoded_instruction_0_instructionType,
        io_enq_bits_decoded_instruction_0_FTQ_index,
        io_enq_bits_decoded_instruction_0_MOB_index,
        io_enq_bits_decoded_instruction_0_ROB_index,
        io_enq_bits_decoded_instruction_0_packet_index,
        io_enq_bits_decoded_instruction_0_FUNCT3,
        io_enq_bits_decoded_instruction_0_IMM,
        io_enq_bits_decoded_instruction_0_RS2_valid,
        io_enq_bits_decoded_instruction_0_RS2,
        io_enq_bits_decoded_instruction_0_RS1_valid,
        io_enq_bits_decoded_instruction_0_RS1,
        io_enq_bits_decoded_instruction_0_RD_valid,
        io_enq_bits_decoded_instruction_0_RD,
        io_enq_bits_decoded_instruction_0_RDold,
        io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,
        io_enq_bits_fetch_PC})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
  assign io_deq_bits_fetch_PC = _ram_ext_R0_data[31:0];
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready = _ram_ext_R0_data[32];
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready = _ram_ext_R0_data[33];
  assign io_deq_bits_decoded_instruction_0_RDold = _ram_ext_R0_data[38:34];
  assign io_deq_bits_decoded_instruction_0_RD = _ram_ext_R0_data[45:39];
  assign io_deq_bits_decoded_instruction_0_RD_valid = _ram_ext_R0_data[46];
  assign io_deq_bits_decoded_instruction_0_RS1 = _ram_ext_R0_data[53:47];
  assign io_deq_bits_decoded_instruction_0_RS1_valid = _ram_ext_R0_data[54];
  assign io_deq_bits_decoded_instruction_0_RS2 = _ram_ext_R0_data[61:55];
  assign io_deq_bits_decoded_instruction_0_RS2_valid = _ram_ext_R0_data[62];
  assign io_deq_bits_decoded_instruction_0_IMM = _ram_ext_R0_data[83:63];
  assign io_deq_bits_decoded_instruction_0_FUNCT3 = _ram_ext_R0_data[86:84];
  assign io_deq_bits_decoded_instruction_0_packet_index = _ram_ext_R0_data[88:87];
  assign io_deq_bits_decoded_instruction_0_ROB_index = _ram_ext_R0_data[94:89];
  assign io_deq_bits_decoded_instruction_0_MOB_index = _ram_ext_R0_data[98:95];
  assign io_deq_bits_decoded_instruction_0_FTQ_index = _ram_ext_R0_data[102:99];
  assign io_deq_bits_decoded_instruction_0_instructionType = _ram_ext_R0_data[107:103];
  assign io_deq_bits_decoded_instruction_0_portID = _ram_ext_R0_data[109:108];
  assign io_deq_bits_decoded_instruction_0_RS_type = _ram_ext_R0_data[111:110];
  assign io_deq_bits_decoded_instruction_0_needs_ALU = _ram_ext_R0_data[112];
  assign io_deq_bits_decoded_instruction_0_needs_branch_unit = _ram_ext_R0_data[113];
  assign io_deq_bits_decoded_instruction_0_needs_CSRs = _ram_ext_R0_data[114];
  assign io_deq_bits_decoded_instruction_0_SUBTRACT = _ram_ext_R0_data[115];
  assign io_deq_bits_decoded_instruction_0_MULTIPLY = _ram_ext_R0_data[116];
  assign io_deq_bits_decoded_instruction_0_IS_IMM = _ram_ext_R0_data[117];
  assign io_deq_bits_decoded_instruction_0_memory_type = _ram_ext_R0_data[119:118];
  assign io_deq_bits_decoded_instruction_0_access_width = _ram_ext_R0_data[121:120];
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready = _ram_ext_R0_data[122];
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready = _ram_ext_R0_data[123];
  assign io_deq_bits_decoded_instruction_1_RDold = _ram_ext_R0_data[128:124];
  assign io_deq_bits_decoded_instruction_1_RD = _ram_ext_R0_data[135:129];
  assign io_deq_bits_decoded_instruction_1_RD_valid = _ram_ext_R0_data[136];
  assign io_deq_bits_decoded_instruction_1_RS1 = _ram_ext_R0_data[143:137];
  assign io_deq_bits_decoded_instruction_1_RS1_valid = _ram_ext_R0_data[144];
  assign io_deq_bits_decoded_instruction_1_RS2 = _ram_ext_R0_data[151:145];
  assign io_deq_bits_decoded_instruction_1_RS2_valid = _ram_ext_R0_data[152];
  assign io_deq_bits_decoded_instruction_1_IMM = _ram_ext_R0_data[173:153];
  assign io_deq_bits_decoded_instruction_1_FUNCT3 = _ram_ext_R0_data[176:174];
  assign io_deq_bits_decoded_instruction_1_packet_index = _ram_ext_R0_data[178:177];
  assign io_deq_bits_decoded_instruction_1_ROB_index = _ram_ext_R0_data[184:179];
  assign io_deq_bits_decoded_instruction_1_MOB_index = _ram_ext_R0_data[188:185];
  assign io_deq_bits_decoded_instruction_1_FTQ_index = _ram_ext_R0_data[192:189];
  assign io_deq_bits_decoded_instruction_1_instructionType = _ram_ext_R0_data[197:193];
  assign io_deq_bits_decoded_instruction_1_portID = _ram_ext_R0_data[199:198];
  assign io_deq_bits_decoded_instruction_1_RS_type = _ram_ext_R0_data[201:200];
  assign io_deq_bits_decoded_instruction_1_needs_ALU = _ram_ext_R0_data[202];
  assign io_deq_bits_decoded_instruction_1_needs_branch_unit = _ram_ext_R0_data[203];
  assign io_deq_bits_decoded_instruction_1_needs_CSRs = _ram_ext_R0_data[204];
  assign io_deq_bits_decoded_instruction_1_SUBTRACT = _ram_ext_R0_data[205];
  assign io_deq_bits_decoded_instruction_1_MULTIPLY = _ram_ext_R0_data[206];
  assign io_deq_bits_decoded_instruction_1_IS_IMM = _ram_ext_R0_data[207];
  assign io_deq_bits_decoded_instruction_1_memory_type = _ram_ext_R0_data[209:208];
  assign io_deq_bits_decoded_instruction_1_access_width = _ram_ext_R0_data[211:210];
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready = _ram_ext_R0_data[212];
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready = _ram_ext_R0_data[213];
  assign io_deq_bits_decoded_instruction_2_RDold = _ram_ext_R0_data[218:214];
  assign io_deq_bits_decoded_instruction_2_RD = _ram_ext_R0_data[225:219];
  assign io_deq_bits_decoded_instruction_2_RD_valid = _ram_ext_R0_data[226];
  assign io_deq_bits_decoded_instruction_2_RS1 = _ram_ext_R0_data[233:227];
  assign io_deq_bits_decoded_instruction_2_RS1_valid = _ram_ext_R0_data[234];
  assign io_deq_bits_decoded_instruction_2_RS2 = _ram_ext_R0_data[241:235];
  assign io_deq_bits_decoded_instruction_2_RS2_valid = _ram_ext_R0_data[242];
  assign io_deq_bits_decoded_instruction_2_IMM = _ram_ext_R0_data[263:243];
  assign io_deq_bits_decoded_instruction_2_FUNCT3 = _ram_ext_R0_data[266:264];
  assign io_deq_bits_decoded_instruction_2_packet_index = _ram_ext_R0_data[268:267];
  assign io_deq_bits_decoded_instruction_2_ROB_index = _ram_ext_R0_data[274:269];
  assign io_deq_bits_decoded_instruction_2_MOB_index = _ram_ext_R0_data[278:275];
  assign io_deq_bits_decoded_instruction_2_FTQ_index = _ram_ext_R0_data[282:279];
  assign io_deq_bits_decoded_instruction_2_instructionType = _ram_ext_R0_data[287:283];
  assign io_deq_bits_decoded_instruction_2_portID = _ram_ext_R0_data[289:288];
  assign io_deq_bits_decoded_instruction_2_RS_type = _ram_ext_R0_data[291:290];
  assign io_deq_bits_decoded_instruction_2_needs_ALU = _ram_ext_R0_data[292];
  assign io_deq_bits_decoded_instruction_2_needs_branch_unit = _ram_ext_R0_data[293];
  assign io_deq_bits_decoded_instruction_2_needs_CSRs = _ram_ext_R0_data[294];
  assign io_deq_bits_decoded_instruction_2_SUBTRACT = _ram_ext_R0_data[295];
  assign io_deq_bits_decoded_instruction_2_MULTIPLY = _ram_ext_R0_data[296];
  assign io_deq_bits_decoded_instruction_2_IS_IMM = _ram_ext_R0_data[297];
  assign io_deq_bits_decoded_instruction_2_memory_type = _ram_ext_R0_data[299:298];
  assign io_deq_bits_decoded_instruction_2_access_width = _ram_ext_R0_data[301:300];
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready = _ram_ext_R0_data[302];
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready = _ram_ext_R0_data[303];
  assign io_deq_bits_decoded_instruction_3_RDold = _ram_ext_R0_data[308:304];
  assign io_deq_bits_decoded_instruction_3_RD = _ram_ext_R0_data[315:309];
  assign io_deq_bits_decoded_instruction_3_RD_valid = _ram_ext_R0_data[316];
  assign io_deq_bits_decoded_instruction_3_RS1 = _ram_ext_R0_data[323:317];
  assign io_deq_bits_decoded_instruction_3_RS1_valid = _ram_ext_R0_data[324];
  assign io_deq_bits_decoded_instruction_3_RS2 = _ram_ext_R0_data[331:325];
  assign io_deq_bits_decoded_instruction_3_RS2_valid = _ram_ext_R0_data[332];
  assign io_deq_bits_decoded_instruction_3_IMM = _ram_ext_R0_data[353:333];
  assign io_deq_bits_decoded_instruction_3_FUNCT3 = _ram_ext_R0_data[356:354];
  assign io_deq_bits_decoded_instruction_3_packet_index = _ram_ext_R0_data[358:357];
  assign io_deq_bits_decoded_instruction_3_ROB_index = _ram_ext_R0_data[364:359];
  assign io_deq_bits_decoded_instruction_3_MOB_index = _ram_ext_R0_data[368:365];
  assign io_deq_bits_decoded_instruction_3_FTQ_index = _ram_ext_R0_data[372:369];
  assign io_deq_bits_decoded_instruction_3_instructionType = _ram_ext_R0_data[377:373];
  assign io_deq_bits_decoded_instruction_3_portID = _ram_ext_R0_data[379:378];
  assign io_deq_bits_decoded_instruction_3_RS_type = _ram_ext_R0_data[381:380];
  assign io_deq_bits_decoded_instruction_3_needs_ALU = _ram_ext_R0_data[382];
  assign io_deq_bits_decoded_instruction_3_needs_branch_unit = _ram_ext_R0_data[383];
  assign io_deq_bits_decoded_instruction_3_needs_CSRs = _ram_ext_R0_data[384];
  assign io_deq_bits_decoded_instruction_3_SUBTRACT = _ram_ext_R0_data[385];
  assign io_deq_bits_decoded_instruction_3_MULTIPLY = _ram_ext_R0_data[386];
  assign io_deq_bits_decoded_instruction_3_IS_IMM = _ram_ext_R0_data[387];
  assign io_deq_bits_decoded_instruction_3_memory_type = _ram_ext_R0_data[389:388];
  assign io_deq_bits_decoded_instruction_3_access_width = _ram_ext_R0_data[391:390];
  assign io_deq_bits_valid_bits_0 = _ram_ext_R0_data[392];
  assign io_deq_bits_valid_bits_1 = _ram_ext_R0_data[393];
  assign io_deq_bits_valid_bits_2 = _ram_ext_R0_data[394];
  assign io_deq_bits_valid_bits_3 = _ram_ext_R0_data[395];
  assign io_deq_bits_GHR = _ram_ext_R0_data[411:396];
  assign io_deq_bits_TOS = _ram_ext_R0_data[418:412];
  assign io_deq_bits_NEXT = _ram_ext_R0_data[425:419];
  assign io_deq_bits_free_list_front_pointer = _ram_ext_R0_data[433:426];
endmodule

