module TopModule (
  input clk,
  input a,
  input b,
  output out_assign,
  output reg out_always_comb,
  output reg out_always_ff
);

// Implement the XOR gate using an assign statement (output out_assign)
reg temp;
assign out_assign = temp;

// Implement the XOR gate using a combinational always block (output out_always_comb)
reg [1:0] temp_always_comb;
always @(*) begin
  temp_always_comb = a ^ b;
  out_always_comb = temp_always_comb;
end

// Implement the XOR gate using a clocked always block with flip-flop (output out_always_ff)
reg [1:0] out_always_ff;

always @(posedge clk) begin
  if (a == 1 && b == 1) begin // Reset condition
    out_always_ff <= 0;
  end else if (a == 1 || b == 1) begin // Set condition
    out_always_ff <= 1;
  end else begin // Clear condition
    out_always_ff <= 0;
  end
end

endmodule // End of module definition