// Seed: 4217504455
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  final $clog2(65);
  ;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    input wand id_2,
    input wor id_3,
    input wire id_4,
    input wire id_5,
    output tri0 id_6
);
  parameter id_8 = 1;
  always @(negedge id_5) begin : LABEL_0
    id_0 = id_4;
  end
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
  wand id_10 = -1;
endmodule
