From d0961df5833671078081042b7f25176f9b2be9ef Mon Sep 17 00:00:00 2001
From: Vicentiu Galanopulo <vicentiu@balena.io>
Date: Mon, 18 Oct 2021 10:32:09 +0200
Subject: [PATCH] Enable maxen display in dt

Enable the MIPI Maxend display in the device tree

Upstream-status: Inappropriate [configuration]
Signed-off-by: Vicentiu Galanopulo <vicentiu@balena.io>
---
 arch/arm64/boot/dts/compulab/cl-som-imx8.dts | 87 ++++++++++++++++++--
 1 file changed, 82 insertions(+), 5 deletions(-)

diff --git a/arch/arm64/boot/dts/compulab/cl-som-imx8.dts b/arch/arm64/boot/dts/compulab/cl-som-imx8.dts
index 2df869dc698f..b717d26aa914 100644
--- a/arch/arm64/boot/dts/compulab/cl-som-imx8.dts
+++ b/arch/arm64/boot/dts/compulab/cl-som-imx8.dts
@@ -778,19 +778,19 @@
 };
 
 &vpu {
-	status = "okay";
+	status = "disabled";
 };
 
 &gpu3d {
-	status = "okay";
+	status = "disabled";
 };
 
 &irqsteer {
-	status = "okay";
+	status = "disabled";
 };
 
 &dcss {
-	status = "okay";
+	status = "disabled";
 
 	port@0 {
 		dcss_out: endpoint {
@@ -802,7 +802,7 @@
 &hdmi {
 	compatible = "cdn,imx8mq-hdmi";
 	lane-mapping = <0xe4>;
-	status = "okay";
+	status = "disabled";
 	port@1 {
 		hdmi_in: endpoint {
 			remote-endpoint = <&dcss_out>;
@@ -810,6 +810,83 @@
 	};
 };
 
+&lcdif {
+	status = "okay";
+	max-memory-bandwidth = <497829888>; /* 1920x1080-32@60.02 */
+
+	assigned-clocks = <&clk IMX8MQ_CLK_LCDIF_PIXEL>,
+			<&clk IMX8MQ_VIDEO_PLL1_BYPASS>,
+			<&clk IMX8MQ_VIDEO_PLL1_REF_SEL>,
+			<&clk IMX8MQ_VIDEO_PLL1>;
+	assigned-clock-parents = <&clk IMX8MQ_VIDEO_PLL1_OUT>,
+			<&clk IMX8MQ_VIDEO_PLL1>,
+			<&clk IMX8MQ_CLK_27M>;
+	assigned-clock-rate = <126000000>, <0>, <0>, <1134000000>;
+
+	port@0 {
+		lcdif_mipi_dsi: endpoint {
+			remote-endpoint = <&mipi_dsi_in>;
+		};
+	};
+};
+
+&mipi_dsi {
+	status = "okay";
+	fsl,clock-drop-level = <2>;
+
+	panel@0 {
+		compatible = "raydium,rm67191";
+		reg = <0>;
+		/*pinctrl-0 = <&pinctrl_mipi_dsi_en>;
+		pinctrl-names = "default";
+		reset-gpios = <&gpio5 6 GPIO_ACTIVE_LOW>;*/
+		dsi-lanes = <4>;
+		video-mode = <2>;
+		width-mm = <154>;
+		height-mm = <88>;
+		port {
+			panel_in: endpoint {
+				remote-endpoint = <&mipi_dsi_out>;
+			};
+		};
+	};
+
+	ports {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		port@0 {
+			reg = <0>;
+			mipi_dsi_in: endpoint {
+				remote-endpoint = <&lcdif_mipi_dsi>;
+			};
+		};
+
+		port@1 {
+			reg = <1>;
+			mipi_dsi_out: endpoint {
+				remote-endpoint = <&panel_in>;
+			};
+		};
+	};
+};
+
+&dphy {
+	status = "okay";
+};
+
+/*&iomuxc {
+	pinctrl_mipi_dsi_en: mipi_dsi_en {
+		fsl,pins = <
+			MX8MQ_IOMUXC_ECSPI1_SCLK_GPIO5_IO6	0x16
+		>;
+	};
+};
+
+&synaptics_dsx_ts {
+    status = "okay";
+};*/
+
 &pwm1 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_pwm1>;
-- 
2.17.1

