<img width="960" alt="vhdl flow design" src="https://github.com/Haripreeth2004/VHDL/assets/122097149/bdbeddb5-3c2f-4357-8069-e96d0c50ac9a">
