

================================================================
== Vitis HLS Report for 'demosaicing_3_13_17_1080_1920_1_false_Pipeline_Zero'
================================================================
* Date:           Wed Sep  4 19:39:20 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.276 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  19.800 ns|  19.800 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Zero    |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      99|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      46|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      46|     162|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln318_fu_158_p2       |         +|   0|  0|  10|           3|           1|
    |icmp_ln318_fu_152_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln323_1_fu_210_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln323_2_fu_216_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln323_fu_188_p2      |      icmp|   0|  0|   8|           2|           3|
    |or_ln323_1_fu_228_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln323_fu_222_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln323_1_fu_202_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln323_2_fu_234_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln323_3_fu_242_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln323_4_fu_250_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln323_fu_194_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  99|          20|          37|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |imgblock_V_11_1_fu_60    |   9|          2|   10|         20|
    |imgblock_V_12_1_fu_64    |   9|          2|   10|         20|
    |imgblock_V_17_1_fu_68    |   9|          2|   10|         20|
    |imgblock_V_7_1_fu_56     |   9|          2|   10|         20|
    |p_fu_52                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   45|         90|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |imgblock_V_11_1_fu_60    |  10|   0|   10|          0|
    |imgblock_V_12_1_fu_64    |  10|   0|   10|          0|
    |imgblock_V_17_1_fu_68    |  10|   0|   10|          0|
    |imgblock_V_7_1_fu_56     |  10|   0|   10|          0|
    |p_fu_52                  |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  46|   0|   46|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  demosaicing<3, 13, 17, 1080, 1920, 1, false>_Pipeline_Zero|  return value|
|imgblock_V_17_0             |   in|   10|     ap_none|                                             imgblock_V_17_0|        scalar|
|imgblock_V_12_0             |   in|   10|     ap_none|                                             imgblock_V_12_0|        scalar|
|imgblock_V_11_0             |   in|   10|     ap_none|                                             imgblock_V_11_0|        scalar|
|imgblock_V_7_0              |   in|   10|     ap_none|                                              imgblock_V_7_0|        scalar|
|imgblock_V_17_1_out         |  out|   10|      ap_vld|                                         imgblock_V_17_1_out|       pointer|
|imgblock_V_17_1_out_ap_vld  |  out|    1|      ap_vld|                                         imgblock_V_17_1_out|       pointer|
|imgblock_V_12_1_out         |  out|   10|      ap_vld|                                         imgblock_V_12_1_out|       pointer|
|imgblock_V_12_1_out_ap_vld  |  out|    1|      ap_vld|                                         imgblock_V_12_1_out|       pointer|
|imgblock_V_11_1_out         |  out|   10|      ap_vld|                                         imgblock_V_11_1_out|       pointer|
|imgblock_V_11_1_out_ap_vld  |  out|    1|      ap_vld|                                         imgblock_V_11_1_out|       pointer|
|imgblock_V_7_1_out          |  out|   10|      ap_vld|                                          imgblock_V_7_1_out|       pointer|
|imgblock_V_7_1_out_ap_vld   |  out|    1|      ap_vld|                                          imgblock_V_7_1_out|       pointer|
+----------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

