vendor_name = ModelSim
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/MEMORY_CONTROL.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/data_bus.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/B_imm_multiplexer.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Register32x8.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/PROGRAM_MEMORY.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/Program_counter.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/instruction_decoder.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/InstrucReg.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/DATA_RAM.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/control_unit.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/constants.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/branch_control.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/ALU.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/cpu_core.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/test_benches/cpu_core_tb.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/program_memory_mega.qip
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/program_memory_mega.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/mega_prog_mem.qip
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/mega_prog_mem.vhd
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/db/cpu_core.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/db/altsyncram_23r3.tdf
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/prog.mif
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/db/altsyncram_8tl1.tdf
source_file = 1, C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/quartus/cpu_core/db/cpu_core.ram0_DATA_RAM_24acaa6a.hdl.mif
design_name = cpu_core
instance = comp, \o_DATA[0]~output\, o_DATA[0]~output, cpu_core, 1
instance = comp, \o_DATA[1]~output\, o_DATA[1]~output, cpu_core, 1
instance = comp, \o_DATA[2]~output\, o_DATA[2]~output, cpu_core, 1
instance = comp, \o_DATA[3]~output\, o_DATA[3]~output, cpu_core, 1
instance = comp, \o_DATA[4]~output\, o_DATA[4]~output, cpu_core, 1
instance = comp, \o_DATA[5]~output\, o_DATA[5]~output, cpu_core, 1
instance = comp, \o_DATA[6]~output\, o_DATA[6]~output, cpu_core, 1
instance = comp, \o_DATA[7]~output\, o_DATA[7]~output, cpu_core, 1
instance = comp, \o_STATE[0]~output\, o_STATE[0]~output, cpu_core, 1
instance = comp, \o_STATE[1]~output\, o_STATE[1]~output, cpu_core, 1
instance = comp, \o_STATE[2]~output\, o_STATE[2]~output, cpu_core, 1
instance = comp, \o_STATE[3]~output\, o_STATE[3]~output, cpu_core, 1
instance = comp, \o_STATE[4]~output\, o_STATE[4]~output, cpu_core, 1
instance = comp, \o_STATE[5]~output\, o_STATE[5]~output, cpu_core, 1
instance = comp, \o_STATE[6]~output\, o_STATE[6]~output, cpu_core, 1
instance = comp, \o_MC_DISPLAY_data[0]~output\, o_MC_DISPLAY_data[0]~output, cpu_core, 1
instance = comp, \o_MC_DISPLAY_data[1]~output\, o_MC_DISPLAY_data[1]~output, cpu_core, 1
instance = comp, \o_MC_DISPLAY_data[2]~output\, o_MC_DISPLAY_data[2]~output, cpu_core, 1
instance = comp, \o_MC_DISPLAY_data[3]~output\, o_MC_DISPLAY_data[3]~output, cpu_core, 1
instance = comp, \o_MC_DISPLAY_data[4]~output\, o_MC_DISPLAY_data[4]~output, cpu_core, 1
instance = comp, \o_MC_DISPLAY_data[5]~output\, o_MC_DISPLAY_data[5]~output, cpu_core, 1
instance = comp, \o_MC_DISPLAY_data[6]~output\, o_MC_DISPLAY_data[6]~output, cpu_core, 1
instance = comp, \o_MC_DISPLAY_data[7]~output\, o_MC_DISPLAY_data[7]~output, cpu_core, 1
instance = comp, \o_MC_DISPLAY_write_enable~output\, o_MC_DISPLAY_write_enable~output, cpu_core, 1
instance = comp, \o_MC_GPIO_address[0]~output\, o_MC_GPIO_address[0]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_address[1]~output\, o_MC_GPIO_address[1]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_address[2]~output\, o_MC_GPIO_address[2]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_address[3]~output\, o_MC_GPIO_address[3]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_write_enable~output\, o_MC_GPIO_write_enable~output, cpu_core, 1
instance = comp, \o_MC_GPIO_data[0]~output\, o_MC_GPIO_data[0]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_data[1]~output\, o_MC_GPIO_data[1]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_data[2]~output\, o_MC_GPIO_data[2]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_data[3]~output\, o_MC_GPIO_data[3]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_data[4]~output\, o_MC_GPIO_data[4]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_data[5]~output\, o_MC_GPIO_data[5]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_data[6]~output\, o_MC_GPIO_data[6]~output, cpu_core, 1
instance = comp, \o_MC_GPIO_data[7]~output\, o_MC_GPIO_data[7]~output, cpu_core, 1
instance = comp, \o_MC_I2C_address[0]~output\, o_MC_I2C_address[0]~output, cpu_core, 1
instance = comp, \o_MC_I2C_address[1]~output\, o_MC_I2C_address[1]~output, cpu_core, 1
instance = comp, \o_MC_I2C_address[2]~output\, o_MC_I2C_address[2]~output, cpu_core, 1
instance = comp, \o_MC_I2C_address[3]~output\, o_MC_I2C_address[3]~output, cpu_core, 1
instance = comp, \o_MC_I2C_write_enable~output\, o_MC_I2C_write_enable~output, cpu_core, 1
instance = comp, \o_MC_I2C_data[0]~output\, o_MC_I2C_data[0]~output, cpu_core, 1
instance = comp, \o_MC_I2C_data[1]~output\, o_MC_I2C_data[1]~output, cpu_core, 1
instance = comp, \o_MC_I2C_data[2]~output\, o_MC_I2C_data[2]~output, cpu_core, 1
instance = comp, \o_MC_I2C_data[3]~output\, o_MC_I2C_data[3]~output, cpu_core, 1
instance = comp, \o_MC_I2C_data[4]~output\, o_MC_I2C_data[4]~output, cpu_core, 1
instance = comp, \o_MC_I2C_data[5]~output\, o_MC_I2C_data[5]~output, cpu_core, 1
instance = comp, \o_MC_I2C_data[6]~output\, o_MC_I2C_data[6]~output, cpu_core, 1
instance = comp, \o_MC_I2C_data[7]~output\, o_MC_I2C_data[7]~output, cpu_core, 1
instance = comp, \o_INTERRUPT_ack~output\, o_INTERRUPT_ack~output, cpu_core, 1
instance = comp, \i_CORE_CLK~input\, i_CORE_CLK~input, cpu_core, 1
instance = comp, \i_CORE_CLK~inputclkctrl\, i_CORE_CLK~inputclkctrl, cpu_core, 1
instance = comp, \INST_branch_control|r_INTERRUPT_set~feeder\, INST_branch_control|r_INTERRUPT_set~feeder, cpu_core, 1
instance = comp, \INST_branch_control|r_INTERRUPT_set\, INST_branch_control|r_INTERRUPT_set, cpu_core, 1
instance = comp, \INST_Program_counter|Add0~0\, INST_Program_counter|Add0~0, cpu_core, 1
instance = comp, \INST_Program_counter|Add0~2\, INST_Program_counter|Add0~2, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~3\, INST_branch_control|r_PC_ADDRESS~3, cpu_core, 1
instance = comp, \i_CORE_HALT~input\, i_CORE_HALT~input, cpu_core, 1
instance = comp, \INST_control_unit|Mux6~0\, INST_control_unit|Mux6~0, cpu_core, 1
instance = comp, \i_CORE_RESET~input\, i_CORE_RESET~input, cpu_core, 1
instance = comp, \INST_control_unit|r_state[2]~7\, INST_control_unit|r_state[2]~7, cpu_core, 1
instance = comp, \INST_control_unit|r_state[3]\, INST_control_unit|r_state[3], cpu_core, 1
instance = comp, \INST_Program_counter|Add0~4\, INST_Program_counter|Add0~4, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~4\, INST_branch_control|r_PC_ADDRESS~4, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[2]\, INST_branch_control|r_PC_ADDRESS[2], cpu_core, 1
instance = comp, \INST_Program_counter|Add0~6\, INST_Program_counter|Add0~6, cpu_core, 1
instance = comp, \INST_Program_counter|Add0~8\, INST_Program_counter|Add0~8, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~6\, INST_branch_control|r_PC_ADDRESS~6, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[4]\, INST_branch_control|r_PC_ADDRESS[4], cpu_core, 1
instance = comp, \INST_Program_counter|Add0~10\, INST_Program_counter|Add0~10, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~7\, INST_branch_control|r_PC_ADDRESS~7, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[5]\, INST_branch_control|r_PC_ADDRESS[5], cpu_core, 1
instance = comp, \INST_Program_counter|Add0~12\, INST_Program_counter|Add0~12, cpu_core, 1
instance = comp, \INST_Program_counter|Add0~14\, INST_Program_counter|Add0~14, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~9\, INST_branch_control|r_PC_ADDRESS~9, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[7]\, INST_branch_control|r_PC_ADDRESS[7], cpu_core, 1
instance = comp, \INST_Program_counter|Add0~16\, INST_Program_counter|Add0~16, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~10\, INST_branch_control|r_PC_ADDRESS~10, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[8]\, INST_branch_control|r_PC_ADDRESS[8], cpu_core, 1
instance = comp, \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0\, mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[12]~feeder\, INST_InstrucReg|r_register[12]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[12]\, INST_InstrucReg|r_register[12], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[9]\, INST_instruction_decoder|o_Address_PROG[9], cpu_core, 1
instance = comp, \INST_Program_counter|Add0~18\, INST_Program_counter|Add0~18, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~11\, INST_branch_control|r_PC_ADDRESS~11, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[9]\, INST_branch_control|r_PC_ADDRESS[9], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~10\, INST_branch_control|o_ADDRESS~10, cpu_core, 1
instance = comp, \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1\, mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[1]~feeder\, INST_InstrucReg|r_register[1]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[1]\, INST_InstrucReg|r_register[1], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[29]\, INST_InstrucReg|r_register[29], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[28]\, INST_InstrucReg|r_register[28], cpu_core, 1
instance = comp, \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2\, mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[15]~feeder\, INST_InstrucReg|r_register[15]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[15]\, INST_InstrucReg|r_register[15], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[17]\, INST_InstrucReg|r_register[17], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[16]~feeder\, INST_InstrucReg|r_register[16]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[16]\, INST_InstrucReg|r_register[16], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux7~0\, INST_instruction_decoder|Mux7~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux8~0\, INST_instruction_decoder|Mux8~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux8~1\, INST_instruction_decoder|Mux8~1, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_BRANCH_CONTROL[1]\, INST_instruction_decoder|o_BRANCH_CONTROL[1], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[2]~feeder\, INST_InstrucReg|r_register[2]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[2]\, INST_InstrucReg|r_register[2], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux57~2\, INST_instruction_decoder|Mux57~2, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux7~1\, INST_instruction_decoder|Mux7~1, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_BRANCH_CONTROL[2]\, INST_instruction_decoder|o_BRANCH_CONTROL[2], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[0]~1\, INST_branch_control|o_ADDRESS[0]~1, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[9]\, INST_branch_control|o_ADDRESS[9], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~10\, INST_Program_counter|r_PROG_COUNT~10, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[6]~1\, INST_Program_counter|r_PROG_COUNT[6]~1, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[9]\, INST_Program_counter|r_PROG_COUNT[9], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[11]\, INST_InstrucReg|r_register[11], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[8]\, INST_instruction_decoder|o_Address_PROG[8], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~9\, INST_branch_control|o_ADDRESS~9, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[8]\, INST_branch_control|o_ADDRESS[8], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~9\, INST_Program_counter|r_PROG_COUNT~9, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[8]\, INST_Program_counter|r_PROG_COUNT[8], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[10]\, INST_InstrucReg|r_register[10], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[7]\, INST_instruction_decoder|o_Address_PROG[7], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~8\, INST_branch_control|o_ADDRESS~8, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[7]\, INST_branch_control|o_ADDRESS[7], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~8\, INST_Program_counter|r_PROG_COUNT~8, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[7]\, INST_Program_counter|r_PROG_COUNT[7], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[9]~feeder\, INST_InstrucReg|r_register[9]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[9]\, INST_InstrucReg|r_register[9], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[6]\, INST_instruction_decoder|o_Address_PROG[6], cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~8\, INST_branch_control|r_PC_ADDRESS~8, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[6]\, INST_branch_control|r_PC_ADDRESS[6], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~7\, INST_branch_control|o_ADDRESS~7, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[6]\, INST_branch_control|o_ADDRESS[6], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~7\, INST_Program_counter|r_PROG_COUNT~7, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[6]\, INST_Program_counter|r_PROG_COUNT[6], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[8]~feeder\, INST_InstrucReg|r_register[8]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[8]\, INST_InstrucReg|r_register[8], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[5]\, INST_instruction_decoder|o_Address_PROG[5], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~6\, INST_branch_control|o_ADDRESS~6, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[5]\, INST_branch_control|o_ADDRESS[5], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~6\, INST_Program_counter|r_PROG_COUNT~6, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[5]\, INST_Program_counter|r_PROG_COUNT[5], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[7]~feeder\, INST_InstrucReg|r_register[7]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[7]\, INST_InstrucReg|r_register[7], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[4]\, INST_instruction_decoder|o_Address_PROG[4], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~5\, INST_branch_control|o_ADDRESS~5, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[4]\, INST_branch_control|o_ADDRESS[4], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~5\, INST_Program_counter|r_PROG_COUNT~5, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[4]\, INST_Program_counter|r_PROG_COUNT[4], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[6]~feeder\, INST_InstrucReg|r_register[6]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[6]\, INST_InstrucReg|r_register[6], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[3]\, INST_instruction_decoder|o_Address_PROG[3], cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~5\, INST_branch_control|r_PC_ADDRESS~5, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[3]\, INST_branch_control|r_PC_ADDRESS[3], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~4\, INST_branch_control|o_ADDRESS~4, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[3]\, INST_branch_control|o_ADDRESS[3], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~4\, INST_Program_counter|r_PROG_COUNT~4, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[3]\, INST_Program_counter|r_PROG_COUNT[3], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[5]~feeder\, INST_InstrucReg|r_register[5]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[5]\, INST_InstrucReg|r_register[5], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[2]\, INST_instruction_decoder|o_Address_PROG[2], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~3\, INST_branch_control|o_ADDRESS~3, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[2]\, INST_branch_control|o_ADDRESS[2], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~3\, INST_Program_counter|r_PROG_COUNT~3, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[2]\, INST_Program_counter|r_PROG_COUNT[2], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[31]~feeder\, INST_InstrucReg|r_register[31]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[31]\, INST_InstrucReg|r_register[31], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux1~0\, INST_instruction_decoder|Mux1~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_MEM_access~0\, INST_instruction_decoder|o_MEM_access~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_MEM_access~1\, INST_instruction_decoder|o_MEM_access~1, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_MEM_access\, INST_instruction_decoder|o_MEM_access, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux63~0\, INST_MEMORY_CONTROL|Mux63~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|r_MEM_state[0]\, INST_MEMORY_CONTROL|r_MEM_state[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux62~0\, INST_MEMORY_CONTROL|Mux62~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|r_MEM_state[1]\, INST_MEMORY_CONTROL|r_MEM_state[1], cpu_core, 1
instance = comp, \INST_control_unit|Mux4~1\, INST_control_unit|Mux4~1, cpu_core, 1
instance = comp, \INST_control_unit|Mux7~4\, INST_control_unit|Mux7~4, cpu_core, 1
instance = comp, \INST_control_unit|Mux4~2\, INST_control_unit|Mux4~2, cpu_core, 1
instance = comp, \INST_control_unit|r_state~11\, INST_control_unit|r_state~11, cpu_core, 1
instance = comp, \INST_control_unit|r_state[5]\, INST_control_unit|r_state[5], cpu_core, 1
instance = comp, \INST_control_unit|Mux3~0\, INST_control_unit|Mux3~0, cpu_core, 1
instance = comp, \INST_control_unit|r_state[6]\, INST_control_unit|r_state[6], cpu_core, 1
instance = comp, \INST_control_unit|Mux7~2\, INST_control_unit|Mux7~2, cpu_core, 1
instance = comp, \INST_control_unit|r_state~5\, INST_control_unit|r_state~5, cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_active~0\, INST_control_unit|r_INTERRUPT_active~0, cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_active~1\, INST_control_unit|r_INTERRUPT_active~1, cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_active\, INST_control_unit|r_INTERRUPT_active, cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_request~0\, INST_control_unit|r_INTERRUPT_request~0, cpu_core, 1
instance = comp, \i_INTERRUPT_request~input\, i_INTERRUPT_request~input, cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_request~1\, INST_control_unit|r_INTERRUPT_request~1, cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_request\, INST_control_unit|r_INTERRUPT_request, cpu_core, 1
instance = comp, \INST_control_unit|Mux4~0\, INST_control_unit|Mux4~0, cpu_core, 1
instance = comp, \INST_control_unit|r_state~6\, INST_control_unit|r_state~6, cpu_core, 1
instance = comp, \INST_control_unit|r_state[1]\, INST_control_unit|r_state[1], cpu_core, 1
instance = comp, \INST_control_unit|r_state~2\, INST_control_unit|r_state~2, cpu_core, 1
instance = comp, \INST_control_unit|r_state~1\, INST_control_unit|r_state~1, cpu_core, 1
instance = comp, \INST_control_unit|r_state~3\, INST_control_unit|r_state~3, cpu_core, 1
instance = comp, \INST_control_unit|r_state~0\, INST_control_unit|r_state~0, cpu_core, 1
instance = comp, \INST_control_unit|r_state~4\, INST_control_unit|r_state~4, cpu_core, 1
instance = comp, \INST_control_unit|r_state[0]\, INST_control_unit|r_state[0], cpu_core, 1
instance = comp, \INST_control_unit|r_state~9\, INST_control_unit|r_state~9, cpu_core, 1
instance = comp, \INST_control_unit|r_state~8\, INST_control_unit|r_state~8, cpu_core, 1
instance = comp, \INST_control_unit|r_state~10\, INST_control_unit|r_state~10, cpu_core, 1
instance = comp, \INST_control_unit|r_state[4]\, INST_control_unit|r_state[4], cpu_core, 1
instance = comp, \INST_control_unit|Mux7~3\, INST_control_unit|Mux7~3, cpu_core, 1
instance = comp, \INST_control_unit|Mux7~5\, INST_control_unit|Mux7~5, cpu_core, 1
instance = comp, \INST_control_unit|r_state[2]\, INST_control_unit|r_state[2], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux6~0\, INST_instruction_decoder|Mux6~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_SAVE_PC\, INST_instruction_decoder|o_SAVE_PC, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[3]~1\, INST_branch_control|r_PC_ADDRESS[3]~1, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[3]~2\, INST_branch_control|r_PC_ADDRESS[3]~2, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[1]\, INST_branch_control|r_PC_ADDRESS[1], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[4]~feeder\, INST_InstrucReg|r_register[4]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[4]\, INST_InstrucReg|r_register[4], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[1]\, INST_instruction_decoder|o_Address_PROG[1], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~2\, INST_branch_control|o_ADDRESS~2, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[1]\, INST_branch_control|o_ADDRESS[1], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~2\, INST_Program_counter|r_PROG_COUNT~2, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[1]\, INST_Program_counter|r_PROG_COUNT[1], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[0]\, INST_InstrucReg|r_register[0], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux9~0\, INST_instruction_decoder|Mux9~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_BRANCH_CONTROL[0]\, INST_instruction_decoder|o_BRANCH_CONTROL[0], cpu_core, 1
instance = comp, \INST_branch_control|Mux11~0\, INST_branch_control|Mux11~0, cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_PC_set~0\, INST_control_unit|r_INTERRUPT_PC_set~0, cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_PC_set~1\, INST_control_unit|r_INTERRUPT_PC_set~1, cpu_core, 1
instance = comp, \INST_control_unit|r_INTERRUPT_PC_set\, INST_control_unit|r_INTERRUPT_PC_set, cpu_core, 1
instance = comp, \INST_branch_control|r_INTERRUPT_enable~2\, INST_branch_control|r_INTERRUPT_enable~2, cpu_core, 1
instance = comp, \INST_branch_control|r_INTERRUPT_enable\, INST_branch_control|r_INTERRUPT_enable, cpu_core, 1
instance = comp, \INST_branch_control|process_0~0\, INST_branch_control|process_0~0, cpu_core, 1
instance = comp, \INST_control_unit|r_state[3]~clkctrl\, INST_control_unit|r_state[3]~clkctrl, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_OPCODE[3]\, INST_instruction_decoder|o_OPCODE[3], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_OPCODE[0]\, INST_instruction_decoder|o_OPCODE[0], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_OPCODE[1]\, INST_instruction_decoder|o_OPCODE[1], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[21]~feeder\, INST_InstrucReg|r_register[21]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[21]\, INST_InstrucReg|r_register[21], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_A[3]\, INST_instruction_decoder|o_REGISTER_A[3], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[20]~feeder\, INST_InstrucReg|r_register[20]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[20]\, INST_InstrucReg|r_register[20], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_A[2]~feeder\, INST_instruction_decoder|o_REGISTER_A[2]~feeder, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_A[2]\, INST_instruction_decoder|o_REGISTER_A[2], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[19]~feeder\, INST_InstrucReg|r_register[19]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[19]\, INST_InstrucReg|r_register[19], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_A[1]\, INST_instruction_decoder|o_REGISTER_A[1], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux2~2\, INST_instruction_decoder|Mux2~2, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux2~3\, INST_instruction_decoder|Mux2~3, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_BUS_select[1]\, INST_instruction_decoder|o_BUS_select[1], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux4~0\, INST_instruction_decoder|Mux4~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux4~1\, INST_instruction_decoder|Mux4~1, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_MEM_write_enable\, INST_instruction_decoder|o_MEM_write_enable, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~0\, INST_GPR|r_REGISTER~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add1~0\, INST_instruction_decoder|Add1~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[0]~12\, INST_instruction_decoder|r_STACK_POINTER[0]~12, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux57~0\, INST_instruction_decoder|Mux57~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[0]~2\, INST_instruction_decoder|r_STACK_POINTER[0]~2, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[0]\, INST_instruction_decoder|r_STACK_POINTER[0], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add1~2\, INST_instruction_decoder|Add1~2, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[1]~11\, INST_instruction_decoder|r_STACK_POINTER[1]~11, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[1]\, INST_instruction_decoder|r_STACK_POINTER[1], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add1~4\, INST_instruction_decoder|Add1~4, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[2]~10\, INST_instruction_decoder|r_STACK_POINTER[2]~10, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[2]\, INST_instruction_decoder|r_STACK_POINTER[2], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add1~6\, INST_instruction_decoder|Add1~6, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[3]~9\, INST_instruction_decoder|r_STACK_POINTER[3]~9, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[3]\, INST_instruction_decoder|r_STACK_POINTER[3], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add1~8\, INST_instruction_decoder|Add1~8, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[4]~8\, INST_instruction_decoder|r_STACK_POINTER[4]~8, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[4]\, INST_instruction_decoder|r_STACK_POINTER[4], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add1~10\, INST_instruction_decoder|Add1~10, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[5]~7\, INST_instruction_decoder|r_STACK_POINTER[5]~7, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[5]\, INST_instruction_decoder|r_STACK_POINTER[5], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add1~12\, INST_instruction_decoder|Add1~12, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[6]~6\, INST_instruction_decoder|r_STACK_POINTER[6]~6, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[6]\, INST_instruction_decoder|r_STACK_POINTER[6], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add1~14\, INST_instruction_decoder|Add1~14, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[7]~5\, INST_instruction_decoder|r_STACK_POINTER[7]~5, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[7]\, INST_instruction_decoder|r_STACK_POINTER[7], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add1~16\, INST_instruction_decoder|Add1~16, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[8]~4\, INST_instruction_decoder|r_STACK_POINTER[8]~4, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[8]\, INST_instruction_decoder|r_STACK_POINTER[8], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add1~18\, INST_instruction_decoder|Add1~18, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[9]~3\, INST_instruction_decoder|r_STACK_POINTER[9]~3, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[9]\, INST_instruction_decoder|r_STACK_POINTER[9], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add1~20\, INST_instruction_decoder|Add1~20, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[10]\, INST_instruction_decoder|r_STACK_POINTER[10], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add1~22\, INST_instruction_decoder|Add1~22, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[11]\, INST_instruction_decoder|r_STACK_POINTER[11], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add1~24\, INST_instruction_decoder|Add1~24, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[12]\, INST_instruction_decoder|r_STACK_POINTER[12], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add1~26\, INST_instruction_decoder|Add1~26, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[13]\, INST_instruction_decoder|r_STACK_POINTER[13], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add1~28\, INST_instruction_decoder|Add1~28, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[14]\, INST_instruction_decoder|r_STACK_POINTER[14], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~0\, INST_instruction_decoder|Add0~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~2\, INST_instruction_decoder|Add0~2, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~4\, INST_instruction_decoder|Add0~4, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~6\, INST_instruction_decoder|Add0~6, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~8\, INST_instruction_decoder|Add0~8, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~10\, INST_instruction_decoder|Add0~10, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~12\, INST_instruction_decoder|Add0~12, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~14\, INST_instruction_decoder|Add0~14, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~16\, INST_instruction_decoder|Add0~16, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~18\, INST_instruction_decoder|Add0~18, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~21\, INST_instruction_decoder|Add0~21, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~23\, INST_instruction_decoder|Add0~23, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~25\, INST_instruction_decoder|Add0~25, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~27\, INST_instruction_decoder|Add0~27, cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~28\, INST_instruction_decoder|Add0~28, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux43~0\, INST_instruction_decoder|Mux43~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[14]\, INST_instruction_decoder|o_Address_MEM[14], cpu_core, 1
instance = comp, \i_MC_I2C_data[3]~input\, i_MC_I2C_data[3]~input, cpu_core, 1
instance = comp, \i_MC_GPIO_data[3]~input\, i_MC_GPIO_data[3]~input, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[3]~3\, INST_MEMORY_CONTROL|o_MC_MUX_data[3]~3, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[28]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[28]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[28]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[28], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add1~30\, INST_instruction_decoder|Add1~30, cpu_core, 1
instance = comp, \INST_instruction_decoder|r_STACK_POINTER[15]\, INST_instruction_decoder|r_STACK_POINTER[15], cpu_core, 1
instance = comp, \INST_instruction_decoder|Add0~30\, INST_instruction_decoder|Add0~30, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux42~0\, INST_instruction_decoder|Mux42~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[15]\, INST_instruction_decoder|o_Address_MEM[15], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux74~0\, INST_MEMORY_CONTROL|Mux74~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux49~0\, INST_instruction_decoder|Mux49~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[8]\, INST_instruction_decoder|o_Address_MEM[8], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux69~0\, INST_MEMORY_CONTROL|Mux69~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[8]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_address[8]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[8]\, INST_MEMORY_CONTROL|o_MC_RAM_address[8], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[17]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[17], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux48~0\, INST_instruction_decoder|Mux48~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[9]\, INST_instruction_decoder|o_Address_MEM[9], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux68~0\, INST_MEMORY_CONTROL|Mux68~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[9]\, INST_MEMORY_CONTROL|o_MC_RAM_address[9], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[19]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[19], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[18]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[18], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[20]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[20]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[20]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[20], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~24\, INST_DATA_RAM|MEMORY~24, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux66~1\, INST_MEMORY_CONTROL|Mux66~1, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux64~0\, INST_MEMORY_CONTROL|Mux64~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux64~1\, INST_MEMORY_CONTROL|Mux64~1, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_write_enable\, INST_MEMORY_CONTROL|o_MC_RAM_write_enable, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[0]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[0], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux50~0\, INST_instruction_decoder|Mux50~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[7]\, INST_instruction_decoder|o_Address_MEM[7], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux70~0\, INST_MEMORY_CONTROL|Mux70~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[7]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_address[7]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[7]\, INST_MEMORY_CONTROL|o_MC_RAM_address[7], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[15]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[15]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[15]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[15], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux51~0\, INST_instruction_decoder|Mux51~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[6]\, INST_instruction_decoder|o_Address_MEM[6], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux71~0\, INST_MEMORY_CONTROL|Mux71~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[6]\, INST_MEMORY_CONTROL|o_MC_RAM_address[6], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[13]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[13]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[13]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[13], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[14]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[14], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[16]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[16]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[16]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[16], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~22\, INST_DATA_RAM|MEMORY~22, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux57~1\, INST_instruction_decoder|Mux57~1, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[0]\, INST_instruction_decoder|o_Address_MEM[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[0]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_address[0]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[0]\, INST_MEMORY_CONTROL|o_MC_RAM_address[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux77~0\, INST_MEMORY_CONTROL|Mux77~0, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[2]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[2]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[2]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[2], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[3]~feeder\, INST_InstrucReg|r_register[3]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[3]\, INST_InstrucReg|r_register[3], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux56~0\, INST_instruction_decoder|Mux56~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[1]\, INST_instruction_decoder|o_Address_MEM[1], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux76~0\, INST_MEMORY_CONTROL|Mux76~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[1]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_address[1]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[1]\, INST_MEMORY_CONTROL|o_MC_RAM_address[1], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[3]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[3], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[4]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[4], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[1]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[1]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[1]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[1], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~19\, INST_DATA_RAM|MEMORY~19, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux55~0\, INST_instruction_decoder|Mux55~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[2]\, INST_instruction_decoder|o_Address_MEM[2], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[2]\, INST_MEMORY_CONTROL|o_MC_RAM_address[2], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux75~0\, INST_MEMORY_CONTROL|Mux75~0, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[6]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[6], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux54~0\, INST_instruction_decoder|Mux54~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[3]\, INST_instruction_decoder|o_Address_MEM[3], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux74~1\, INST_MEMORY_CONTROL|Mux74~1, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[3]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_address[3]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[3]\, INST_MEMORY_CONTROL|o_MC_RAM_address[3], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[7]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[7], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[8]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[8], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[5]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[5]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[5]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[5], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~20\, INST_DATA_RAM|MEMORY~20, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[4]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_address[4]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[4]\, INST_MEMORY_CONTROL|o_MC_RAM_address[4], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux53~0\, INST_instruction_decoder|Mux53~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[4]\, INST_instruction_decoder|o_Address_MEM[4], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux73~0\, INST_MEMORY_CONTROL|Mux73~0, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[10]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[10], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[9]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[9], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_address[5]\, INST_MEMORY_CONTROL|o_MC_RAM_address[5], cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux52~0\, INST_instruction_decoder|Mux52~0, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_MEM[5]\, INST_instruction_decoder|o_Address_MEM[5], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux72~0\, INST_MEMORY_CONTROL|Mux72~0, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[12]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[12], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[11]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[11]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[11]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[11], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~21\, INST_DATA_RAM|MEMORY~21, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~23\, INST_DATA_RAM|MEMORY~23, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~25\, INST_DATA_RAM|MEMORY~25, cpu_core, 1
instance = comp, \INST_data_bus|o_MEMORY[3]~3\, INST_data_bus|o_MEMORY[3]~3, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[4]~0\, INST_MEMORY_CONTROL|o_MC_RAM_data[4]~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[3]\, INST_MEMORY_CONTROL|o_MC_RAM_data[3], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[27]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[27], cpu_core, 1
instance = comp, \i_MC_I2C_data[0]~input\, i_MC_I2C_data[0]~input, cpu_core, 1
instance = comp, \i_MC_GPIO_data[0]~input\, i_MC_GPIO_data[0]~input, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[0]~0\, INST_MEMORY_CONTROL|o_MC_MUX_data[0]~0, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[22]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[22]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[22]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[22], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[21]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[21]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[21]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[21], cpu_core, 1
instance = comp, \i_MC_I2C_data[1]~input\, i_MC_I2C_data[1]~input, cpu_core, 1
instance = comp, \i_MC_GPIO_data[1]~input\, i_MC_GPIO_data[1]~input, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[1]~1\, INST_MEMORY_CONTROL|o_MC_MUX_data[1]~1, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[24]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[24]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[24]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[24], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[23]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[23]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[23]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[23], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[22]~feeder\, INST_InstrucReg|r_register[22]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[22]\, INST_InstrucReg|r_register[22], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_A[4]~feeder\, INST_instruction_decoder|o_REGISTER_A[4]~feeder, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_A[4]\, INST_instruction_decoder|o_REGISTER_A[4], cpu_core, 1
instance = comp, \i_MC_GPIO_data[2]~input\, i_MC_GPIO_data[2]~input, cpu_core, 1
instance = comp, \i_MC_I2C_data[2]~input\, i_MC_I2C_data[2]~input, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[2]~2\, INST_MEMORY_CONTROL|o_MC_MUX_data[2]~2, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[25]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[25]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[25]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[25], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[26]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[26]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[26]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[26], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_IMM_enable\, INST_instruction_decoder|o_IMM_enable, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_B[4]\, INST_instruction_decoder|o_REGISTER_B[4], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_B[2]\, INST_instruction_decoder|o_REGISTER_B[2], cpu_core, 1
instance = comp, \i_MC_I2C_data[4]~input\, i_MC_I2C_data[4]~input, cpu_core, 1
instance = comp, \i_MC_GPIO_data[4]~input\, i_MC_GPIO_data[4]~input, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[4]~4\, INST_MEMORY_CONTROL|o_MC_MUX_data[4]~4, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[30]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[30]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[30]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[30], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[29]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[29]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[29]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[29], cpu_core, 1
instance = comp, \i_MC_GPIO_data[5]~input\, i_MC_GPIO_data[5]~input, cpu_core, 1
instance = comp, \i_MC_I2C_data[5]~input\, i_MC_I2C_data[5]~input, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[5]~5\, INST_MEMORY_CONTROL|o_MC_MUX_data[5]~5, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[31]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[31]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[31]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[31], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[32]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[32]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[32]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[32], cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~17\, INST_ALU|r_ALU_Result[5]~17, cpu_core, 1
instance = comp, \i_MC_I2C_data[6]~input\, i_MC_I2C_data[6]~input, cpu_core, 1
instance = comp, \i_MC_GPIO_data[6]~input\, i_MC_GPIO_data[6]~input, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~6\, INST_MEMORY_CONTROL|o_MC_MUX_data[6]~6, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[33]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[33], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[34]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[34]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[34]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[34], cpu_core, 1
instance = comp, \i_MC_GPIO_data[7]~input\, i_MC_GPIO_data[7]~input, cpu_core, 1
instance = comp, \i_MC_I2C_data[7]~input\, i_MC_I2C_data[7]~input, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[7]~7\, INST_MEMORY_CONTROL|o_MC_MUX_data[7]~7, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[36]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[36]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[36]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[36], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[35]~feeder\, INST_DATA_RAM|MEMORY_rtl_0_bypass[35]~feeder, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0_bypass[35]\, INST_DATA_RAM|MEMORY_rtl_0_bypass[35], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0\, INST_DATA_RAM|MEMORY_rtl_0|auto_generated|ram_block1a0, cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~33\, INST_DATA_RAM|MEMORY~33, cpu_core, 1
instance = comp, \INST_DATA_RAM|o_RAM_MC_data[7]\, INST_DATA_RAM|o_RAM_MC_data[7], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~8\, INST_MEMORY_CONTROL|o_MC_MUX_data[6]~8, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[6]~9\, INST_MEMORY_CONTROL|o_MC_MUX_data[6]~9, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[7]\, INST_MEMORY_CONTROL|o_MC_MUX_data[7], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~36\, INST_GPR|r_REGISTER~36, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[15][7]~feeder\, INST_GPR|r_REGISTER[15][7]~feeder, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux1~1\, INST_instruction_decoder|Mux1~1, cpu_core, 1
instance = comp, \INST_instruction_decoder|Mux1~2\, INST_instruction_decoder|Mux1~2, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_C_WRITE_ENABLE\, INST_instruction_decoder|o_REGISTER_C_WRITE_ENABLE, cpu_core, 1
instance = comp, \mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\, mega_prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[27]\, INST_InstrucReg|r_register[27], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_C[4]\, INST_instruction_decoder|o_REGISTER_C[4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[6][7]~19\, INST_GPR|r_REGISTER[6][7]~19, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[24]~feeder\, INST_InstrucReg|r_register[24]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[24]\, INST_InstrucReg|r_register[24], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_C[1]\, INST_instruction_decoder|o_REGISTER_C[1], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[25]~feeder\, INST_InstrucReg|r_register[25]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[25]\, INST_InstrucReg|r_register[25], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_C[2]\, INST_instruction_decoder|o_REGISTER_C[2], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[26]~feeder\, INST_InstrucReg|r_register[26]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[26]\, INST_InstrucReg|r_register[26], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_C[3]\, INST_instruction_decoder|o_REGISTER_C[3], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[23]~feeder\, INST_InstrucReg|r_register[23]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[23]\, INST_InstrucReg|r_register[23], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_C[0]\, INST_instruction_decoder|o_REGISTER_C[0], cpu_core, 1
instance = comp, \INST_GPR|Decoder0~15\, INST_GPR|Decoder0~15, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[15][7]~35\, INST_GPR|r_REGISTER[15][7]~35, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[15][7]\, INST_GPR|r_REGISTER[15][7], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[18]~feeder\, INST_InstrucReg|r_register[18]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[18]\, INST_InstrucReg|r_register[18], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_A[0]\, INST_instruction_decoder|o_REGISTER_A[0], cpu_core, 1
instance = comp, \INST_GPR|Decoder0~3\, INST_GPR|Decoder0~3, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[13][7]~33\, INST_GPR|r_REGISTER[13][7]~33, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[13][7]\, INST_GPR|r_REGISTER[13][7], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[14][7]~feeder\, INST_GPR|r_REGISTER[14][7]~feeder, cpu_core, 1
instance = comp, \INST_GPR|Decoder0~7\, INST_GPR|Decoder0~7, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[14][7]~32\, INST_GPR|r_REGISTER[14][7]~32, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[14][7]\, INST_GPR|r_REGISTER[14][7], cpu_core, 1
instance = comp, \INST_GPR|Decoder0~11\, INST_GPR|Decoder0~11, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[12][7]~34\, INST_GPR|r_REGISTER[12][7]~34, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[12][7]\, INST_GPR|r_REGISTER[12][7], cpu_core, 1
instance = comp, \INST_GPR|Mux0~17\, INST_GPR|Mux0~17, cpu_core, 1
instance = comp, \INST_GPR|Mux0~18\, INST_GPR|Mux0~18, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[10][7]~feeder\, INST_GPR|r_REGISTER[10][7]~feeder, cpu_core, 1
instance = comp, \INST_GPR|Decoder0~4\, INST_GPR|Decoder0~4, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[10][7]~25\, INST_GPR|r_REGISTER[10][7]~25, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[10][7]\, INST_GPR|r_REGISTER[10][7], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[11][7]~feeder\, INST_GPR|r_REGISTER[11][7]~feeder, cpu_core, 1
instance = comp, \INST_GPR|Decoder0~13\, INST_GPR|Decoder0~13, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[11][7]~27\, INST_GPR|r_REGISTER[11][7]~27, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[11][7]\, INST_GPR|r_REGISTER[11][7], cpu_core, 1
instance = comp, \INST_GPR|Decoder0~1\, INST_GPR|Decoder0~1, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[9][7]~24\, INST_GPR|r_REGISTER[9][7]~24, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[9][7]\, INST_GPR|r_REGISTER[9][7], cpu_core, 1
instance = comp, \INST_GPR|Decoder0~8\, INST_GPR|Decoder0~8, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[8][7]~26\, INST_GPR|r_REGISTER[8][7]~26, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[8][7]\, INST_GPR|r_REGISTER[8][7], cpu_core, 1
instance = comp, \INST_GPR|Mux0~10\, INST_GPR|Mux0~10, cpu_core, 1
instance = comp, \INST_GPR|Mux0~11\, INST_GPR|Mux0~11, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[3][7]~feeder\, INST_GPR|r_REGISTER[3][7]~feeder, cpu_core, 1
instance = comp, \INST_GPR|Decoder0~14\, INST_GPR|Decoder0~14, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[3][7]~31\, INST_GPR|r_REGISTER[3][7]~31, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[3][7]\, INST_GPR|r_REGISTER[3][7], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[2][7]~feeder\, INST_GPR|r_REGISTER[2][7]~feeder, cpu_core, 1
instance = comp, \INST_GPR|Decoder0~6\, INST_GPR|Decoder0~6, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[2][7]~29\, INST_GPR|r_REGISTER[2][7]~29, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[2][7]\, INST_GPR|r_REGISTER[2][7], cpu_core, 1
instance = comp, \INST_GPR|Decoder0~2\, INST_GPR|Decoder0~2, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[1][7]~28\, INST_GPR|r_REGISTER[1][7]~28, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[1][7]\, INST_GPR|r_REGISTER[1][7], cpu_core, 1
instance = comp, \INST_GPR|Decoder0~10\, INST_GPR|Decoder0~10, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[0][7]~30\, INST_GPR|r_REGISTER[0][7]~30, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[0][7]\, INST_GPR|r_REGISTER[0][7], cpu_core, 1
instance = comp, \INST_GPR|Mux0~14\, INST_GPR|Mux0~14, cpu_core, 1
instance = comp, \INST_GPR|Mux0~15\, INST_GPR|Mux0~15, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[5][7]~feeder\, INST_GPR|r_REGISTER[5][7]~feeder, cpu_core, 1
instance = comp, \INST_GPR|Decoder0~0\, INST_GPR|Decoder0~0, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[5][7]~21\, INST_GPR|r_REGISTER[5][7]~21, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[5][7]\, INST_GPR|r_REGISTER[5][7], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[6][7]~feeder\, INST_GPR|r_REGISTER[6][7]~feeder, cpu_core, 1
instance = comp, \INST_GPR|Decoder0~5\, INST_GPR|Decoder0~5, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[6][7]~20\, INST_GPR|r_REGISTER[6][7]~20, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[6][7]\, INST_GPR|r_REGISTER[6][7], cpu_core, 1
instance = comp, \INST_GPR|Decoder0~9\, INST_GPR|Decoder0~9, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[4][7]~22\, INST_GPR|r_REGISTER[4][7]~22, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[4][7]\, INST_GPR|r_REGISTER[4][7], cpu_core, 1
instance = comp, \INST_GPR|Mux0~12\, INST_GPR|Mux0~12, cpu_core, 1
instance = comp, \INST_GPR|Decoder0~12\, INST_GPR|Decoder0~12, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[7][7]~23\, INST_GPR|r_REGISTER[7][7]~23, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[7][7]\, INST_GPR|r_REGISTER[7][7], cpu_core, 1
instance = comp, \INST_GPR|Mux0~13\, INST_GPR|Mux0~13, cpu_core, 1
instance = comp, \INST_GPR|Mux0~16\, INST_GPR|Mux0~16, cpu_core, 1
instance = comp, \INST_GPR|Mux0~19\, INST_GPR|Mux0~19, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[21][7]~2\, INST_GPR|r_REGISTER[21][7]~2, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[30][7]~10\, INST_GPR|r_REGISTER[30][7]~10, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[30][7]\, INST_GPR|r_REGISTER[30][7], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[22][7]~feeder\, INST_GPR|r_REGISTER[22][7]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[22][7]~8\, INST_GPR|r_REGISTER[22][7]~8, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[22][7]\, INST_GPR|r_REGISTER[22][7], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[26][7]~feeder\, INST_GPR|r_REGISTER[26][7]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[26][7]~7\, INST_GPR|r_REGISTER[26][7]~7, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[26][7]\, INST_GPR|r_REGISTER[26][7], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[18][7]~9\, INST_GPR|r_REGISTER[18][7]~9, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[18][7]\, INST_GPR|r_REGISTER[18][7], cpu_core, 1
instance = comp, \INST_GPR|Mux0~0\, INST_GPR|Mux0~0, cpu_core, 1
instance = comp, \INST_GPR|Mux0~1\, INST_GPR|Mux0~1, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[31][7]~feeder\, INST_GPR|r_REGISTER[31][7]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[31][7]~18\, INST_GPR|r_REGISTER[31][7]~18, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[31][7]\, INST_GPR|r_REGISTER[31][7], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[27][7]~16\, INST_GPR|r_REGISTER[27][7]~16, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[27][7]\, INST_GPR|r_REGISTER[27][7], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[23][7]~feeder\, INST_GPR|r_REGISTER[23][7]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[23][7]~15\, INST_GPR|r_REGISTER[23][7]~15, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[23][7]\, INST_GPR|r_REGISTER[23][7], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[19][7]~17\, INST_GPR|r_REGISTER[19][7]~17, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[19][7]\, INST_GPR|r_REGISTER[19][7], cpu_core, 1
instance = comp, \INST_GPR|Mux0~7\, INST_GPR|Mux0~7, cpu_core, 1
instance = comp, \INST_GPR|Mux0~8\, INST_GPR|Mux0~8, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[17][7]~5\, INST_GPR|r_REGISTER[17][7]~5, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[17][7]\, INST_GPR|r_REGISTER[17][7], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[21][7]~3\, INST_GPR|r_REGISTER[21][7]~3, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[21][7]\, INST_GPR|r_REGISTER[21][7], cpu_core, 1
instance = comp, \INST_GPR|Mux0~2\, INST_GPR|Mux0~2, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[25][7]~4\, INST_GPR|r_REGISTER[25][7]~4, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[25][7]\, INST_GPR|r_REGISTER[25][7], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[29][7]~6\, INST_GPR|r_REGISTER[29][7]~6, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[29][7]\, INST_GPR|r_REGISTER[29][7], cpu_core, 1
instance = comp, \INST_GPR|Mux0~3\, INST_GPR|Mux0~3, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[24][7]~11\, INST_GPR|r_REGISTER[24][7]~11, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[24][7]\, INST_GPR|r_REGISTER[24][7], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[16][7]~13\, INST_GPR|r_REGISTER[16][7]~13, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[16][7]\, INST_GPR|r_REGISTER[16][7], cpu_core, 1
instance = comp, \INST_GPR|Mux0~4\, INST_GPR|Mux0~4, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[28][7]~14\, INST_GPR|r_REGISTER[28][7]~14, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[28][7]\, INST_GPR|r_REGISTER[28][7], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[20][7]~12\, INST_GPR|r_REGISTER[20][7]~12, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[20][7]\, INST_GPR|r_REGISTER[20][7], cpu_core, 1
instance = comp, \INST_GPR|Mux0~5\, INST_GPR|Mux0~5, cpu_core, 1
instance = comp, \INST_GPR|Mux0~6\, INST_GPR|Mux0~6, cpu_core, 1
instance = comp, \INST_GPR|Mux0~9\, INST_GPR|Mux0~9, cpu_core, 1
instance = comp, \INST_GPR|Mux0~20\, INST_GPR|Mux0~20, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_A[7]\, INST_GPR|o_GPR_ALU_data_A[7], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_B[3]\, INST_instruction_decoder|o_REGISTER_B[3], cpu_core, 1
instance = comp, \INST_GPR|Mux8~7\, INST_GPR|Mux8~7, cpu_core, 1
instance = comp, \INST_GPR|Mux8~8\, INST_GPR|Mux8~8, cpu_core, 1
instance = comp, \INST_GPR|Mux8~0\, INST_GPR|Mux8~0, cpu_core, 1
instance = comp, \INST_GPR|Mux8~1\, INST_GPR|Mux8~1, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[14]~feeder\, INST_InstrucReg|r_register[14]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[14]\, INST_InstrucReg|r_register[14], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_B[1]\, INST_instruction_decoder|o_REGISTER_B[1], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[13]~feeder\, INST_InstrucReg|r_register[13]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[13]\, INST_InstrucReg|r_register[13], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_REGISTER_B[0]\, INST_instruction_decoder|o_REGISTER_B[0], cpu_core, 1
instance = comp, \INST_GPR|Mux8~2\, INST_GPR|Mux8~2, cpu_core, 1
instance = comp, \INST_GPR|Mux8~3\, INST_GPR|Mux8~3, cpu_core, 1
instance = comp, \INST_GPR|Mux8~4\, INST_GPR|Mux8~4, cpu_core, 1
instance = comp, \INST_GPR|Mux8~5\, INST_GPR|Mux8~5, cpu_core, 1
instance = comp, \INST_GPR|Mux8~6\, INST_GPR|Mux8~6, cpu_core, 1
instance = comp, \INST_GPR|Mux8~9\, INST_GPR|Mux8~9, cpu_core, 1
instance = comp, \INST_GPR|Mux8~17\, INST_GPR|Mux8~17, cpu_core, 1
instance = comp, \INST_GPR|Mux8~18\, INST_GPR|Mux8~18, cpu_core, 1
instance = comp, \INST_GPR|Mux8~10\, INST_GPR|Mux8~10, cpu_core, 1
instance = comp, \INST_GPR|Mux8~11\, INST_GPR|Mux8~11, cpu_core, 1
instance = comp, \INST_GPR|Mux8~12\, INST_GPR|Mux8~12, cpu_core, 1
instance = comp, \INST_GPR|Mux8~13\, INST_GPR|Mux8~13, cpu_core, 1
instance = comp, \INST_GPR|Mux8~14\, INST_GPR|Mux8~14, cpu_core, 1
instance = comp, \INST_GPR|Mux8~15\, INST_GPR|Mux8~15, cpu_core, 1
instance = comp, \INST_GPR|Mux8~16\, INST_GPR|Mux8~16, cpu_core, 1
instance = comp, \INST_GPR|Mux8~19\, INST_GPR|Mux8~19, cpu_core, 1
instance = comp, \INST_GPR|Mux8~20\, INST_GPR|Mux8~20, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_B[7]\, INST_GPR|o_GPR_ALU_data_B[7], cpu_core, 1
instance = comp, \INST_B_imm_multiplexer|o_DATA[7]~1\, INST_B_imm_multiplexer|o_DATA[7]~1, cpu_core, 1
instance = comp, \INST_ALU|Mux0~10\, INST_ALU|Mux0~10, cpu_core, 1
instance = comp, \INST_ALU|Mux0~11\, INST_ALU|Mux0~11, cpu_core, 1
instance = comp, \INST_ALU|Mux0~2\, INST_ALU|Mux0~2, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~1\, INST_GPR|r_REGISTER~1, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[6][0]~feeder\, INST_GPR|r_REGISTER[6][0]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[6][0]\, INST_GPR|r_REGISTER[6][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[7][0]~feeder\, INST_GPR|r_REGISTER[7][0]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[7][0]\, INST_GPR|r_REGISTER[7][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[5][0]~feeder\, INST_GPR|r_REGISTER[5][0]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[5][0]\, INST_GPR|r_REGISTER[5][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[4][0]~feeder\, INST_GPR|r_REGISTER[4][0]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[4][0]\, INST_GPR|r_REGISTER[4][0], cpu_core, 1
instance = comp, \INST_GPR|Mux7~10\, INST_GPR|Mux7~10, cpu_core, 1
instance = comp, \INST_GPR|Mux7~11\, INST_GPR|Mux7~11, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[14][0]~feeder\, INST_GPR|r_REGISTER[14][0]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[14][0]\, INST_GPR|r_REGISTER[14][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[15][0]~feeder\, INST_GPR|r_REGISTER[15][0]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[15][0]\, INST_GPR|r_REGISTER[15][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[12][0]\, INST_GPR|r_REGISTER[12][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[13][0]\, INST_GPR|r_REGISTER[13][0], cpu_core, 1
instance = comp, \INST_GPR|Mux7~17\, INST_GPR|Mux7~17, cpu_core, 1
instance = comp, \INST_GPR|Mux7~18\, INST_GPR|Mux7~18, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[9][0]~feeder\, INST_GPR|r_REGISTER[9][0]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[9][0]\, INST_GPR|r_REGISTER[9][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[11][0]~feeder\, INST_GPR|r_REGISTER[11][0]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[11][0]\, INST_GPR|r_REGISTER[11][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[10][0]\, INST_GPR|r_REGISTER[10][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[8][0]\, INST_GPR|r_REGISTER[8][0], cpu_core, 1
instance = comp, \INST_GPR|Mux7~12\, INST_GPR|Mux7~12, cpu_core, 1
instance = comp, \INST_GPR|Mux7~13\, INST_GPR|Mux7~13, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[3][0]\, INST_GPR|r_REGISTER[3][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[2][0]~feeder\, INST_GPR|r_REGISTER[2][0]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[2][0]\, INST_GPR|r_REGISTER[2][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[0][0]\, INST_GPR|r_REGISTER[0][0], cpu_core, 1
instance = comp, \INST_GPR|Mux7~14\, INST_GPR|Mux7~14, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[1][0]~feeder\, INST_GPR|r_REGISTER[1][0]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[1][0]\, INST_GPR|r_REGISTER[1][0], cpu_core, 1
instance = comp, \INST_GPR|Mux7~15\, INST_GPR|Mux7~15, cpu_core, 1
instance = comp, \INST_GPR|Mux7~16\, INST_GPR|Mux7~16, cpu_core, 1
instance = comp, \INST_GPR|Mux7~19\, INST_GPR|Mux7~19, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[29][0]\, INST_GPR|r_REGISTER[29][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[21][0]\, INST_GPR|r_REGISTER[21][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[17][0]\, INST_GPR|r_REGISTER[17][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[25][0]\, INST_GPR|r_REGISTER[25][0], cpu_core, 1
instance = comp, \INST_GPR|Mux7~0\, INST_GPR|Mux7~0, cpu_core, 1
instance = comp, \INST_GPR|Mux7~1\, INST_GPR|Mux7~1, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[30][0]~feeder\, INST_GPR|r_REGISTER[30][0]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[30][0]\, INST_GPR|r_REGISTER[30][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[26][0]\, INST_GPR|r_REGISTER[26][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[22][0]~feeder\, INST_GPR|r_REGISTER[22][0]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[22][0]\, INST_GPR|r_REGISTER[22][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[18][0]\, INST_GPR|r_REGISTER[18][0], cpu_core, 1
instance = comp, \INST_GPR|Mux7~2\, INST_GPR|Mux7~2, cpu_core, 1
instance = comp, \INST_GPR|Mux7~3\, INST_GPR|Mux7~3, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[16][0]\, INST_GPR|r_REGISTER[16][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[20][0]~feeder\, INST_GPR|r_REGISTER[20][0]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[20][0]\, INST_GPR|r_REGISTER[20][0], cpu_core, 1
instance = comp, \INST_GPR|Mux7~4\, INST_GPR|Mux7~4, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[24][0]\, INST_GPR|r_REGISTER[24][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[28][0]\, INST_GPR|r_REGISTER[28][0], cpu_core, 1
instance = comp, \INST_GPR|Mux7~5\, INST_GPR|Mux7~5, cpu_core, 1
instance = comp, \INST_GPR|Mux7~6\, INST_GPR|Mux7~6, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[23][0]\, INST_GPR|r_REGISTER[23][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[31][0]~feeder\, INST_GPR|r_REGISTER[31][0]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[31][0]\, INST_GPR|r_REGISTER[31][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[27][0]~feeder\, INST_GPR|r_REGISTER[27][0]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[27][0]\, INST_GPR|r_REGISTER[27][0], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[19][0]\, INST_GPR|r_REGISTER[19][0], cpu_core, 1
instance = comp, \INST_GPR|Mux7~7\, INST_GPR|Mux7~7, cpu_core, 1
instance = comp, \INST_GPR|Mux7~8\, INST_GPR|Mux7~8, cpu_core, 1
instance = comp, \INST_GPR|Mux7~9\, INST_GPR|Mux7~9, cpu_core, 1
instance = comp, \INST_GPR|Mux7~20\, INST_GPR|Mux7~20, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_A[0]\, INST_GPR|o_GPR_ALU_data_A[0], cpu_core, 1
instance = comp, \INST_GPR|Mux15~14\, INST_GPR|Mux15~14, cpu_core, 1
instance = comp, \INST_GPR|Mux15~15\, INST_GPR|Mux15~15, cpu_core, 1
instance = comp, \INST_GPR|Mux15~12\, INST_GPR|Mux15~12, cpu_core, 1
instance = comp, \INST_GPR|Mux15~13\, INST_GPR|Mux15~13, cpu_core, 1
instance = comp, \INST_GPR|Mux15~16\, INST_GPR|Mux15~16, cpu_core, 1
instance = comp, \INST_GPR|Mux15~17\, INST_GPR|Mux15~17, cpu_core, 1
instance = comp, \INST_GPR|Mux15~18\, INST_GPR|Mux15~18, cpu_core, 1
instance = comp, \INST_GPR|Mux15~10\, INST_GPR|Mux15~10, cpu_core, 1
instance = comp, \INST_GPR|Mux15~11\, INST_GPR|Mux15~11, cpu_core, 1
instance = comp, \INST_GPR|Mux15~19\, INST_GPR|Mux15~19, cpu_core, 1
instance = comp, \INST_GPR|Mux15~2\, INST_GPR|Mux15~2, cpu_core, 1
instance = comp, \INST_GPR|Mux15~3\, INST_GPR|Mux15~3, cpu_core, 1
instance = comp, \INST_GPR|Mux15~4\, INST_GPR|Mux15~4, cpu_core, 1
instance = comp, \INST_GPR|Mux15~5\, INST_GPR|Mux15~5, cpu_core, 1
instance = comp, \INST_GPR|Mux15~6\, INST_GPR|Mux15~6, cpu_core, 1
instance = comp, \INST_GPR|Mux15~0\, INST_GPR|Mux15~0, cpu_core, 1
instance = comp, \INST_GPR|Mux15~1\, INST_GPR|Mux15~1, cpu_core, 1
instance = comp, \INST_GPR|Mux15~7\, INST_GPR|Mux15~7, cpu_core, 1
instance = comp, \INST_GPR|Mux15~8\, INST_GPR|Mux15~8, cpu_core, 1
instance = comp, \INST_GPR|Mux15~9\, INST_GPR|Mux15~9, cpu_core, 1
instance = comp, \INST_GPR|Mux15~20\, INST_GPR|Mux15~20, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_B[0]\, INST_GPR|o_GPR_ALU_data_B[0], cpu_core, 1
instance = comp, \INST_B_imm_multiplexer|o_DATA[0]~0\, INST_B_imm_multiplexer|o_DATA[0]~0, cpu_core, 1
instance = comp, \INST_ALU|Equal0~2\, INST_ALU|Equal0~2, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[10][5]~feeder\, INST_GPR|r_REGISTER[10][5]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[10][5]\, INST_GPR|r_REGISTER[10][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[11][5]~feeder\, INST_GPR|r_REGISTER[11][5]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[11][5]\, INST_GPR|r_REGISTER[11][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[8][5]\, INST_GPR|r_REGISTER[8][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[9][5]\, INST_GPR|r_REGISTER[9][5], cpu_core, 1
instance = comp, \INST_GPR|Mux10~10\, INST_GPR|Mux10~10, cpu_core, 1
instance = comp, \INST_GPR|Mux10~11\, INST_GPR|Mux10~11, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[14][5]\, INST_GPR|r_REGISTER[14][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[12][5]\, INST_GPR|r_REGISTER[12][5], cpu_core, 1
instance = comp, \INST_GPR|Mux10~17\, INST_GPR|Mux10~17, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[15][5]\, INST_GPR|r_REGISTER[15][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[13][5]\, INST_GPR|r_REGISTER[13][5], cpu_core, 1
instance = comp, \INST_GPR|Mux10~18\, INST_GPR|Mux10~18, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[3][5]\, INST_GPR|r_REGISTER[3][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[2][5]\, INST_GPR|r_REGISTER[2][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[0][5]\, INST_GPR|r_REGISTER[0][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[1][5]\, INST_GPR|r_REGISTER[1][5], cpu_core, 1
instance = comp, \INST_GPR|Mux10~14\, INST_GPR|Mux10~14, cpu_core, 1
instance = comp, \INST_GPR|Mux10~15\, INST_GPR|Mux10~15, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[7][5]~feeder\, INST_GPR|r_REGISTER[7][5]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[7][5]\, INST_GPR|r_REGISTER[7][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[4][5]~feeder\, INST_GPR|r_REGISTER[4][5]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[4][5]\, INST_GPR|r_REGISTER[4][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[6][5]\, INST_GPR|r_REGISTER[6][5], cpu_core, 1
instance = comp, \INST_GPR|Mux10~12\, INST_GPR|Mux10~12, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[5][5]~feeder\, INST_GPR|r_REGISTER[5][5]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[5][5]\, INST_GPR|r_REGISTER[5][5], cpu_core, 1
instance = comp, \INST_GPR|Mux10~13\, INST_GPR|Mux10~13, cpu_core, 1
instance = comp, \INST_GPR|Mux10~16\, INST_GPR|Mux10~16, cpu_core, 1
instance = comp, \INST_GPR|Mux10~19\, INST_GPR|Mux10~19, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[29][5]\, INST_GPR|r_REGISTER[29][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[25][5]\, INST_GPR|r_REGISTER[25][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[17][5]\, INST_GPR|r_REGISTER[17][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[21][5]\, INST_GPR|r_REGISTER[21][5], cpu_core, 1
instance = comp, \INST_GPR|Mux10~2\, INST_GPR|Mux10~2, cpu_core, 1
instance = comp, \INST_GPR|Mux10~3\, INST_GPR|Mux10~3, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[28][5]\, INST_GPR|r_REGISTER[28][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[20][5]\, INST_GPR|r_REGISTER[20][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[16][5]\, INST_GPR|r_REGISTER[16][5], cpu_core, 1
instance = comp, \INST_GPR|Mux10~4\, INST_GPR|Mux10~4, cpu_core, 1
instance = comp, \INST_GPR|Mux10~5\, INST_GPR|Mux10~5, cpu_core, 1
instance = comp, \INST_GPR|Mux10~6\, INST_GPR|Mux10~6, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[31][5]\, INST_GPR|r_REGISTER[31][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[27][5]\, INST_GPR|r_REGISTER[27][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[19][5]\, INST_GPR|r_REGISTER[19][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[23][5]\, INST_GPR|r_REGISTER[23][5], cpu_core, 1
instance = comp, \INST_GPR|Mux10~7\, INST_GPR|Mux10~7, cpu_core, 1
instance = comp, \INST_GPR|Mux10~8\, INST_GPR|Mux10~8, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[18][5]\, INST_GPR|r_REGISTER[18][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[26][5]\, INST_GPR|r_REGISTER[26][5], cpu_core, 1
instance = comp, \INST_GPR|Mux10~0\, INST_GPR|Mux10~0, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[30][5]\, INST_GPR|r_REGISTER[30][5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[22][5]~feeder\, INST_GPR|r_REGISTER[22][5]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[22][5]\, INST_GPR|r_REGISTER[22][5], cpu_core, 1
instance = comp, \INST_GPR|Mux10~1\, INST_GPR|Mux10~1, cpu_core, 1
instance = comp, \INST_GPR|Mux10~9\, INST_GPR|Mux10~9, cpu_core, 1
instance = comp, \INST_GPR|Mux10~20\, INST_GPR|Mux10~20, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_B[5]\, INST_GPR|o_GPR_ALU_data_B[5], cpu_core, 1
instance = comp, \INST_B_imm_multiplexer|o_DATA[5]~3\, INST_B_imm_multiplexer|o_DATA[5]~3, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[28][6]\, INST_GPR|r_REGISTER[28][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[24][6]\, INST_GPR|r_REGISTER[24][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[16][6]\, INST_GPR|r_REGISTER[16][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[20][6]\, INST_GPR|r_REGISTER[20][6], cpu_core, 1
instance = comp, \INST_GPR|Mux9~4\, INST_GPR|Mux9~4, cpu_core, 1
instance = comp, \INST_GPR|Mux9~5\, INST_GPR|Mux9~5, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[30][6]\, INST_GPR|r_REGISTER[30][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[22][6]~feeder\, INST_GPR|r_REGISTER[22][6]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[22][6]\, INST_GPR|r_REGISTER[22][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[18][6]\, INST_GPR|r_REGISTER[18][6], cpu_core, 1
instance = comp, \INST_GPR|Mux9~2\, INST_GPR|Mux9~2, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[26][6]~feeder\, INST_GPR|r_REGISTER[26][6]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[26][6]\, INST_GPR|r_REGISTER[26][6], cpu_core, 1
instance = comp, \INST_GPR|Mux9~3\, INST_GPR|Mux9~3, cpu_core, 1
instance = comp, \INST_GPR|Mux9~6\, INST_GPR|Mux9~6, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[21][6]\, INST_GPR|r_REGISTER[21][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[29][6]\, INST_GPR|r_REGISTER[29][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[17][6]\, INST_GPR|r_REGISTER[17][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[25][6]\, INST_GPR|r_REGISTER[25][6], cpu_core, 1
instance = comp, \INST_GPR|Mux9~0\, INST_GPR|Mux9~0, cpu_core, 1
instance = comp, \INST_GPR|Mux9~1\, INST_GPR|Mux9~1, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[27][6]\, INST_GPR|r_REGISTER[27][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[19][6]\, INST_GPR|r_REGISTER[19][6], cpu_core, 1
instance = comp, \INST_GPR|Mux9~7\, INST_GPR|Mux9~7, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[31][6]\, INST_GPR|r_REGISTER[31][6], cpu_core, 1
instance = comp, \INST_GPR|Mux9~8\, INST_GPR|Mux9~8, cpu_core, 1
instance = comp, \INST_GPR|Mux9~9\, INST_GPR|Mux9~9, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[14][6]~feeder\, INST_GPR|r_REGISTER[14][6]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[14][6]\, INST_GPR|r_REGISTER[14][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[15][6]\, INST_GPR|r_REGISTER[15][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[12][6]\, INST_GPR|r_REGISTER[12][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[13][6]\, INST_GPR|r_REGISTER[13][6], cpu_core, 1
instance = comp, \INST_GPR|Mux9~17\, INST_GPR|Mux9~17, cpu_core, 1
instance = comp, \INST_GPR|Mux9~18\, INST_GPR|Mux9~18, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[5][6]~feeder\, INST_GPR|r_REGISTER[5][6]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[5][6]\, INST_GPR|r_REGISTER[5][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[4][6]\, INST_GPR|r_REGISTER[4][6], cpu_core, 1
instance = comp, \INST_GPR|Mux9~10\, INST_GPR|Mux9~10, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[6][6]~feeder\, INST_GPR|r_REGISTER[6][6]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[6][6]\, INST_GPR|r_REGISTER[6][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[7][6]~feeder\, INST_GPR|r_REGISTER[7][6]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[7][6]\, INST_GPR|r_REGISTER[7][6], cpu_core, 1
instance = comp, \INST_GPR|Mux9~11\, INST_GPR|Mux9~11, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[3][6]\, INST_GPR|r_REGISTER[3][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[1][6]\, INST_GPR|r_REGISTER[1][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[0][6]\, INST_GPR|r_REGISTER[0][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[2][6]\, INST_GPR|r_REGISTER[2][6], cpu_core, 1
instance = comp, \INST_GPR|Mux9~14\, INST_GPR|Mux9~14, cpu_core, 1
instance = comp, \INST_GPR|Mux9~15\, INST_GPR|Mux9~15, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[11][6]~feeder\, INST_GPR|r_REGISTER[11][6]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[11][6]\, INST_GPR|r_REGISTER[11][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[10][6]\, INST_GPR|r_REGISTER[10][6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[8][6]\, INST_GPR|r_REGISTER[8][6], cpu_core, 1
instance = comp, \INST_GPR|Mux9~12\, INST_GPR|Mux9~12, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[9][6]\, INST_GPR|r_REGISTER[9][6], cpu_core, 1
instance = comp, \INST_GPR|Mux9~13\, INST_GPR|Mux9~13, cpu_core, 1
instance = comp, \INST_GPR|Mux9~16\, INST_GPR|Mux9~16, cpu_core, 1
instance = comp, \INST_GPR|Mux9~19\, INST_GPR|Mux9~19, cpu_core, 1
instance = comp, \INST_GPR|Mux9~20\, INST_GPR|Mux9~20, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_B[6]\, INST_GPR|o_GPR_ALU_data_B[6], cpu_core, 1
instance = comp, \INST_B_imm_multiplexer|o_DATA[6]~2\, INST_B_imm_multiplexer|o_DATA[6]~2, cpu_core, 1
instance = comp, \INST_ALU|Equal0~1\, INST_ALU|Equal0~1, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[14][2]~feeder\, INST_GPR|r_REGISTER[14][2]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[14][2]\, INST_GPR|r_REGISTER[14][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[12][2]\, INST_GPR|r_REGISTER[12][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[13][2]\, INST_GPR|r_REGISTER[13][2], cpu_core, 1
instance = comp, \INST_GPR|Mux13~17\, INST_GPR|Mux13~17, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[15][2]\, INST_GPR|r_REGISTER[15][2], cpu_core, 1
instance = comp, \INST_GPR|Mux13~18\, INST_GPR|Mux13~18, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[7][2]~feeder\, INST_GPR|r_REGISTER[7][2]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[7][2]\, INST_GPR|r_REGISTER[7][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[6][2]~feeder\, INST_GPR|r_REGISTER[6][2]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[6][2]\, INST_GPR|r_REGISTER[6][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[5][2]\, INST_GPR|r_REGISTER[5][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[4][2]\, INST_GPR|r_REGISTER[4][2], cpu_core, 1
instance = comp, \INST_GPR|Mux13~10\, INST_GPR|Mux13~10, cpu_core, 1
instance = comp, \INST_GPR|Mux13~11\, INST_GPR|Mux13~11, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[3][2]\, INST_GPR|r_REGISTER[3][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[1][2]\, INST_GPR|r_REGISTER[1][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[0][2]\, INST_GPR|r_REGISTER[0][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[2][2]~feeder\, INST_GPR|r_REGISTER[2][2]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[2][2]\, INST_GPR|r_REGISTER[2][2], cpu_core, 1
instance = comp, \INST_GPR|Mux13~14\, INST_GPR|Mux13~14, cpu_core, 1
instance = comp, \INST_GPR|Mux13~15\, INST_GPR|Mux13~15, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[10][2]\, INST_GPR|r_REGISTER[10][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[8][2]\, INST_GPR|r_REGISTER[8][2], cpu_core, 1
instance = comp, \INST_GPR|Mux13~12\, INST_GPR|Mux13~12, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[11][2]~feeder\, INST_GPR|r_REGISTER[11][2]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[11][2]\, INST_GPR|r_REGISTER[11][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[9][2]\, INST_GPR|r_REGISTER[9][2], cpu_core, 1
instance = comp, \INST_GPR|Mux13~13\, INST_GPR|Mux13~13, cpu_core, 1
instance = comp, \INST_GPR|Mux13~16\, INST_GPR|Mux13~16, cpu_core, 1
instance = comp, \INST_GPR|Mux13~19\, INST_GPR|Mux13~19, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[21][2]\, INST_GPR|r_REGISTER[21][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[29][2]\, INST_GPR|r_REGISTER[29][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[25][2]\, INST_GPR|r_REGISTER[25][2], cpu_core, 1
instance = comp, \INST_GPR|Mux13~0\, INST_GPR|Mux13~0, cpu_core, 1
instance = comp, \INST_GPR|Mux13~1\, INST_GPR|Mux13~1, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[31][2]~feeder\, INST_GPR|r_REGISTER[31][2]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[31][2]\, INST_GPR|r_REGISTER[31][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[23][2]\, INST_GPR|r_REGISTER[23][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[19][2]\, INST_GPR|r_REGISTER[19][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[27][2]\, INST_GPR|r_REGISTER[27][2], cpu_core, 1
instance = comp, \INST_GPR|Mux13~7\, INST_GPR|Mux13~7, cpu_core, 1
instance = comp, \INST_GPR|Mux13~8\, INST_GPR|Mux13~8, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[18][2]\, INST_GPR|r_REGISTER[18][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[22][2]~feeder\, INST_GPR|r_REGISTER[22][2]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[22][2]\, INST_GPR|r_REGISTER[22][2], cpu_core, 1
instance = comp, \INST_GPR|Mux13~2\, INST_GPR|Mux13~2, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[30][2]\, INST_GPR|r_REGISTER[30][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[26][2]~feeder\, INST_GPR|r_REGISTER[26][2]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[26][2]\, INST_GPR|r_REGISTER[26][2], cpu_core, 1
instance = comp, \INST_GPR|Mux13~3\, INST_GPR|Mux13~3, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[28][2]\, INST_GPR|r_REGISTER[28][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[24][2]\, INST_GPR|r_REGISTER[24][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[16][2]\, INST_GPR|r_REGISTER[16][2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[20][2]\, INST_GPR|r_REGISTER[20][2], cpu_core, 1
instance = comp, \INST_GPR|Mux13~4\, INST_GPR|Mux13~4, cpu_core, 1
instance = comp, \INST_GPR|Mux13~5\, INST_GPR|Mux13~5, cpu_core, 1
instance = comp, \INST_GPR|Mux13~6\, INST_GPR|Mux13~6, cpu_core, 1
instance = comp, \INST_GPR|Mux13~9\, INST_GPR|Mux13~9, cpu_core, 1
instance = comp, \INST_GPR|Mux13~20\, INST_GPR|Mux13~20, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_B[2]\, INST_GPR|o_GPR_ALU_data_B[2], cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result~6\, INST_ALU|r_ALU_Result~6, cpu_core, 1
instance = comp, \INST_B_imm_multiplexer|o_DATA[1]~7\, INST_B_imm_multiplexer|o_DATA[1]~7, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[31][1]~feeder\, INST_GPR|r_REGISTER[31][1]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[31][1]\, INST_GPR|r_REGISTER[31][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[27][1]~feeder\, INST_GPR|r_REGISTER[27][1]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[27][1]\, INST_GPR|r_REGISTER[27][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[23][1]\, INST_GPR|r_REGISTER[23][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[19][1]\, INST_GPR|r_REGISTER[19][1], cpu_core, 1
instance = comp, \INST_GPR|Mux6~7\, INST_GPR|Mux6~7, cpu_core, 1
instance = comp, \INST_GPR|Mux6~8\, INST_GPR|Mux6~8, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[30][1]~feeder\, INST_GPR|r_REGISTER[30][1]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[30][1]\, INST_GPR|r_REGISTER[30][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[22][1]\, INST_GPR|r_REGISTER[22][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[26][1]~feeder\, INST_GPR|r_REGISTER[26][1]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[26][1]\, INST_GPR|r_REGISTER[26][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[18][1]\, INST_GPR|r_REGISTER[18][1], cpu_core, 1
instance = comp, \INST_GPR|Mux6~0\, INST_GPR|Mux6~0, cpu_core, 1
instance = comp, \INST_GPR|Mux6~1\, INST_GPR|Mux6~1, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[24][1]~feeder\, INST_GPR|r_REGISTER[24][1]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[24][1]\, INST_GPR|r_REGISTER[24][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[16][1]\, INST_GPR|r_REGISTER[16][1], cpu_core, 1
instance = comp, \INST_GPR|Mux6~4\, INST_GPR|Mux6~4, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[28][1]\, INST_GPR|r_REGISTER[28][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[20][1]\, INST_GPR|r_REGISTER[20][1], cpu_core, 1
instance = comp, \INST_GPR|Mux6~5\, INST_GPR|Mux6~5, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[21][1]\, INST_GPR|r_REGISTER[21][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[17][1]\, INST_GPR|r_REGISTER[17][1], cpu_core, 1
instance = comp, \INST_GPR|Mux6~2\, INST_GPR|Mux6~2, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[25][1]\, INST_GPR|r_REGISTER[25][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[29][1]\, INST_GPR|r_REGISTER[29][1], cpu_core, 1
instance = comp, \INST_GPR|Mux6~3\, INST_GPR|Mux6~3, cpu_core, 1
instance = comp, \INST_GPR|Mux6~6\, INST_GPR|Mux6~6, cpu_core, 1
instance = comp, \INST_GPR|Mux6~9\, INST_GPR|Mux6~9, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[3][1]~feeder\, INST_GPR|r_REGISTER[3][1]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[3][1]\, INST_GPR|r_REGISTER[3][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[1][1]~feeder\, INST_GPR|r_REGISTER[1][1]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[1][1]\, INST_GPR|r_REGISTER[1][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[0][1]\, INST_GPR|r_REGISTER[0][1], cpu_core, 1
instance = comp, \INST_GPR|Mux6~14\, INST_GPR|Mux6~14, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[2][1]~feeder\, INST_GPR|r_REGISTER[2][1]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[2][1]\, INST_GPR|r_REGISTER[2][1], cpu_core, 1
instance = comp, \INST_GPR|Mux6~15\, INST_GPR|Mux6~15, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[7][1]~feeder\, INST_GPR|r_REGISTER[7][1]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[7][1]\, INST_GPR|r_REGISTER[7][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[5][1]~feeder\, INST_GPR|r_REGISTER[5][1]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[5][1]\, INST_GPR|r_REGISTER[5][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[4][1]\, INST_GPR|r_REGISTER[4][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[6][1]~feeder\, INST_GPR|r_REGISTER[6][1]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[6][1]\, INST_GPR|r_REGISTER[6][1], cpu_core, 1
instance = comp, \INST_GPR|Mux6~12\, INST_GPR|Mux6~12, cpu_core, 1
instance = comp, \INST_GPR|Mux6~13\, INST_GPR|Mux6~13, cpu_core, 1
instance = comp, \INST_GPR|Mux6~16\, INST_GPR|Mux6~16, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[13][1]~feeder\, INST_GPR|r_REGISTER[13][1]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[13][1]\, INST_GPR|r_REGISTER[13][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[14][1]\, INST_GPR|r_REGISTER[14][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[12][1]\, INST_GPR|r_REGISTER[12][1], cpu_core, 1
instance = comp, \INST_GPR|Mux6~17\, INST_GPR|Mux6~17, cpu_core, 1
instance = comp, \INST_GPR|Mux6~18\, INST_GPR|Mux6~18, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[11][1]~feeder\, INST_GPR|r_REGISTER[11][1]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[11][1]\, INST_GPR|r_REGISTER[11][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[10][1]~feeder\, INST_GPR|r_REGISTER[10][1]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[10][1]\, INST_GPR|r_REGISTER[10][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[8][1]\, INST_GPR|r_REGISTER[8][1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[9][1]~feeder\, INST_GPR|r_REGISTER[9][1]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[9][1]\, INST_GPR|r_REGISTER[9][1], cpu_core, 1
instance = comp, \INST_GPR|Mux6~10\, INST_GPR|Mux6~10, cpu_core, 1
instance = comp, \INST_GPR|Mux6~11\, INST_GPR|Mux6~11, cpu_core, 1
instance = comp, \INST_GPR|Mux6~19\, INST_GPR|Mux6~19, cpu_core, 1
instance = comp, \INST_GPR|Mux6~20\, INST_GPR|Mux6~20, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_A[1]\, INST_GPR|o_GPR_ALU_data_A[1], cpu_core, 1
instance = comp, \INST_ALU|Mux6~8\, INST_ALU|Mux6~8, cpu_core, 1
instance = comp, \INST_ALU|Mux6~9\, INST_ALU|Mux6~9, cpu_core, 1
instance = comp, \INST_B_imm_multiplexer|o_DATA[2]~6\, INST_B_imm_multiplexer|o_DATA[2]~6, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[19][4]\, INST_GPR|r_REGISTER[19][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[27][4]\, INST_GPR|r_REGISTER[27][4], cpu_core, 1
instance = comp, \INST_GPR|Mux3~7\, INST_GPR|Mux3~7, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[23][4]\, INST_GPR|r_REGISTER[23][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[31][4]~feeder\, INST_GPR|r_REGISTER[31][4]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[31][4]\, INST_GPR|r_REGISTER[31][4], cpu_core, 1
instance = comp, \INST_GPR|Mux3~8\, INST_GPR|Mux3~8, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[29][4]\, INST_GPR|r_REGISTER[29][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[21][4]\, INST_GPR|r_REGISTER[21][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[25][4]\, INST_GPR|r_REGISTER[25][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[17][4]\, INST_GPR|r_REGISTER[17][4], cpu_core, 1
instance = comp, \INST_GPR|Mux3~0\, INST_GPR|Mux3~0, cpu_core, 1
instance = comp, \INST_GPR|Mux3~1\, INST_GPR|Mux3~1, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[20][4]\, INST_GPR|r_REGISTER[20][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[16][4]\, INST_GPR|r_REGISTER[16][4], cpu_core, 1
instance = comp, \INST_GPR|Mux3~4\, INST_GPR|Mux3~4, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[28][4]\, INST_GPR|r_REGISTER[28][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[24][4]\, INST_GPR|r_REGISTER[24][4], cpu_core, 1
instance = comp, \INST_GPR|Mux3~5\, INST_GPR|Mux3~5, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[26][4]\, INST_GPR|r_REGISTER[26][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[30][4]\, INST_GPR|r_REGISTER[30][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[18][4]\, INST_GPR|r_REGISTER[18][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[22][4]\, INST_GPR|r_REGISTER[22][4], cpu_core, 1
instance = comp, \INST_GPR|Mux3~2\, INST_GPR|Mux3~2, cpu_core, 1
instance = comp, \INST_GPR|Mux3~3\, INST_GPR|Mux3~3, cpu_core, 1
instance = comp, \INST_GPR|Mux3~6\, INST_GPR|Mux3~6, cpu_core, 1
instance = comp, \INST_GPR|Mux3~9\, INST_GPR|Mux3~9, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[10][4]\, INST_GPR|r_REGISTER[10][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[8][4]\, INST_GPR|r_REGISTER[8][4], cpu_core, 1
instance = comp, \INST_GPR|Mux3~12\, INST_GPR|Mux3~12, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[11][4]~feeder\, INST_GPR|r_REGISTER[11][4]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[11][4]\, INST_GPR|r_REGISTER[11][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[9][4]\, INST_GPR|r_REGISTER[9][4], cpu_core, 1
instance = comp, \INST_GPR|Mux3~13\, INST_GPR|Mux3~13, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[1][4]\, INST_GPR|r_REGISTER[1][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[3][4]\, INST_GPR|r_REGISTER[3][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[0][4]\, INST_GPR|r_REGISTER[0][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[2][4]\, INST_GPR|r_REGISTER[2][4], cpu_core, 1
instance = comp, \INST_GPR|Mux3~14\, INST_GPR|Mux3~14, cpu_core, 1
instance = comp, \INST_GPR|Mux3~15\, INST_GPR|Mux3~15, cpu_core, 1
instance = comp, \INST_GPR|Mux3~16\, INST_GPR|Mux3~16, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[7][4]\, INST_GPR|r_REGISTER[7][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[6][4]\, INST_GPR|r_REGISTER[6][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[4][4]\, INST_GPR|r_REGISTER[4][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[5][4]~feeder\, INST_GPR|r_REGISTER[5][4]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[5][4]\, INST_GPR|r_REGISTER[5][4], cpu_core, 1
instance = comp, \INST_GPR|Mux3~10\, INST_GPR|Mux3~10, cpu_core, 1
instance = comp, \INST_GPR|Mux3~11\, INST_GPR|Mux3~11, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[14][4]\, INST_GPR|r_REGISTER[14][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[13][4]\, INST_GPR|r_REGISTER[13][4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[12][4]\, INST_GPR|r_REGISTER[12][4], cpu_core, 1
instance = comp, \INST_GPR|Mux3~17\, INST_GPR|Mux3~17, cpu_core, 1
instance = comp, \INST_GPR|Mux3~18\, INST_GPR|Mux3~18, cpu_core, 1
instance = comp, \INST_GPR|Mux3~19\, INST_GPR|Mux3~19, cpu_core, 1
instance = comp, \INST_GPR|Mux3~20\, INST_GPR|Mux3~20, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_A[4]\, INST_GPR|o_GPR_ALU_data_A[4], cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~7\, INST_ALU|ShiftRight0~7, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~4\, INST_ALU|ShiftRight0~4, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~8\, INST_ALU|ShiftRight0~8, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~0\, INST_ALU|ShiftRight0~0, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~9\, INST_ALU|ShiftRight0~9, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[10][3]~feeder\, INST_GPR|r_REGISTER[10][3]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[10][3]\, INST_GPR|r_REGISTER[10][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[11][3]~feeder\, INST_GPR|r_REGISTER[11][3]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[11][3]\, INST_GPR|r_REGISTER[11][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[8][3]\, INST_GPR|r_REGISTER[8][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[9][3]\, INST_GPR|r_REGISTER[9][3], cpu_core, 1
instance = comp, \INST_GPR|Mux12~10\, INST_GPR|Mux12~10, cpu_core, 1
instance = comp, \INST_GPR|Mux12~11\, INST_GPR|Mux12~11, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[0][3]\, INST_GPR|r_REGISTER[0][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[1][3]\, INST_GPR|r_REGISTER[1][3], cpu_core, 1
instance = comp, \INST_GPR|Mux12~14\, INST_GPR|Mux12~14, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[2][3]~feeder\, INST_GPR|r_REGISTER[2][3]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[2][3]\, INST_GPR|r_REGISTER[2][3], cpu_core, 1
instance = comp, \INST_GPR|Mux12~15\, INST_GPR|Mux12~15, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[5][3]\, INST_GPR|r_REGISTER[5][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[7][3]\, INST_GPR|r_REGISTER[7][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[4][3]\, INST_GPR|r_REGISTER[4][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[6][3]\, INST_GPR|r_REGISTER[6][3], cpu_core, 1
instance = comp, \INST_GPR|Mux12~12\, INST_GPR|Mux12~12, cpu_core, 1
instance = comp, \INST_GPR|Mux12~13\, INST_GPR|Mux12~13, cpu_core, 1
instance = comp, \INST_GPR|Mux12~16\, INST_GPR|Mux12~16, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[12][3]\, INST_GPR|r_REGISTER[12][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[14][3]\, INST_GPR|r_REGISTER[14][3], cpu_core, 1
instance = comp, \INST_GPR|Mux12~17\, INST_GPR|Mux12~17, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[15][3]\, INST_GPR|r_REGISTER[15][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[13][3]~feeder\, INST_GPR|r_REGISTER[13][3]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[13][3]\, INST_GPR|r_REGISTER[13][3], cpu_core, 1
instance = comp, \INST_GPR|Mux12~18\, INST_GPR|Mux12~18, cpu_core, 1
instance = comp, \INST_GPR|Mux12~19\, INST_GPR|Mux12~19, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[28][3]\, INST_GPR|r_REGISTER[28][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[20][3]\, INST_GPR|r_REGISTER[20][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[16][3]\, INST_GPR|r_REGISTER[16][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[24][3]\, INST_GPR|r_REGISTER[24][3], cpu_core, 1
instance = comp, \INST_GPR|Mux12~4\, INST_GPR|Mux12~4, cpu_core, 1
instance = comp, \INST_GPR|Mux12~5\, INST_GPR|Mux12~5, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[29][3]\, INST_GPR|r_REGISTER[29][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[25][3]\, INST_GPR|r_REGISTER[25][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[17][3]\, INST_GPR|r_REGISTER[17][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[21][3]\, INST_GPR|r_REGISTER[21][3], cpu_core, 1
instance = comp, \INST_GPR|Mux12~2\, INST_GPR|Mux12~2, cpu_core, 1
instance = comp, \INST_GPR|Mux12~3\, INST_GPR|Mux12~3, cpu_core, 1
instance = comp, \INST_GPR|Mux12~6\, INST_GPR|Mux12~6, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[31][3]~feeder\, INST_GPR|r_REGISTER[31][3]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[31][3]\, INST_GPR|r_REGISTER[31][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[27][3]~feeder\, INST_GPR|r_REGISTER[27][3]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[27][3]\, INST_GPR|r_REGISTER[27][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[19][3]\, INST_GPR|r_REGISTER[19][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[23][3]\, INST_GPR|r_REGISTER[23][3], cpu_core, 1
instance = comp, \INST_GPR|Mux12~7\, INST_GPR|Mux12~7, cpu_core, 1
instance = comp, \INST_GPR|Mux12~8\, INST_GPR|Mux12~8, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[22][3]~feeder\, INST_GPR|r_REGISTER[22][3]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[22][3]\, INST_GPR|r_REGISTER[22][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[30][3]\, INST_GPR|r_REGISTER[30][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[26][3]\, INST_GPR|r_REGISTER[26][3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[18][3]\, INST_GPR|r_REGISTER[18][3], cpu_core, 1
instance = comp, \INST_GPR|Mux12~0\, INST_GPR|Mux12~0, cpu_core, 1
instance = comp, \INST_GPR|Mux12~1\, INST_GPR|Mux12~1, cpu_core, 1
instance = comp, \INST_GPR|Mux12~9\, INST_GPR|Mux12~9, cpu_core, 1
instance = comp, \INST_GPR|Mux12~20\, INST_GPR|Mux12~20, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_B[3]\, INST_GPR|o_GPR_ALU_data_B[3], cpu_core, 1
instance = comp, \INST_ALU|Equal2~2\, INST_ALU|Equal2~2, cpu_core, 1
instance = comp, \INST_ALU|Equal2~5\, INST_ALU|Equal2~5, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~10\, INST_ALU|ShiftRight0~10, cpu_core, 1
instance = comp, \INST_ALU|Mux6~0\, INST_ALU|Mux6~0, cpu_core, 1
instance = comp, \INST_ALU|Mux6~1\, INST_ALU|Mux6~1, cpu_core, 1
instance = comp, \INST_ALU|Mux6~3\, INST_ALU|Mux6~3, cpu_core, 1
instance = comp, \INST_ALU|Mux6~4\, INST_ALU|Mux6~4, cpu_core, 1
instance = comp, \INST_ALU|Mux6~5\, INST_ALU|Mux6~5, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft1~4\, INST_ALU|ShiftLeft1~4, cpu_core, 1
instance = comp, \INST_B_imm_multiplexer|o_DATA[3]~5\, INST_B_imm_multiplexer|o_DATA[3]~5, cpu_core, 1
instance = comp, \INST_ALU|Mux6~6\, INST_ALU|Mux6~6, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_carry\, INST_instruction_decoder|o_carry, cpu_core, 1
instance = comp, \INST_ALU|Add1~0\, INST_ALU|Add1~0, cpu_core, 1
instance = comp, \INST_ALU|Add1~2\, INST_ALU|Add1~2, cpu_core, 1
instance = comp, \INST_ALU|Mux6~7\, INST_ALU|Mux6~7, cpu_core, 1
instance = comp, \INST_ALU|Add0~8\, INST_ALU|Add0~8, cpu_core, 1
instance = comp, \INST_ALU|Add0~7\, INST_ALU|Add0~7, cpu_core, 1
instance = comp, \INST_ALU|Add0~2\, INST_ALU|Add0~2, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~4\, INST_ALU|r_ALU_Result[5]~4, cpu_core, 1
instance = comp, \INST_ALU|Mux10~0\, INST_ALU|Mux10~0, cpu_core, 1
instance = comp, \INST_ALU|Add0~0\, INST_ALU|Add0~0, cpu_core, 1
instance = comp, \INST_ALU|tmp[8]~1\, INST_ALU|tmp[8]~1, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~1\, INST_ALU|ShiftLeft0~1, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~2\, INST_ALU|ShiftLeft0~2, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~3\, INST_ALU|ShiftLeft0~3, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~0\, INST_ALU|ShiftLeft0~0, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft1~9\, INST_ALU|ShiftLeft1~9, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft1~10\, INST_ALU|ShiftLeft1~10, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft0~4\, INST_ALU|ShiftLeft0~4, cpu_core, 1
instance = comp, \INST_ALU|Add1~4\, INST_ALU|Add1~4, cpu_core, 1
instance = comp, \INST_ALU|Add1~6\, INST_ALU|Add1~6, cpu_core, 1
instance = comp, \INST_ALU|Add1~8\, INST_ALU|Add1~8, cpu_core, 1
instance = comp, \INST_ALU|Add1~10\, INST_ALU|Add1~10, cpu_core, 1
instance = comp, \INST_ALU|Add1~12\, INST_ALU|Add1~12, cpu_core, 1
instance = comp, \INST_ALU|Add1~14\, INST_ALU|Add1~14, cpu_core, 1
instance = comp, \INST_ALU|Add1~16\, INST_ALU|Add1~16, cpu_core, 1
instance = comp, \INST_ALU|tmp[8]~0\, INST_ALU|tmp[8]~0, cpu_core, 1
instance = comp, \INST_ALU|tmp[8]~2\, INST_ALU|tmp[8]~2, cpu_core, 1
instance = comp, \INST_ALU|tmp[8]\, INST_ALU|tmp[8], cpu_core, 1
instance = comp, \INST_ALU|Mux9~0\, INST_ALU|Mux9~0, cpu_core, 1
instance = comp, \INST_ALU|Mux9~1\, INST_ALU|Mux9~1, cpu_core, 1
instance = comp, \INST_ALU|Mux9~2\, INST_ALU|Mux9~2, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_carry_flag\, INST_ALU|r_ALU_carry_flag, cpu_core, 1
instance = comp, \INST_ALU|Add0~1\, INST_ALU|Add0~1, cpu_core, 1
instance = comp, \INST_ALU|Add0~4\, INST_ALU|Add0~4, cpu_core, 1
instance = comp, \INST_ALU|Add0~5\, INST_ALU|Add0~5, cpu_core, 1
instance = comp, \INST_ALU|Add0~9\, INST_ALU|Add0~9, cpu_core, 1
instance = comp, \INST_ALU|Mux6~2\, INST_ALU|Mux6~2, cpu_core, 1
instance = comp, \INST_ALU|Mux6~11\, INST_ALU|Mux6~11, cpu_core, 1
instance = comp, \INST_ALU|Mux6~12\, INST_ALU|Mux6~12, cpu_core, 1
instance = comp, \INST_ALU|Mux6~10\, INST_ALU|Mux6~10, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[1]\, INST_ALU|r_ALU_Result[1], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~42\, INST_GPR|r_REGISTER~42, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[15][1]\, INST_GPR|r_REGISTER[15][1], cpu_core, 1
instance = comp, \INST_GPR|Mux14~17\, INST_GPR|Mux14~17, cpu_core, 1
instance = comp, \INST_GPR|Mux14~18\, INST_GPR|Mux14~18, cpu_core, 1
instance = comp, \INST_GPR|Mux14~12\, INST_GPR|Mux14~12, cpu_core, 1
instance = comp, \INST_GPR|Mux14~13\, INST_GPR|Mux14~13, cpu_core, 1
instance = comp, \INST_GPR|Mux14~14\, INST_GPR|Mux14~14, cpu_core, 1
instance = comp, \INST_GPR|Mux14~15\, INST_GPR|Mux14~15, cpu_core, 1
instance = comp, \INST_GPR|Mux14~16\, INST_GPR|Mux14~16, cpu_core, 1
instance = comp, \INST_GPR|Mux14~10\, INST_GPR|Mux14~10, cpu_core, 1
instance = comp, \INST_GPR|Mux14~11\, INST_GPR|Mux14~11, cpu_core, 1
instance = comp, \INST_GPR|Mux14~19\, INST_GPR|Mux14~19, cpu_core, 1
instance = comp, \INST_GPR|Mux14~4\, INST_GPR|Mux14~4, cpu_core, 1
instance = comp, \INST_GPR|Mux14~5\, INST_GPR|Mux14~5, cpu_core, 1
instance = comp, \INST_GPR|Mux14~2\, INST_GPR|Mux14~2, cpu_core, 1
instance = comp, \INST_GPR|Mux14~3\, INST_GPR|Mux14~3, cpu_core, 1
instance = comp, \INST_GPR|Mux14~6\, INST_GPR|Mux14~6, cpu_core, 1
instance = comp, \INST_GPR|Mux14~0\, INST_GPR|Mux14~0, cpu_core, 1
instance = comp, \INST_GPR|Mux14~1\, INST_GPR|Mux14~1, cpu_core, 1
instance = comp, \INST_GPR|Mux14~7\, INST_GPR|Mux14~7, cpu_core, 1
instance = comp, \INST_GPR|Mux14~8\, INST_GPR|Mux14~8, cpu_core, 1
instance = comp, \INST_GPR|Mux14~9\, INST_GPR|Mux14~9, cpu_core, 1
instance = comp, \INST_GPR|Mux14~20\, INST_GPR|Mux14~20, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_B[1]\, INST_GPR|o_GPR_ALU_data_B[1], cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result~5\, INST_ALU|r_ALU_Result~5, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result~8\, INST_ALU|r_ALU_Result~8, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result~7\, INST_ALU|r_ALU_Result~7, cpu_core, 1
instance = comp, \INST_ALU|Equal0~0\, INST_ALU|Equal0~0, cpu_core, 1
instance = comp, \INST_ALU|Equal0~3\, INST_ALU|Equal0~3, cpu_core, 1
instance = comp, \INST_ALU|Mux0~3\, INST_ALU|Mux0~3, cpu_core, 1
instance = comp, \INST_ALU|Mux0~4\, INST_ALU|Mux0~4, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft1~8\, INST_ALU|ShiftLeft1~8, cpu_core, 1
instance = comp, \INST_ALU|Mux0~5\, INST_ALU|Mux0~5, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft1~7\, INST_ALU|ShiftLeft1~7, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft1~12\, INST_ALU|ShiftLeft1~12, cpu_core, 1
instance = comp, \INST_ALU|Mux0~6\, INST_ALU|Mux0~6, cpu_core, 1
instance = comp, \INST_ALU|Mux0~7\, INST_ALU|Mux0~7, cpu_core, 1
instance = comp, \INST_ALU|Mux0~8\, INST_ALU|Mux0~8, cpu_core, 1
instance = comp, \INST_ALU|Add0~31\, INST_ALU|Add0~31, cpu_core, 1
instance = comp, \INST_ALU|Add0~32\, INST_ALU|Add0~32, cpu_core, 1
instance = comp, \INST_ALU|Add0~27\, INST_ALU|Add0~27, cpu_core, 1
instance = comp, \INST_ALU|Add0~28\, INST_ALU|Add0~28, cpu_core, 1
instance = comp, \INST_ALU|Add0~24\, INST_ALU|Add0~24, cpu_core, 1
instance = comp, \INST_ALU|Add0~23\, INST_ALU|Add0~23, cpu_core, 1
instance = comp, \INST_ALU|Add0~19\, INST_ALU|Add0~19, cpu_core, 1
instance = comp, \INST_ALU|Add0~20\, INST_ALU|Add0~20, cpu_core, 1
instance = comp, \INST_ALU|Add0~15\, INST_ALU|Add0~15, cpu_core, 1
instance = comp, \INST_ALU|Add0~16\, INST_ALU|Add0~16, cpu_core, 1
instance = comp, \INST_ALU|Add0~11\, INST_ALU|Add0~11, cpu_core, 1
instance = comp, \INST_ALU|Add0~12\, INST_ALU|Add0~12, cpu_core, 1
instance = comp, \INST_ALU|Add0~13\, INST_ALU|Add0~13, cpu_core, 1
instance = comp, \INST_ALU|Add0~17\, INST_ALU|Add0~17, cpu_core, 1
instance = comp, \INST_ALU|Add0~21\, INST_ALU|Add0~21, cpu_core, 1
instance = comp, \INST_ALU|Add0~25\, INST_ALU|Add0~25, cpu_core, 1
instance = comp, \INST_ALU|Add0~29\, INST_ALU|Add0~29, cpu_core, 1
instance = comp, \INST_ALU|Add0~33\, INST_ALU|Add0~33, cpu_core, 1
instance = comp, \INST_ALU|Mux0~13\, INST_ALU|Mux0~13, cpu_core, 1
instance = comp, \INST_ALU|Mux0~14\, INST_ALU|Mux0~14, cpu_core, 1
instance = comp, \INST_ALU|Mux0~9\, INST_ALU|Mux0~9, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result~21\, INST_ALU|r_ALU_Result~21, cpu_core, 1
instance = comp, \INST_ALU|Equal2~3\, INST_ALU|Equal2~3, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~19\, INST_ALU|ShiftRight0~19, cpu_core, 1
instance = comp, \INST_ALU|Mux0~0\, INST_ALU|Mux0~0, cpu_core, 1
instance = comp, \INST_ALU|Mux0~1\, INST_ALU|Mux0~1, cpu_core, 1
instance = comp, \INST_ALU|Mux0~12\, INST_ALU|Mux0~12, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[7]\, INST_ALU|r_ALU_Result[7], cpu_core, 1
instance = comp, \INST_data_bus|o_MEMORY[7]~7\, INST_data_bus|o_MEMORY[7]~7, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[7]\, INST_MEMORY_CONTROL|o_MC_RAM_data[7], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~32\, INST_DATA_RAM|MEMORY~32, cpu_core, 1
instance = comp, \INST_DATA_RAM|o_RAM_MC_data[6]\, INST_DATA_RAM|o_RAM_MC_data[6], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[6]\, INST_MEMORY_CONTROL|o_MC_MUX_data[6], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~37\, INST_GPR|r_REGISTER~37, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[23][6]\, INST_GPR|r_REGISTER[23][6], cpu_core, 1
instance = comp, \INST_GPR|Mux1~7\, INST_GPR|Mux1~7, cpu_core, 1
instance = comp, \INST_GPR|Mux1~8\, INST_GPR|Mux1~8, cpu_core, 1
instance = comp, \INST_GPR|Mux1~0\, INST_GPR|Mux1~0, cpu_core, 1
instance = comp, \INST_GPR|Mux1~1\, INST_GPR|Mux1~1, cpu_core, 1
instance = comp, \INST_GPR|Mux1~4\, INST_GPR|Mux1~4, cpu_core, 1
instance = comp, \INST_GPR|Mux1~5\, INST_GPR|Mux1~5, cpu_core, 1
instance = comp, \INST_GPR|Mux1~2\, INST_GPR|Mux1~2, cpu_core, 1
instance = comp, \INST_GPR|Mux1~3\, INST_GPR|Mux1~3, cpu_core, 1
instance = comp, \INST_GPR|Mux1~6\, INST_GPR|Mux1~6, cpu_core, 1
instance = comp, \INST_GPR|Mux1~9\, INST_GPR|Mux1~9, cpu_core, 1
instance = comp, \INST_GPR|Mux1~10\, INST_GPR|Mux1~10, cpu_core, 1
instance = comp, \INST_GPR|Mux1~11\, INST_GPR|Mux1~11, cpu_core, 1
instance = comp, \INST_GPR|Mux1~17\, INST_GPR|Mux1~17, cpu_core, 1
instance = comp, \INST_GPR|Mux1~18\, INST_GPR|Mux1~18, cpu_core, 1
instance = comp, \INST_GPR|Mux1~14\, INST_GPR|Mux1~14, cpu_core, 1
instance = comp, \INST_GPR|Mux1~15\, INST_GPR|Mux1~15, cpu_core, 1
instance = comp, \INST_GPR|Mux1~12\, INST_GPR|Mux1~12, cpu_core, 1
instance = comp, \INST_GPR|Mux1~13\, INST_GPR|Mux1~13, cpu_core, 1
instance = comp, \INST_GPR|Mux1~16\, INST_GPR|Mux1~16, cpu_core, 1
instance = comp, \INST_GPR|Mux1~19\, INST_GPR|Mux1~19, cpu_core, 1
instance = comp, \INST_GPR|Mux1~20\, INST_GPR|Mux1~20, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_A[6]\, INST_GPR|o_GPR_ALU_data_A[6], cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~9\, INST_ALU|r_ALU_Result[5]~9, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~22\, INST_ALU|r_ALU_Result[5]~22, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~14\, INST_ALU|r_ALU_Result[5]~14, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~15\, INST_ALU|r_ALU_Result[5]~15, cpu_core, 1
instance = comp, \INST_ALU|Mux1~5\, INST_ALU|Mux1~5, cpu_core, 1
instance = comp, \INST_ALU|LessThan0~1\, INST_ALU|LessThan0~1, cpu_core, 1
instance = comp, \INST_ALU|LessThan0~3\, INST_ALU|LessThan0~3, cpu_core, 1
instance = comp, \INST_ALU|LessThan0~5\, INST_ALU|LessThan0~5, cpu_core, 1
instance = comp, \INST_ALU|LessThan0~7\, INST_ALU|LessThan0~7, cpu_core, 1
instance = comp, \INST_ALU|LessThan0~9\, INST_ALU|LessThan0~9, cpu_core, 1
instance = comp, \INST_ALU|LessThan0~11\, INST_ALU|LessThan0~11, cpu_core, 1
instance = comp, \INST_ALU|LessThan0~13\, INST_ALU|LessThan0~13, cpu_core, 1
instance = comp, \INST_ALU|LessThan0~14\, INST_ALU|LessThan0~14, cpu_core, 1
instance = comp, \INST_ALU|Mux1~6\, INST_ALU|Mux1~6, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result~20\, INST_ALU|r_ALU_Result~20, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~11\, INST_ALU|ShiftRight0~11, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~23\, INST_ALU|r_ALU_Result[5]~23, cpu_core, 1
instance = comp, \INST_ALU|Mux1~0\, INST_ALU|Mux1~0, cpu_core, 1
instance = comp, \INST_ALU|Mux1~1\, INST_ALU|Mux1~1, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~11\, INST_ALU|r_ALU_Result[5]~11, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft1~5\, INST_ALU|ShiftLeft1~5, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft1~6\, INST_ALU|ShiftLeft1~6, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~12\, INST_ALU|r_ALU_Result[5]~12, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~13\, INST_ALU|r_ALU_Result[5]~13, cpu_core, 1
instance = comp, \INST_ALU|Mux1~2\, INST_ALU|Mux1~2, cpu_core, 1
instance = comp, \INST_ALU|Mux1~3\, INST_ALU|Mux1~3, cpu_core, 1
instance = comp, \INST_ALU|Mux1~4\, INST_ALU|Mux1~4, cpu_core, 1
instance = comp, \INST_ALU|Mux1~7\, INST_ALU|Mux1~7, cpu_core, 1
instance = comp, \INST_ALU|Mux1~8\, INST_ALU|Mux1~8, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~18\, INST_ALU|r_ALU_Result[5]~18, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]~19\, INST_ALU|r_ALU_Result[5]~19, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[6]\, INST_ALU|r_ALU_Result[6], cpu_core, 1
instance = comp, \INST_data_bus|o_MEMORY[6]~6\, INST_data_bus|o_MEMORY[6]~6, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[6]\, INST_MEMORY_CONTROL|o_MC_RAM_data[6], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~31\, INST_DATA_RAM|MEMORY~31, cpu_core, 1
instance = comp, \INST_DATA_RAM|o_RAM_MC_data[5]\, INST_DATA_RAM|o_RAM_MC_data[5], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[5]\, INST_MEMORY_CONTROL|o_MC_MUX_data[5], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~38\, INST_GPR|r_REGISTER~38, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[24][5]\, INST_GPR|r_REGISTER[24][5], cpu_core, 1
instance = comp, \INST_GPR|Mux2~4\, INST_GPR|Mux2~4, cpu_core, 1
instance = comp, \INST_GPR|Mux2~5\, INST_GPR|Mux2~5, cpu_core, 1
instance = comp, \INST_GPR|Mux2~2\, INST_GPR|Mux2~2, cpu_core, 1
instance = comp, \INST_GPR|Mux2~3\, INST_GPR|Mux2~3, cpu_core, 1
instance = comp, \INST_GPR|Mux2~6\, INST_GPR|Mux2~6, cpu_core, 1
instance = comp, \INST_GPR|Mux2~0\, INST_GPR|Mux2~0, cpu_core, 1
instance = comp, \INST_GPR|Mux2~1\, INST_GPR|Mux2~1, cpu_core, 1
instance = comp, \INST_GPR|Mux2~7\, INST_GPR|Mux2~7, cpu_core, 1
instance = comp, \INST_GPR|Mux2~8\, INST_GPR|Mux2~8, cpu_core, 1
instance = comp, \INST_GPR|Mux2~9\, INST_GPR|Mux2~9, cpu_core, 1
instance = comp, \INST_GPR|Mux2~17\, INST_GPR|Mux2~17, cpu_core, 1
instance = comp, \INST_GPR|Mux2~18\, INST_GPR|Mux2~18, cpu_core, 1
instance = comp, \INST_GPR|Mux2~12\, INST_GPR|Mux2~12, cpu_core, 1
instance = comp, \INST_GPR|Mux2~13\, INST_GPR|Mux2~13, cpu_core, 1
instance = comp, \INST_GPR|Mux2~14\, INST_GPR|Mux2~14, cpu_core, 1
instance = comp, \INST_GPR|Mux2~15\, INST_GPR|Mux2~15, cpu_core, 1
instance = comp, \INST_GPR|Mux2~16\, INST_GPR|Mux2~16, cpu_core, 1
instance = comp, \INST_GPR|Mux2~10\, INST_GPR|Mux2~10, cpu_core, 1
instance = comp, \INST_GPR|Mux2~11\, INST_GPR|Mux2~11, cpu_core, 1
instance = comp, \INST_GPR|Mux2~19\, INST_GPR|Mux2~19, cpu_core, 1
instance = comp, \INST_GPR|Mux2~20\, INST_GPR|Mux2~20, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_A[5]\, INST_GPR|o_GPR_ALU_data_A[5], cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result~16\, INST_ALU|r_ALU_Result~16, cpu_core, 1
instance = comp, \INST_ALU|Mux2~5\, INST_ALU|Mux2~5, cpu_core, 1
instance = comp, \INST_ALU|LessThan1~1\, INST_ALU|LessThan1~1, cpu_core, 1
instance = comp, \INST_ALU|LessThan1~3\, INST_ALU|LessThan1~3, cpu_core, 1
instance = comp, \INST_ALU|LessThan1~5\, INST_ALU|LessThan1~5, cpu_core, 1
instance = comp, \INST_ALU|LessThan1~7\, INST_ALU|LessThan1~7, cpu_core, 1
instance = comp, \INST_ALU|LessThan1~9\, INST_ALU|LessThan1~9, cpu_core, 1
instance = comp, \INST_ALU|LessThan1~11\, INST_ALU|LessThan1~11, cpu_core, 1
instance = comp, \INST_ALU|LessThan1~13\, INST_ALU|LessThan1~13, cpu_core, 1
instance = comp, \INST_ALU|LessThan1~14\, INST_ALU|LessThan1~14, cpu_core, 1
instance = comp, \INST_ALU|Mux2~6\, INST_ALU|Mux2~6, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result~10\, INST_ALU|r_ALU_Result~10, cpu_core, 1
instance = comp, \INST_ALU|Mux2~0\, INST_ALU|Mux2~0, cpu_core, 1
instance = comp, \INST_ALU|Mux2~1\, INST_ALU|Mux2~1, cpu_core, 1
instance = comp, \INST_ALU|Mux2~2\, INST_ALU|Mux2~2, cpu_core, 1
instance = comp, \INST_ALU|Mux2~3\, INST_ALU|Mux2~3, cpu_core, 1
instance = comp, \INST_ALU|Mux2~4\, INST_ALU|Mux2~4, cpu_core, 1
instance = comp, \INST_ALU|Mux2~7\, INST_ALU|Mux2~7, cpu_core, 1
instance = comp, \INST_ALU|Mux2~8\, INST_ALU|Mux2~8, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[5]\, INST_ALU|r_ALU_Result[5], cpu_core, 1
instance = comp, \INST_data_bus|o_MEMORY[5]~5\, INST_data_bus|o_MEMORY[5]~5, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[5]\, INST_MEMORY_CONTROL|o_MC_RAM_data[5], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~30\, INST_DATA_RAM|MEMORY~30, cpu_core, 1
instance = comp, \INST_DATA_RAM|o_RAM_MC_data[4]\, INST_DATA_RAM|o_RAM_MC_data[4], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[4]\, INST_MEMORY_CONTROL|o_MC_MUX_data[4], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~39\, INST_GPR|r_REGISTER~39, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[15][4]\, INST_GPR|r_REGISTER[15][4], cpu_core, 1
instance = comp, \INST_GPR|Mux11~17\, INST_GPR|Mux11~17, cpu_core, 1
instance = comp, \INST_GPR|Mux11~18\, INST_GPR|Mux11~18, cpu_core, 1
instance = comp, \INST_GPR|Mux11~10\, INST_GPR|Mux11~10, cpu_core, 1
instance = comp, \INST_GPR|Mux11~11\, INST_GPR|Mux11~11, cpu_core, 1
instance = comp, \INST_GPR|Mux11~14\, INST_GPR|Mux11~14, cpu_core, 1
instance = comp, \INST_GPR|Mux11~15\, INST_GPR|Mux11~15, cpu_core, 1
instance = comp, \INST_GPR|Mux11~12\, INST_GPR|Mux11~12, cpu_core, 1
instance = comp, \INST_GPR|Mux11~13\, INST_GPR|Mux11~13, cpu_core, 1
instance = comp, \INST_GPR|Mux11~16\, INST_GPR|Mux11~16, cpu_core, 1
instance = comp, \INST_GPR|Mux11~19\, INST_GPR|Mux11~19, cpu_core, 1
instance = comp, \INST_GPR|Mux11~2\, INST_GPR|Mux11~2, cpu_core, 1
instance = comp, \INST_GPR|Mux11~3\, INST_GPR|Mux11~3, cpu_core, 1
instance = comp, \INST_GPR|Mux11~4\, INST_GPR|Mux11~4, cpu_core, 1
instance = comp, \INST_GPR|Mux11~5\, INST_GPR|Mux11~5, cpu_core, 1
instance = comp, \INST_GPR|Mux11~6\, INST_GPR|Mux11~6, cpu_core, 1
instance = comp, \INST_GPR|Mux11~0\, INST_GPR|Mux11~0, cpu_core, 1
instance = comp, \INST_GPR|Mux11~1\, INST_GPR|Mux11~1, cpu_core, 1
instance = comp, \INST_GPR|Mux11~7\, INST_GPR|Mux11~7, cpu_core, 1
instance = comp, \INST_GPR|Mux11~8\, INST_GPR|Mux11~8, cpu_core, 1
instance = comp, \INST_GPR|Mux11~9\, INST_GPR|Mux11~9, cpu_core, 1
instance = comp, \INST_GPR|Mux11~20\, INST_GPR|Mux11~20, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_B[4]\, INST_GPR|o_GPR_ALU_data_B[4], cpu_core, 1
instance = comp, \INST_B_imm_multiplexer|o_DATA[4]~4\, INST_B_imm_multiplexer|o_DATA[4]~4, cpu_core, 1
instance = comp, \INST_ALU|Mux3~1\, INST_ALU|Mux3~1, cpu_core, 1
instance = comp, \INST_ALU|Equal1~0\, INST_ALU|Equal1~0, cpu_core, 1
instance = comp, \INST_ALU|Mux3~0\, INST_ALU|Mux3~0, cpu_core, 1
instance = comp, \INST_ALU|Mux3~2\, INST_ALU|Mux3~2, cpu_core, 1
instance = comp, \INST_ALU|Mux3~9\, INST_ALU|Mux3~9, cpu_core, 1
instance = comp, \INST_ALU|Mux3~10\, INST_ALU|Mux3~10, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~1\, INST_ALU|ShiftRight0~1, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~18\, INST_ALU|ShiftRight0~18, cpu_core, 1
instance = comp, \INST_ALU|Mux3~3\, INST_ALU|Mux3~3, cpu_core, 1
instance = comp, \INST_ALU|Mux3~4\, INST_ALU|Mux3~4, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft1~2\, INST_ALU|ShiftLeft1~2, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft1~11\, INST_ALU|ShiftLeft1~11, cpu_core, 1
instance = comp, \INST_ALU|Mux3~6\, INST_ALU|Mux3~6, cpu_core, 1
instance = comp, \INST_ALU|Mux3~5\, INST_ALU|Mux3~5, cpu_core, 1
instance = comp, \INST_ALU|Mux3~7\, INST_ALU|Mux3~7, cpu_core, 1
instance = comp, \INST_ALU|Mux3~8\, INST_ALU|Mux3~8, cpu_core, 1
instance = comp, \INST_ALU|Mux3~11\, INST_ALU|Mux3~11, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[4]\, INST_ALU|r_ALU_Result[4], cpu_core, 1
instance = comp, \INST_data_bus|o_MEMORY[4]~4\, INST_data_bus|o_MEMORY[4]~4, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[4]\, INST_MEMORY_CONTROL|o_MC_RAM_data[4], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~28\, INST_DATA_RAM|MEMORY~28, cpu_core, 1
instance = comp, \INST_DATA_RAM|o_RAM_MC_data[2]\, INST_DATA_RAM|o_RAM_MC_data[2], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[2]\, INST_MEMORY_CONTROL|o_MC_MUX_data[2], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~41\, INST_GPR|r_REGISTER~41, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[17][2]\, INST_GPR|r_REGISTER[17][2], cpu_core, 1
instance = comp, \INST_GPR|Mux5~0\, INST_GPR|Mux5~0, cpu_core, 1
instance = comp, \INST_GPR|Mux5~1\, INST_GPR|Mux5~1, cpu_core, 1
instance = comp, \INST_GPR|Mux5~7\, INST_GPR|Mux5~7, cpu_core, 1
instance = comp, \INST_GPR|Mux5~8\, INST_GPR|Mux5~8, cpu_core, 1
instance = comp, \INST_GPR|Mux5~2\, INST_GPR|Mux5~2, cpu_core, 1
instance = comp, \INST_GPR|Mux5~3\, INST_GPR|Mux5~3, cpu_core, 1
instance = comp, \INST_GPR|Mux5~4\, INST_GPR|Mux5~4, cpu_core, 1
instance = comp, \INST_GPR|Mux5~5\, INST_GPR|Mux5~5, cpu_core, 1
instance = comp, \INST_GPR|Mux5~6\, INST_GPR|Mux5~6, cpu_core, 1
instance = comp, \INST_GPR|Mux5~9\, INST_GPR|Mux5~9, cpu_core, 1
instance = comp, \INST_GPR|Mux5~10\, INST_GPR|Mux5~10, cpu_core, 1
instance = comp, \INST_GPR|Mux5~11\, INST_GPR|Mux5~11, cpu_core, 1
instance = comp, \INST_GPR|Mux5~17\, INST_GPR|Mux5~17, cpu_core, 1
instance = comp, \INST_GPR|Mux5~18\, INST_GPR|Mux5~18, cpu_core, 1
instance = comp, \INST_GPR|Mux5~14\, INST_GPR|Mux5~14, cpu_core, 1
instance = comp, \INST_GPR|Mux5~15\, INST_GPR|Mux5~15, cpu_core, 1
instance = comp, \INST_GPR|Mux5~12\, INST_GPR|Mux5~12, cpu_core, 1
instance = comp, \INST_GPR|Mux5~13\, INST_GPR|Mux5~13, cpu_core, 1
instance = comp, \INST_GPR|Mux5~16\, INST_GPR|Mux5~16, cpu_core, 1
instance = comp, \INST_GPR|Mux5~19\, INST_GPR|Mux5~19, cpu_core, 1
instance = comp, \INST_GPR|Mux5~20\, INST_GPR|Mux5~20, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_A[2]\, INST_GPR|o_GPR_ALU_data_A[2], cpu_core, 1
instance = comp, \INST_ALU|Mux5~0\, INST_ALU|Mux5~0, cpu_core, 1
instance = comp, \INST_ALU|Mux5~1\, INST_ALU|Mux5~1, cpu_core, 1
instance = comp, \INST_ALU|Mux5~8\, INST_ALU|Mux5~8, cpu_core, 1
instance = comp, \INST_ALU|Mux5~9\, INST_ALU|Mux5~9, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~12\, INST_ALU|ShiftRight0~12, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~13\, INST_ALU|ShiftRight0~13, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~14\, INST_ALU|ShiftRight0~14, cpu_core, 1
instance = comp, \INST_ALU|Mux5~2\, INST_ALU|Mux5~2, cpu_core, 1
instance = comp, \INST_ALU|Mux5~3\, INST_ALU|Mux5~3, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft1~13\, INST_ALU|ShiftLeft1~13, cpu_core, 1
instance = comp, \INST_ALU|Mux5~4\, INST_ALU|Mux5~4, cpu_core, 1
instance = comp, \INST_ALU|Mux5~5\, INST_ALU|Mux5~5, cpu_core, 1
instance = comp, \INST_ALU|Mux5~6\, INST_ALU|Mux5~6, cpu_core, 1
instance = comp, \INST_ALU|Mux5~7\, INST_ALU|Mux5~7, cpu_core, 1
instance = comp, \INST_ALU|Mux5~10\, INST_ALU|Mux5~10, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[2]\, INST_ALU|r_ALU_Result[2], cpu_core, 1
instance = comp, \INST_data_bus|o_MEMORY[2]~2\, INST_data_bus|o_MEMORY[2]~2, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[2]\, INST_MEMORY_CONTROL|o_MC_RAM_data[2], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~27\, INST_DATA_RAM|MEMORY~27, cpu_core, 1
instance = comp, \INST_DATA_RAM|o_RAM_MC_data[1]\, INST_DATA_RAM|o_RAM_MC_data[1], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[1]\, INST_MEMORY_CONTROL|o_MC_MUX_data[1], cpu_core, 1
instance = comp, \INST_data_bus|o_MEMORY[1]~1\, INST_data_bus|o_MEMORY[1]~1, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[1]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_data[1]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[1]\, INST_MEMORY_CONTROL|o_MC_RAM_data[1], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~26\, INST_DATA_RAM|MEMORY~26, cpu_core, 1
instance = comp, \INST_DATA_RAM|o_RAM_MC_data[0]\, INST_DATA_RAM|o_RAM_MC_data[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[0]\, INST_MEMORY_CONTROL|o_MC_MUX_data[0], cpu_core, 1
instance = comp, \INST_data_bus|o_MEMORY[0]~0\, INST_data_bus|o_MEMORY[0]~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[0]~feeder\, INST_MEMORY_CONTROL|o_MC_RAM_data[0]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_RAM_data[0]\, INST_MEMORY_CONTROL|o_MC_RAM_data[0], cpu_core, 1
instance = comp, \INST_DATA_RAM|MEMORY~29\, INST_DATA_RAM|MEMORY~29, cpu_core, 1
instance = comp, \INST_DATA_RAM|o_RAM_MC_data[3]\, INST_DATA_RAM|o_RAM_MC_data[3], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_MUX_data[3]\, INST_MEMORY_CONTROL|o_MC_MUX_data[3], cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER~40\, INST_GPR|r_REGISTER~40, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[3][3]~feeder\, INST_GPR|r_REGISTER[3][3]~feeder, cpu_core, 1
instance = comp, \INST_GPR|r_REGISTER[3][3]\, INST_GPR|r_REGISTER[3][3], cpu_core, 1
instance = comp, \INST_GPR|Mux4~14\, INST_GPR|Mux4~14, cpu_core, 1
instance = comp, \INST_GPR|Mux4~15\, INST_GPR|Mux4~15, cpu_core, 1
instance = comp, \INST_GPR|Mux4~12\, INST_GPR|Mux4~12, cpu_core, 1
instance = comp, \INST_GPR|Mux4~13\, INST_GPR|Mux4~13, cpu_core, 1
instance = comp, \INST_GPR|Mux4~16\, INST_GPR|Mux4~16, cpu_core, 1
instance = comp, \INST_GPR|Mux4~17\, INST_GPR|Mux4~17, cpu_core, 1
instance = comp, \INST_GPR|Mux4~18\, INST_GPR|Mux4~18, cpu_core, 1
instance = comp, \INST_GPR|Mux4~10\, INST_GPR|Mux4~10, cpu_core, 1
instance = comp, \INST_GPR|Mux4~11\, INST_GPR|Mux4~11, cpu_core, 1
instance = comp, \INST_GPR|Mux4~19\, INST_GPR|Mux4~19, cpu_core, 1
instance = comp, \INST_GPR|Mux4~0\, INST_GPR|Mux4~0, cpu_core, 1
instance = comp, \INST_GPR|Mux4~1\, INST_GPR|Mux4~1, cpu_core, 1
instance = comp, \INST_GPR|Mux4~7\, INST_GPR|Mux4~7, cpu_core, 1
instance = comp, \INST_GPR|Mux4~8\, INST_GPR|Mux4~8, cpu_core, 1
instance = comp, \INST_GPR|Mux4~2\, INST_GPR|Mux4~2, cpu_core, 1
instance = comp, \INST_GPR|Mux4~3\, INST_GPR|Mux4~3, cpu_core, 1
instance = comp, \INST_GPR|Mux4~4\, INST_GPR|Mux4~4, cpu_core, 1
instance = comp, \INST_GPR|Mux4~5\, INST_GPR|Mux4~5, cpu_core, 1
instance = comp, \INST_GPR|Mux4~6\, INST_GPR|Mux4~6, cpu_core, 1
instance = comp, \INST_GPR|Mux4~9\, INST_GPR|Mux4~9, cpu_core, 1
instance = comp, \INST_GPR|Mux4~20\, INST_GPR|Mux4~20, cpu_core, 1
instance = comp, \INST_GPR|o_GPR_ALU_data_A[3]\, INST_GPR|o_GPR_ALU_data_A[3], cpu_core, 1
instance = comp, \INST_ALU|Mux4~0\, INST_ALU|Mux4~0, cpu_core, 1
instance = comp, \INST_ALU|Mux4~1\, INST_ALU|Mux4~1, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~15\, INST_ALU|ShiftRight0~15, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~16\, INST_ALU|ShiftRight0~16, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~17\, INST_ALU|ShiftRight0~17, cpu_core, 1
instance = comp, \INST_ALU|Mux4~2\, INST_ALU|Mux4~2, cpu_core, 1
instance = comp, \INST_ALU|Mux4~3\, INST_ALU|Mux4~3, cpu_core, 1
instance = comp, \INST_ALU|Mux4~4\, INST_ALU|Mux4~4, cpu_core, 1
instance = comp, \INST_ALU|Mux4~7\, INST_ALU|Mux4~7, cpu_core, 1
instance = comp, \INST_ALU|Mux4~8\, INST_ALU|Mux4~8, cpu_core, 1
instance = comp, \INST_ALU|Mux4~9\, INST_ALU|Mux4~9, cpu_core, 1
instance = comp, \INST_ALU|Mux4~10\, INST_ALU|Mux4~10, cpu_core, 1
instance = comp, \INST_ALU|Equal2~4\, INST_ALU|Equal2~4, cpu_core, 1
instance = comp, \INST_ALU|Mux4~5\, INST_ALU|Mux4~5, cpu_core, 1
instance = comp, \INST_ALU|Mux4~6\, INST_ALU|Mux4~6, cpu_core, 1
instance = comp, \INST_ALU|Mux4~11\, INST_ALU|Mux4~11, cpu_core, 1
instance = comp, \INST_ALU|Mux4~12\, INST_ALU|Mux4~12, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[3]\, INST_ALU|r_ALU_Result[3], cpu_core, 1
instance = comp, \INST_ALU|Equal3~0\, INST_ALU|Equal3~0, cpu_core, 1
instance = comp, \INST_ALU|Equal3~1\, INST_ALU|Equal3~1, cpu_core, 1
instance = comp, \INST_ALU|Equal3~2\, INST_ALU|Equal3~2, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_zero_flag\, INST_ALU|r_ALU_zero_flag, cpu_core, 1
instance = comp, \INST_ALU|Mux10~4\, INST_ALU|Mux10~4, cpu_core, 1
instance = comp, \INST_ALU|Mux10~2\, INST_ALU|Mux10~2, cpu_core, 1
instance = comp, \INST_ALU|Mux10~3\, INST_ALU|Mux10~3, cpu_core, 1
instance = comp, \INST_ALU|Mux10~1\, INST_ALU|Mux10~1, cpu_core, 1
instance = comp, \INST_ALU|Mux10~5\, INST_ALU|Mux10~5, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_overflow_flag\, INST_ALU|r_ALU_overflow_flag, cpu_core, 1
instance = comp, \INST_branch_control|Mux10~0\, INST_branch_control|Mux10~0, cpu_core, 1
instance = comp, \INST_ALU|Mux11~1\, INST_ALU|Mux11~1, cpu_core, 1
instance = comp, \INST_ALU|Mux11~2\, INST_ALU|Mux11~2, cpu_core, 1
instance = comp, \INST_ALU|Mux11~3\, INST_ALU|Mux11~3, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Signed~feeder\, INST_instruction_decoder|o_Signed~feeder, cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Signed\, INST_instruction_decoder|o_Signed, cpu_core, 1
instance = comp, \INST_ALU|Mux11~4\, INST_ALU|Mux11~4, cpu_core, 1
instance = comp, \INST_ALU|Mux11~0\, INST_ALU|Mux11~0, cpu_core, 1
instance = comp, \INST_ALU|Mux11~5\, INST_ALU|Mux11~5, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_negative_flag\, INST_ALU|r_ALU_negative_flag, cpu_core, 1
instance = comp, \INST_branch_control|Mux10~1\, INST_branch_control|Mux10~1, cpu_core, 1
instance = comp, \INST_branch_control|Mux10~2\, INST_branch_control|Mux10~2, cpu_core, 1
instance = comp, \INST_branch_control|o_PC_LOAD\, INST_branch_control|o_PC_LOAD, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS~0\, INST_branch_control|r_PC_ADDRESS~0, cpu_core, 1
instance = comp, \INST_branch_control|r_PC_ADDRESS[0]\, INST_branch_control|r_PC_ADDRESS[0], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_Address_PROG[0]\, INST_instruction_decoder|o_Address_PROG[0], cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS~0\, INST_branch_control|o_ADDRESS~0, cpu_core, 1
instance = comp, \INST_branch_control|o_ADDRESS[0]\, INST_branch_control|o_ADDRESS[0], cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT~0\, INST_Program_counter|r_PROG_COUNT~0, cpu_core, 1
instance = comp, \INST_Program_counter|r_PROG_COUNT[0]\, INST_Program_counter|r_PROG_COUNT[0], cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[30]~feeder\, INST_InstrucReg|r_register[30]~feeder, cpu_core, 1
instance = comp, \INST_InstrucReg|r_register[30]\, INST_InstrucReg|r_register[30], cpu_core, 1
instance = comp, \INST_instruction_decoder|o_OPCODE[2]\, INST_instruction_decoder|o_OPCODE[2], cpu_core, 1
instance = comp, \INST_ALU|Mux7~8\, INST_ALU|Mux7~8, cpu_core, 1
instance = comp, \INST_ALU|Mux7~9\, INST_ALU|Mux7~9, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~2\, INST_ALU|ShiftRight0~2, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~3\, INST_ALU|ShiftRight0~3, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~5\, INST_ALU|ShiftRight0~5, cpu_core, 1
instance = comp, \INST_ALU|ShiftRight0~6\, INST_ALU|ShiftRight0~6, cpu_core, 1
instance = comp, \INST_ALU|Mux7~0\, INST_ALU|Mux7~0, cpu_core, 1
instance = comp, \INST_ALU|Mux7~1\, INST_ALU|Mux7~1, cpu_core, 1
instance = comp, \INST_ALU|Mux7~2\, INST_ALU|Mux7~2, cpu_core, 1
instance = comp, \INST_ALU|Mux7~3\, INST_ALU|Mux7~3, cpu_core, 1
instance = comp, \INST_ALU|ShiftLeft1~3\, INST_ALU|ShiftLeft1~3, cpu_core, 1
instance = comp, \INST_ALU|Mux7~5\, INST_ALU|Mux7~5, cpu_core, 1
instance = comp, \INST_ALU|Mux7~4\, INST_ALU|Mux7~4, cpu_core, 1
instance = comp, \INST_ALU|Mux7~6\, INST_ALU|Mux7~6, cpu_core, 1
instance = comp, \INST_ALU|Mux7~7\, INST_ALU|Mux7~7, cpu_core, 1
instance = comp, \INST_ALU|Mux7~10\, INST_ALU|Mux7~10, cpu_core, 1
instance = comp, \INST_ALU|r_ALU_Result[0]\, INST_ALU|r_ALU_Result[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux65~0\, INST_MEMORY_CONTROL|Mux65~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~0\, INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[0]\, INST_MEMORY_CONTROL|o_MC_DISPLAY_data[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~feeder\, INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1]\, INST_MEMORY_CONTROL|o_MC_DISPLAY_data[1], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[2]~feeder\, INST_MEMORY_CONTROL|o_MC_DISPLAY_data[2]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[2]\, INST_MEMORY_CONTROL|o_MC_DISPLAY_data[2], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[3]~feeder\, INST_MEMORY_CONTROL|o_MC_DISPLAY_data[3]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[3]\, INST_MEMORY_CONTROL|o_MC_DISPLAY_data[3], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[4]~feeder\, INST_MEMORY_CONTROL|o_MC_DISPLAY_data[4]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[4]\, INST_MEMORY_CONTROL|o_MC_DISPLAY_data[4], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[5]~feeder\, INST_MEMORY_CONTROL|o_MC_DISPLAY_data[5]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[5]\, INST_MEMORY_CONTROL|o_MC_DISPLAY_data[5], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[6]~feeder\, INST_MEMORY_CONTROL|o_MC_DISPLAY_data[6]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[6]\, INST_MEMORY_CONTROL|o_MC_DISPLAY_data[6], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[7]~feeder\, INST_MEMORY_CONTROL|o_MC_DISPLAY_data[7]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_DISPLAY_data[7]\, INST_MEMORY_CONTROL|o_MC_DISPLAY_data[7], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux65~1\, INST_MEMORY_CONTROL|Mux65~1, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux65~2\, INST_MEMORY_CONTROL|Mux65~2, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_DISPLAY_write_enable\, INST_MEMORY_CONTROL|o_MC_DISPLAY_write_enable, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_address[0]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_address[0]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~0\, INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_address[0]\, INST_MEMORY_CONTROL|o_MC_GPIO_address[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_address[1]\, INST_MEMORY_CONTROL|o_MC_GPIO_address[1], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_address[2]\, INST_MEMORY_CONTROL|o_MC_GPIO_address[2], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_address[3]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_address[3]\, INST_MEMORY_CONTROL|o_MC_GPIO_address[3], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux66~0\, INST_MEMORY_CONTROL|Mux66~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux66~2\, INST_MEMORY_CONTROL|Mux66~2, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_write_enable\, INST_MEMORY_CONTROL|o_MC_GPIO_write_enable, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[0]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_data[0]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~0\, INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[0]\, INST_MEMORY_CONTROL|o_MC_GPIO_data[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[1]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_data[1]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[1]\, INST_MEMORY_CONTROL|o_MC_GPIO_data[1], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[2]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_data[2]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[2]\, INST_MEMORY_CONTROL|o_MC_GPIO_data[2], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[3]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_data[3]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[3]\, INST_MEMORY_CONTROL|o_MC_GPIO_data[3], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[4]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_data[4]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[4]\, INST_MEMORY_CONTROL|o_MC_GPIO_data[4], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[5]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_data[5]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[5]\, INST_MEMORY_CONTROL|o_MC_GPIO_data[5], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_data[6]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[6]\, INST_MEMORY_CONTROL|o_MC_GPIO_data[6], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[7]~feeder\, INST_MEMORY_CONTROL|o_MC_GPIO_data[7]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_GPIO_data[7]\, INST_MEMORY_CONTROL|o_MC_GPIO_data[7], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_address[0]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_address[0]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_address[0]~0\, INST_MEMORY_CONTROL|o_MC_I2C_address[0]~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_address[0]\, INST_MEMORY_CONTROL|o_MC_I2C_address[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_address[1]\, INST_MEMORY_CONTROL|o_MC_I2C_address[1], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_address[2]\, INST_MEMORY_CONTROL|o_MC_I2C_address[2], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_address[3]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_address[3]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_address[3]\, INST_MEMORY_CONTROL|o_MC_I2C_address[3], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux67~0\, INST_MEMORY_CONTROL|Mux67~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|Mux67~1\, INST_MEMORY_CONTROL|Mux67~1, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2c_write_enable\, INST_MEMORY_CONTROL|o_MC_I2c_write_enable, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[0]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_data[0]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~0\, INST_MEMORY_CONTROL|o_MC_I2C_data[7]~0, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[0]\, INST_MEMORY_CONTROL|o_MC_I2C_data[0], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[1]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_data[1]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[1]\, INST_MEMORY_CONTROL|o_MC_I2C_data[1], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[2]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_data[2]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[2]\, INST_MEMORY_CONTROL|o_MC_I2C_data[2], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[3]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_data[3]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[3]\, INST_MEMORY_CONTROL|o_MC_I2C_data[3], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[4]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_data[4]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[4]\, INST_MEMORY_CONTROL|o_MC_I2C_data[4], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[5]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_data[5]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[5]\, INST_MEMORY_CONTROL|o_MC_I2C_data[5], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[6]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_data[6]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[6]\, INST_MEMORY_CONTROL|o_MC_I2C_data[6], cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[7]~feeder\, INST_MEMORY_CONTROL|o_MC_I2C_data[7]~feeder, cpu_core, 1
instance = comp, \INST_MEMORY_CONTROL|o_MC_I2C_data[7]\, INST_MEMORY_CONTROL|o_MC_I2C_data[7], cpu_core, 1
instance = comp, \i_MC_I2C_busy~input\, i_MC_I2C_busy~input, cpu_core, 1
