{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693757362906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693757362906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 13:09:22 2023 " "Processing started: Sun Sep 03 13:09:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693757362906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693757362906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBLSD -c PBLSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBLSD -c PBLSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693757362906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693757363109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693757363109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693757369156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693757369156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA transmissor.v(14) " "Verilog HDL Declaration information at transmissor.v(14): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "transmissor.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/transmissor.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693757369156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmissor.v 1 1 " "Found 1 design units, including 1 entities, in source file transmissor.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmissor " "Found entity 1: transmissor" {  } { { "transmissor.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/transmissor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693757369156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693757369156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA receptor.v(9) " "Verilog HDL Declaration information at receptor.v(9): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "receptor.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/receptor.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693757369156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receptor.v 1 1 " "Found 1 design units, including 1 entities, in source file receptor.v" { { "Info" "ISGN_ENTITY_NAME" "1 receptor " "Found entity 1: receptor" {  } { { "receptor.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/receptor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693757369156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693757369156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file dht11_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11_receive " "Found entity 1: dht11_receive" {  } { { "dht11_receive.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/dht11_receive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693757369156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693757369156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tris.v 1 1 " "Found 1 design units, including 1 entities, in source file tris.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRIS " "Found entity 1: TRIS" {  } { { "TRIS.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/TRIS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693757369156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693757369156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_ben.v 1 1 " "Found 1 design units, including 1 entities, in source file teste_ben.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste_ben " "Found entity 1: teste_ben" {  } { { "teste_ben.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/teste_ben.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693757369156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693757369156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrategenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudRateGenerator " "Found entity 1: baudRateGenerator" {  } { { "baudRateGenerator.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/baudRateGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693757369172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693757369172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA transmissor_com_wait.v(14) " "Verilog HDL Declaration information at transmissor_com_wait.v(14): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "transmissor_com_wait.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/transmissor_com_wait.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693757369172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmissor_com_wait.v 1 1 " "Found 1 design units, including 1 entities, in source file transmissor_com_wait.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmissor_com_wait " "Found entity 1: transmissor_com_wait" {  } { { "transmissor_com_wait.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/transmissor_com_wait.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693757369172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693757369172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693757369172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693757369172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA UART_rx.v(9) " "Verilog HDL Declaration information at UART_rx.v(9): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "UART_rx.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/UART_rx.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693757369172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Found entity 1: UART_rx" {  } { { "UART_rx.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/UART_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693757369172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693757369172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA UART_tx.v(14) " "Verilog HDL Declaration information at UART_tx.v(14): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "UART_tx.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/UART_tx.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693757369172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/UART_tx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693757369172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693757369172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "despachante.v 1 1 " "Found 1 design units, including 1 entities, in source file despachante.v" { { "Info" "ISGN_ENTITY_NAME" "1 DESPACHANTE " "Found entity 1: DESPACHANTE" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693757369172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693757369172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DESPACHANTE " "Elaborating entity \"DESPACHANTE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693757369203 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pin_to_module\[31..9\] DESPACHANTE.v(4) " "Output port \"pin_to_module\[31..9\]\" at DESPACHANTE.v(4) has no driver" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1693757369203 "|DESPACHANTE"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[9\] GND " "Pin \"pin_to_module\[9\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[10\] GND " "Pin \"pin_to_module\[10\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[11\] GND " "Pin \"pin_to_module\[11\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[12\] GND " "Pin \"pin_to_module\[12\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[13\] GND " "Pin \"pin_to_module\[13\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[14\] GND " "Pin \"pin_to_module\[14\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[15\] GND " "Pin \"pin_to_module\[15\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[16\] GND " "Pin \"pin_to_module\[16\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[17\] GND " "Pin \"pin_to_module\[17\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[18\] GND " "Pin \"pin_to_module\[18\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[19\] GND " "Pin \"pin_to_module\[19\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[20\] GND " "Pin \"pin_to_module\[20\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[21\] GND " "Pin \"pin_to_module\[21\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[22\] GND " "Pin \"pin_to_module\[22\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[23\] GND " "Pin \"pin_to_module\[23\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[24\] GND " "Pin \"pin_to_module\[24\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[25\] GND " "Pin \"pin_to_module\[25\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[26\] GND " "Pin \"pin_to_module\[26\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[27\] GND " "Pin \"pin_to_module\[27\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[28\] GND " "Pin \"pin_to_module\[28\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[29\] GND " "Pin \"pin_to_module\[29\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[30\] GND " "Pin \"pin_to_module\[30\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_to_module\[31\] GND " "Pin \"pin_to_module\[31\]\" is stuck at GND" {  } { { "DESPACHANTE.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DESPACHANTE.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693757369500 "|DESPACHANTE|pin_to_module[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693757369500 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693757369547 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/output_files/PBLSD.map.smsg " "Generated suppressed messages file C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/output_files/PBLSD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693757369828 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693757369922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693757369922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693757370031 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693757370031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693757370031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693757370031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693757370047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 13:09:30 2023 " "Processing ended: Sun Sep 03 13:09:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693757370047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693757370047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693757370047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693757370047 ""}
