#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Sep  1 23:02:45 2022
# Process ID: 302267
# Current directory: /home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.runs/synth_1
# Command line: vivado -log main_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_design_wrapper.tcl
# Log file: /home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.runs/synth_1/main_design_wrapper.vds
# Journal file: /home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.runs/synth_1/vivado.jou
# Running On: machine, OS: Linux, CPU Frequency: 3293.814 MHz, CPU Physical cores: 8, Host memory: 8299 MB
#-----------------------------------------------------------
source main_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top main_design_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 302347
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 142 ; free virtual = 6028
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_design_wrapper' [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/hdl/main_design_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'main_design' declared at '/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/synth/main_design.vhd:14' bound to instance 'main_design_i' of component 'main_design' [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/hdl/main_design_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'main_design' [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/synth/main_design.vhd:28]
INFO: [Synth 8-3491] module 'main_design_clk_dvdr_0_0' declared at '/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.runs/synth_1/.Xil/Vivado-302267-machine/realtime/main_design_clk_dvdr_0_0_stub.vhdl:5' bound to instance 'clk_dvdr_2hz' of component 'main_design_clk_dvdr_0_0' [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/synth/main_design.vhd:70]
INFO: [Synth 8-638] synthesizing module 'main_design_clk_dvdr_0_0' [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.runs/synth_1/.Xil/Vivado-302267-machine/realtime/main_design_clk_dvdr_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'main_design_clk_dvdr_1_0' declared at '/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.runs/synth_1/.Xil/Vivado-302267-machine/realtime/main_design_clk_dvdr_1_0_stub.vhdl:5' bound to instance 'clk_dvdr_4hz' of component 'main_design_clk_dvdr_1_0' [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/synth/main_design.vhd:75]
INFO: [Synth 8-638] synthesizing module 'main_design_clk_dvdr_1_0' [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.runs/synth_1/.Xil/Vivado-302267-machine/realtime/main_design_clk_dvdr_1_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'main_design_clk_dvdr_2_0' declared at '/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.runs/synth_1/.Xil/Vivado-302267-machine/realtime/main_design_clk_dvdr_2_0_stub.vhdl:5' bound to instance 'clk_dvdr_8hz' of component 'main_design_clk_dvdr_2_0' [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/synth/main_design.vhd:80]
INFO: [Synth 8-638] synthesizing module 'main_design_clk_dvdr_2_0' [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.runs/synth_1/.Xil/Vivado-302267-machine/realtime/main_design_clk_dvdr_2_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'main_design_enable_0_0' declared at '/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.runs/synth_1/.Xil/Vivado-302267-machine/realtime/main_design_enable_0_0_stub.vhdl:5' bound to instance 'enable_0' of component 'main_design_enable_0_0' [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/synth/main_design.vhd:85]
INFO: [Synth 8-638] synthesizing module 'main_design_enable_0_0' [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.runs/synth_1/.Xil/Vivado-302267-machine/realtime/main_design_enable_0_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'main_design' (0#1) [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/synth/main_design.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'main_design_wrapper' (0#1) [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/hdl/main_design_wrapper.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1243 ; free virtual = 7130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1245 ; free virtual = 7132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1245 ; free virtual = 7132
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1238 ; free virtual = 7125
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/ip/main_design_clk_dvdr_0_0/main_design_clk_dvdr_0_0/main_design_clk_dvdr_0_0_in_context.xdc] for cell 'main_design_i/clk_dvdr_2hz'
Finished Parsing XDC File [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/ip/main_design_clk_dvdr_0_0/main_design_clk_dvdr_0_0/main_design_clk_dvdr_0_0_in_context.xdc] for cell 'main_design_i/clk_dvdr_2hz'
Parsing XDC File [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/ip/main_design_clk_dvdr_1_0/main_design_clk_dvdr_1_0/main_design_clk_dvdr_1_0_in_context.xdc] for cell 'main_design_i/clk_dvdr_4hz'
Finished Parsing XDC File [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/ip/main_design_clk_dvdr_1_0/main_design_clk_dvdr_1_0/main_design_clk_dvdr_1_0_in_context.xdc] for cell 'main_design_i/clk_dvdr_4hz'
Parsing XDC File [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/ip/main_design_clk_dvdr_2_0/main_design_clk_dvdr_2_0/main_design_clk_dvdr_2_0_in_context.xdc] for cell 'main_design_i/clk_dvdr_8hz'
Finished Parsing XDC File [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/ip/main_design_clk_dvdr_2_0/main_design_clk_dvdr_2_0/main_design_clk_dvdr_2_0_in_context.xdc] for cell 'main_design_i/clk_dvdr_8hz'
Parsing XDC File [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/ip/main_design_enable_0_0/main_design_enable_0_0/main_design_enable_0_0_in_context.xdc] for cell 'main_design_i/enable_0'
Finished Parsing XDC File [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.gen/sources_1/bd/main_design/ip/main_design_enable_0_0/main_design_enable_0_0/main_design_enable_0_0_in_context.xdc] for cell 'main_design_i/enable_0'
Parsing XDC File [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1147 ; free virtual = 7036
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1147 ; free virtual = 7036
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1212 ; free virtual = 7101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1212 ; free virtual = 7101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for main_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_design_i/clk_dvdr_2hz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_design_i/clk_dvdr_4hz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_design_i/clk_dvdr_8hz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for main_design_i/enable_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1212 ; free virtual = 7101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1210 ; free virtual = 7101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1208 ; free virtual = 7102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1087 ; free virtual = 6981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1087 ; free virtual = 6981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1086 ; free virtual = 6980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1085 ; free virtual = 6980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1085 ; free virtual = 6980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1085 ; free virtual = 6980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1085 ; free virtual = 6980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1085 ; free virtual = 6980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1085 ; free virtual = 6980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |main_design_clk_dvdr_0_0 |         1|
|2     |main_design_clk_dvdr_1_0 |         1|
|3     |main_design_clk_dvdr_2_0 |         1|
|4     |main_design_enable_0_0   |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |main_design_clk_dvdr_0_0_bbox |     1|
|2     |main_design_clk_dvdr_1_0_bbox |     1|
|3     |main_design_clk_dvdr_2_0_bbox |     1|
|4     |main_design_enable_0_0_bbox   |     1|
|5     |IBUF                          |     2|
|6     |OBUF                          |     3|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1085 ; free virtual = 6980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1138 ; free virtual = 7033
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1138 ; free virtual = 7033
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1230 ; free virtual = 7124
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1173 ; free virtual = 7067
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f8eb7dcb
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2702.031 ; gain = 0.000 ; free physical = 1375 ; free virtual = 7269
INFO: [Common 17-1381] The checkpoint '/home/rootuser/Desktop/Vivado/rgb_clk_dvdr/rgb_clk_dvdr.runs/synth_1/main_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_design_wrapper_utilization_synth.rpt -pb main_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  1 23:03:11 2022...
