#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Dec 21 17:52:46 2025
# Process ID         : 20075
# Current directory  : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025
# Command line       : vivado sdr-psk-fpga-2025.xpr
# Log file           : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/vivado.log
# Journal file       : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/vivado.jou
# Running On         : LiPtPDesktop
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i9-14900HX
# CPU Frequency      : 2419.200 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 16611 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20906 MB
# Available Virtual  : 18389 MB
#-----------------------------------------------------------
start_gui
open_project sdr-psk-fpga-2025.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list \
  CONFIG.Clock_Frequency {16.384} \
  CONFIG.Coefficient_Structure {Inferred} \
  CONFIG.Coefficient_Width {16} \
  CONFIG.ColumnConfig {2} \
  CONFIG.DATA_Has_TLAST {Not_Required} \
  CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
  CONFIG.Has_ACLKEN {true} \
  CONFIG.M_DATA_Has_TREADY {true} \
  CONFIG.M_DATA_Has_TUSER {User_Field} \
  CONFIG.S_DATA_Has_TUSER {User_Field} \
] [get_ips RRC_Tx_Filter]
generate_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RRC_Tx_Filter'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RRC_Tx_Filter'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RRC_Tx_Filter'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'RRC_Tx_Filter'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'RRC_Tx_Filter'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RRC_Tx_Filter'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] RRC_Tx_Filter: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RRC_Tx_Filter'...
catch { config_ip_cache -export [get_ips -all RRC_Tx_Filter] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: RRC_Tx_Filter
export_ip_user_files -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter.xci] -no_script -sync -force -quiet
reset_run RRC_Tx_Filter_synth_1
launch_runs RRC_Tx_Filter_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: RRC_Tx_Filter
[Sun Dec 21 18:00:20 2025] Launched RRC_Tx_Filter_synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/RRC_Tx_Filter_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/modelsim} {questa=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/questa} {xcelium=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/xcelium} {vcs=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/vcs} {riviera=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/riviera}] -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter.xci] -directory /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/sim_scripts -ip_user_files_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files -ipstatic_source_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
set_property CONFIG.DATA_Has_TLAST {Packet_Framing} [get_ips RRC_Tx_Filter]
generate_target all [get_files  /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RRC_Tx_Filter'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RRC_Tx_Filter'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RRC_Tx_Filter'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'RRC_Tx_Filter'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'RRC_Tx_Filter'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RRC_Tx_Filter'...
INFO: [xilinx.com:ip:fir_compiler:7.2-1] RRC_Tx_Filter: Coefficient Reload not selected, no files generated
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RRC_Tx_Filter'...
catch { config_ip_cache -export [get_ips -all RRC_Tx_Filter] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: RRC_Tx_Filter
export_ip_user_files -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter.xci] -no_script -sync -force -quiet
reset_run RRC_Tx_Filter_synth_1
launch_runs RRC_Tx_Filter_synth_1 -jobs 32
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: RRC_Tx_Filter
[Sun Dec 21 18:01:48 2025] Launched RRC_Tx_Filter_synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/RRC_Tx_Filter_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/modelsim} {questa=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/questa} {xcelium=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/xcelium} {vcs=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/vcs} {riviera=/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.cache/compile_simlib/riviera}] -of_objects [get_files /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter.xci] -directory /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/sim_scripts -ip_user_files_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files -ipstatic_source_dir /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 21 18:03:31 2025...
