{
  "design": {
    "design_info": {
      "boundary_crc": "0xA5471927A8530A0B",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../MicroBlaze_SRAM_AXI-GPIO_AXI-SPI_hw.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_emc_0": "",
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "mdm_1": "",
      "rst_clk_wiz_1_100M": "",
      "clk_wiz_0": "",
      "axi_uartlite_0": "",
      "axi_smc": "",
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "axi_gpio_0": "",
      "axi_quad_spi_0": "",
      "xlslice_0": "",
      "xlslice_1": ""
    },
    "interface_ports": {
      "cellular_ram": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:emc:1.0",
        "vlnv": "xilinx.com:interface:emc_rtl:1.0",
        "port_maps": {
          "ADDR": {
            "physical_name": "cellular_ram_addr",
            "direction": "O",
            "left": "18",
            "right": "0"
          },
          "CE_N": {
            "physical_name": "cellular_ram_ce_n",
            "direction": "O"
          },
          "DQ_I": {
            "physical_name": "cellular_ram_dq_i",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "DQ_O": {
            "physical_name": "cellular_ram_dq_o",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "DQ_T": {
            "physical_name": "cellular_ram_dq_t",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "OEN": {
            "physical_name": "cellular_ram_oen",
            "direction": "O"
          },
          "WEN": {
            "physical_name": "cellular_ram_wen",
            "direction": "O"
          }
        }
      },
      "usb_uart": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "usb_uart_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "usb_uart_txd",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "sysclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_sysclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "12000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rst_btn0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "CS_pio44": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "RST_pio45": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "DC_pio46": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "MOSI_pio47": {
        "direction": "O"
      },
      "SCK_pio48": {
        "direction": "O"
      }
    },
    "components": {
      "axi_emc_0": {
        "vlnv": "xilinx.com:ip:axi_emc:3.0",
        "xci_name": "system_axi_emc_0_0",
        "xci_path": "ip\\system_axi_emc_0_0\\system_axi_emc_0_0.xci",
        "inst_hier_path": "axi_emc_0",
        "parameters": {
          "EMC_BOARD_INTERFACE": {
            "value": "cellular_ram"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "system_microblaze_0_1",
        "xci_path": "ip\\system_microblaze_0_1\\system_microblaze_0_1.xci",
        "inst_hier_path": "microblaze_0",
        "parameters": {
          "C_CACHE_BYTE_SIZE": {
            "value": "16384"
          },
          "C_DCACHE_BYTE_SIZE": {
            "value": "32768"
          },
          "C_DCACHE_LINE_LEN": {
            "value": "8"
          },
          "C_DCACHE_VICTIMS": {
            "value": "8"
          },
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_ICACHE_LINE_LEN": {
            "value": "8"
          },
          "C_ICACHE_VICTIMS": {
            "value": "8"
          },
          "C_ILL_OPCODE_EXCEPTION": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_M_AXI_D_BUS_EXCEPTION": {
            "value": "1"
          },
          "C_M_AXI_I_BUS_EXCEPTION": {
            "value": "1"
          },
          "C_NUMBER_OF_PC_BRK": {
            "value": "3"
          },
          "C_NUMBER_OF_RD_ADDR_BRK": {
            "value": "1"
          },
          "C_NUMBER_OF_WR_ADDR_BRK": {
            "value": "1"
          },
          "C_UNALIGNED_EXCEPTIONS": {
            "value": "1"
          },
          "C_USE_DIV": {
            "value": "1"
          },
          "G_TEMPLATE_LIST": {
            "value": "9"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DC": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          },
          "M_AXI_IC": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "2"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > system microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "system_dlmb_v10_0",
            "xci_path": "ip\\system_dlmb_v10_0\\system_dlmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "system_ilmb_v10_0",
            "xci_path": "ip\\system_ilmb_v10_0\\system_ilmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "system_dlmb_bram_if_cntlr_0",
            "xci_path": "ip\\system_dlmb_bram_if_cntlr_0\\system_dlmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > system microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "system_ilmb_bram_if_cntlr_0",
            "xci_path": "ip\\system_ilmb_bram_if_cntlr_0\\system_ilmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "system_lmb_bram_0",
            "xci_path": "ip\\system_lmb_bram_0\\system_lmb_bram_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "system_mdm_1_0",
        "xci_path": "ip\\system_mdm_1_0\\system_mdm_1_0.xci",
        "inst_hier_path": "mdm_1"
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_rst_clk_wiz_1_100M_0",
        "xci_path": "ip\\system_rst_clk_wiz_1_100M_0\\system_rst_clk_wiz_1_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_1_100M"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "system_clk_wiz_0_0",
        "xci_path": "ip\\system_clk_wiz_0_0\\system_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "571.161"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "613.025"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_JITTER": {
            "value": "686.725"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "613.025"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "40"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "50.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "6.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "15"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "system_axi_uartlite_0_0",
        "xci_path": "ip\\system_axi_uartlite_0_0\\system_axi_uartlite_0_0.xci",
        "inst_hier_path": "axi_uartlite_0",
        "parameters": {
          "UARTLITE_BOARD_INTERFACE": {
            "value": "usb_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "system_axi_smc_0",
        "xci_path": "ip\\system_axi_smc_0\\system_axi_smc_0.xci",
        "inst_hier_path": "axi_smc",
        "parameters": {
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "8"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\system_microblaze_0_axi_periph_0\\system_microblaze_0_axi_periph_0.xci",
        "inst_hier_path": "microblaze_0_axi_periph",
        "xci_name": "system_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_xbar_0",
            "xci_path": "ip\\system_xbar_0\\system_xbar_0.xci",
            "inst_hier_path": "microblaze_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_0_0",
        "xci_path": "ip\\system_axi_gpio_0_0\\system_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "2"
          }
        }
      },
      "axi_quad_spi_0": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "system_axi_quad_spi_0_0",
        "xci_path": "ip\\system_axi_quad_spi_0_0\\system_axi_quad_spi_0_0.xci",
        "inst_hier_path": "axi_quad_spi_0",
        "parameters": {
          "C_FIFO_DEPTH": {
            "value": "256"
          },
          "C_SCK_RATIO": {
            "value": "2"
          },
          "C_USE_STARTUP": {
            "value": "0"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "system_xlslice_0_0",
        "xci_path": "ip\\system_xlslice_0_0\\system_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "system_xlslice_0_1",
        "xci_path": "ip\\system_xlslice_0_1\\system_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      }
    },
    "interface_nets": {
      "axi_emc_0_EMC_INTF": {
        "interface_ports": [
          "cellular_ram",
          "axi_emc_0/EMC_INTF"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "axi_emc_0/S_AXI_MEM"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "usb_uart",
          "axi_uartlite_0/UART"
        ]
      },
      "microblaze_0_M_AXI_DC": {
        "interface_ports": [
          "microblaze_0/M_AXI_DC",
          "axi_smc/S00_AXI"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "microblaze_0_axi_periph/S00_AXI"
        ]
      },
      "microblaze_0_M_AXI_IC": {
        "interface_ports": [
          "microblaze_0/M_AXI_IC",
          "axi_smc/S01_AXI"
        ]
      },
      "microblaze_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "axi_quad_spi_0/AXI_LITE"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      }
    },
    "nets": {
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "xlslice_0/Din",
          "xlslice_1/Din"
        ]
      },
      "axi_quad_spi_0_io0_o": {
        "ports": [
          "axi_quad_spi_0/io0_o",
          "MOSI_pio47"
        ]
      },
      "axi_quad_spi_0_sck_o": {
        "ports": [
          "axi_quad_spi_0/sck_o",
          "SCK_pio48"
        ]
      },
      "axi_quad_spi_0_ss_o": {
        "ports": [
          "axi_quad_spi_0/ss_o",
          "CS_pio44"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "axi_quad_spi_0/ext_spi_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "microblaze_0/Clk",
          "microblaze_0_local_memory/LMB_Clk",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "axi_emc_0/rdclk",
          "axi_smc/aclk",
          "axi_emc_0/s_axi_aclk",
          "microblaze_0_axi_periph/S00_ACLK",
          "axi_uartlite_0/s_axi_aclk",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/ACLK",
          "axi_gpio_0/s_axi_aclk",
          "microblaze_0_axi_periph/M01_ACLK",
          "axi_quad_spi_0/s_axi_aclk",
          "microblaze_0_axi_periph/M02_ACLK"
        ]
      },
      "rst_btn0_1": {
        "ports": [
          "rst_btn0",
          "clk_wiz_0/reset",
          "rst_clk_wiz_1_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "microblaze_0/Reset"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "axi_emc_0/s_axi_aresetn",
          "axi_smc/aresetn",
          "microblaze_0_axi_periph/S00_ARESETN",
          "axi_uartlite_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M01_ARESETN",
          "axi_quad_spi_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M02_ARESETN"
        ]
      },
      "sysclk_1": {
        "ports": [
          "sysclk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "RST_pio45"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "DC_pio46"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_emc_0_Mem0": {
                "address_block": "/axi_emc_0/S_AXI_MEM/Mem0",
                "offset": "0x60000000",
                "range": "512K",
                "offset_base_param": "C_S_AXI_MEM0_BASEADDR",
                "offset_high_param": "C_S_AXI_MEM0_HIGHADDR"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x44A00000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "16K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_axi_emc_0_Mem0": {
                "address_block": "/axi_emc_0/S_AXI_MEM/Mem0",
                "offset": "0x60000000",
                "range": "512K",
                "offset_base_param": "C_S_AXI_MEM0_BASEADDR",
                "offset_high_param": "C_S_AXI_MEM0_HIGHADDR"
              },
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "16K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}