// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2022 MediaTek Inc.
 * Author: Owen Chen <owen.chen@mediatek.com>
 */

&clkitg {
	status = "okay";
	bring-up {
		compatible = "mediatek,clk-bring-up";
		clocks =
			<&topckgen_clk CLK_TOP_DISP0_SEL>,
			<&topckgen_clk CLK_TOP_DISP1_SEL>,
			<&topckgen_clk CLK_TOP_OVL0_SEL>,
			<&topckgen_clk CLK_TOP_OVL1_SEL>,
			<&topckgen_clk CLK_TOP_MMUP_SEL>,
			<&topckgen_clk CLK_TOP_DSP_SEL>,
			<&topckgen_clk CLK_TOP_UART_SEL>,
			<&topckgen_clk CLK_TOP_SPI_SEL>,
			<&topckgen_clk CLK_TOP_DP_SEL>,
			<&topckgen_clk CLK_TOP_PEXTP_MBIST_SEL>,
			<&topckgen_clk CLK_TOP_ADSP_SEL>,
			<&topckgen_clk CLK_TOP_PWM_SEL>,
			<&topckgen_clk CLK_TOP_SFLASH_SEL>,
			<&topckgen_clk CLK_TOP_IPSEAST_SEL>,
			<&topckgen_clk CLK_TOP_IPSSOUTH_SEL>,
			<&topckgen_clk CLK_TOP_IPSWEST_SEL>,
			<&topckgen_clk CLK_TOP_TL_SEL>,
			<&topckgen_clk CLK_TOP_AUDIO_LOCAL_BUS_SEL>,
			<&topckgen_clk CLK_TOP_APLL_ETDM_IN1_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_ETDM_OUT1_MCK_SEL>,
			<&topckgen_clk CLK_TOP_APLL_I2S10_MCK_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG2_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG3_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG4_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG5_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG6_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG7_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG8_SEL>,
			<&topckgen_clk CLK_TOP_SENINF_SEL>,
			<&topckgen_clk CLK_TOP_SENINF1_SEL>,
			<&topckgen_clk CLK_TOP_SENINF2_SEL>,
			<&topckgen_clk CLK_TOP_SENINF3_SEL>,
			<&topckgen_clk CLK_TOP_SENINF4_SEL>,
			<&topckgen_clk CLK_TOP_SENINF5_SEL>,
			<&topckgen_clk CLK_TOP_CAM_SEL>,
			<&topckgen_clk CLK_TOP_CAMTM_SEL>,
			<&infracfg_ao_clk CLK_IFRAO_CLDMA_BCLK>,
			<&infracfg_ao_clk CLK_IFRAO_FBIST2FPC>,
			<&infracfg_ao_clk CLK_IFRAO_DPMAIF_MAIN>,
			<&infracfg_ao_clk CLK_IFRAO_RG_MMW_DPMAIF26M_CK>,
			<&pericfg_ao_clk CLK_PERAO_PWM_H>,
			<&pericfg_ao_clk CLK_PERAO_PWM_B>,
			<&pericfg_ao_clk CLK_PERAO_PWM_FB1>,
			<&pericfg_ao_clk CLK_PERAO_PWM_FB2>,
			<&pericfg_ao_clk CLK_PERAO_PWM_FB3>,
			<&pericfg_ao_clk CLK_PERAO_PWM_FB4>,
			<&pericfg_ao_clk CLK_PERAO_SPI0_B>,
			<&pericfg_ao_clk CLK_PERAO_SPI1_B>,
			<&pericfg_ao_clk CLK_PERAO_SPI2_B>,
			<&pericfg_ao_clk CLK_PERAO_SPI3_B>,
			<&pericfg_ao_clk CLK_PERAO_SPI4_B>,
			<&pericfg_ao_clk CLK_PERAO_SPI5_B>,
			<&pericfg_ao_clk CLK_PERAO_SPI6_B>,
			<&pericfg_ao_clk CLK_PERAO_SPI7_B>,
			<&pericfg_ao_clk CLK_PERAO_SPI0_H>,
			<&pericfg_ao_clk CLK_PERAO_SPI1_H>,
			<&pericfg_ao_clk CLK_PERAO_SPI2_H>,
			<&pericfg_ao_clk CLK_PERAO_SPI3_H>,
			<&pericfg_ao_clk CLK_PERAO_SPI4_H>,
			<&pericfg_ao_clk CLK_PERAO_SPI5_H>,
			<&pericfg_ao_clk CLK_PERAO_SPI6_H>,
			<&pericfg_ao_clk CLK_PERAO_SPI7_H>,
			<&pericfg_ao_clk CLK_PERAO_SFLASH>,
			<&pericfg_ao_clk CLK_PERAO_SFLASH_F>,
			<&pericfg_ao_clk CLK_PERAO_SFLASH_H>,
			<&pericfg_ao_clk CLK_PERAO_SFLASH_P>,
			<&pericfg_ao_clk CLK_PERAO_DMA_B>,
			<&pericfg_ao_clk CLK_PERAO_UARTHUB>,
			<&pericfg_ao_clk CLK_PERAO_UARTHUB_H>,
			<&pericfg_ao_clk CLK_PERAO_UARTHUB_P>,
			<&pericfg_ao_clk CLK_PERAO_AUDIO_SLV>,
			<&pericfg_ao_clk CLK_PERAO_AUDIO_MST>,
			<&pericfg_ao_clk CLK_PERAO_AUDIO_INTBUS>,
			<&pextpcfg_ao_clk CLK_PEXT_MAC0_26M>,
			<&pextpcfg_ao_clk CLK_PEXT_MAC0_P1_PCLK_250M>,
			<&pextpcfg_ao_clk CLK_PEXT_MAC0_GFMUX_TL>,
			<&pextpcfg_ao_clk CLK_PEXT_MAC0_FMEM>,
			<&pextpcfg_ao_clk CLK_PEXT_MAC0_HCLK>,
			<&pextpcfg_ao_clk CLK_PEXT_PHY0_REF>,
			<&pextpcfg_ao_clk CLK_PEXT_MAC1_26M>,
			<&pextpcfg_ao_clk CLK_PEXT_MAC1_P1_PCLK_250M>,
			<&pextpcfg_ao_clk CLK_PEXT_MAC1_GFMUX_TL>,
			<&pextpcfg_ao_clk CLK_PEXT_MAC1_FMEM>,
			<&pextpcfg_ao_clk CLK_PEXT_MAC1_HCLK>,
			<&pextpcfg_ao_clk CLK_PEXT_PHY1_REF>,
			<&vlp_cksys_clk CLK_VLP_CK_DPSW_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_PWM_VLP_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_SRCK_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_SRAMRC_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_CAMTG_VLP_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_IPS_SEL>,
			<&scp_clk CLK_SCP_SET_SPI0>,
			<&scp_clk CLK_SCP_SET_SPI1>,
			<&scp_clk CLK_SCP_SET_SPI2>,
			<&scp_clk CLK_SCP_SET_SPI3>,
			<&camsys_main_clk CLK_CAM_MAIN_LARB13_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_LARB14_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_LARB27_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_LARB29_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBA_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBB_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBC_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAMTG_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_SENINF_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAMSV_TOP_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_ADLRD_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_ADLWR_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_UISP_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_FAKE_ENG_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM2SYS_GALS_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM2MM2_GALS_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_IPS_CON_0>,
			<&camsys_main_clk CLK_CAM_MAIN_CAMSV_A_CON_1>,
			<&camsys_main_clk CLK_CAM_MAIN_CAMSV_B_CON_1>,
			<&camsys_main_clk CLK_CAM_MAIN_CAMSV_C_CON_1>,
			<&camsys_main_clk CLK_CAM_MAIN_CAMSV_D_CON_1>,
			<&camsys_main_clk CLK_CAM_MAIN_CAMSV_E_CON_1>,
			<&camsys_main_clk CLK_CAM_MAIN_CAMSV_CON_1>,
			<&ccu_main_clk CLK_CCUSYS_DPE>,
			<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
			<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW0>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW1>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW2>,
			<&camsys_mraw_clk CLK_CAM_MR_MRAW3>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA0>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA1>,
			<&camsys_rawa_clk CLK_CAM_RA_LARBX>,
			<&camsys_rawa_clk CLK_CAM_RA_CAM>,
			<&camsys_rawa_clk CLK_CAM_RA_CAMTG>,
			<&camsys_yuva_clk CLK_CAM_YA_LARBX>,
			<&camsys_yuva_clk CLK_CAM_YA_CAM>,
			<&camsys_yuva_clk CLK_CAM_YA_CAMTG>,
			<&camsys_rawb_clk CLK_CAM_RB_LARBX>,
			<&camsys_rawb_clk CLK_CAM_RB_CAM>,
			<&camsys_rawb_clk CLK_CAM_RB_CAMTG>,
			<&camsys_yuvb_clk CLK_CAM_YB_LARBX>,
			<&camsys_yuvb_clk CLK_CAM_YB_CAM>,
			<&camsys_yuvb_clk CLK_CAM_YB_CAMTG>,
			<&camsys_rawc_clk CLK_CAM_RC_LARBX>,
			<&camsys_rawc_clk CLK_CAM_RC_CAM>,
			<&camsys_rawc_clk CLK_CAM_RC_CAMTG>,
			<&camsys_yuvc_clk CLK_CAM_YC_LARBX>,
			<&camsys_yuvc_clk CLK_CAM_YC_CAM>,
			<&camsys_yuvc_clk CLK_CAM_YC_CAMTG>,
			<&dispsys_config_clk CLK_MM_CONFIG>,
			<&dispsys_config_clk CLK_MM_DISP_MUTEX0>,
			<&dispsys_config_clk CLK_MM_DISP_AAL0>,
			<&dispsys_config_clk CLK_MM_DISP_C3D0>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR0>,
			<&dispsys_config_clk CLK_MM_DISP_CCORR1>,
			<&dispsys_config_clk CLK_MM_DISP_CHIST0>,
			<&dispsys_config_clk CLK_MM_DISP_CHIST1>,
			<&dispsys_config_clk CLK_MM_DISP_COLOR0>,
			<&dispsys_config_clk CLK_MM_DISP_DITHER0>,
			<&dispsys_config_clk CLK_MM_DISP_DITHER1>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC0>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC1>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC2>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC3>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC4>,
			<&dispsys_config_clk CLK_MM_DISP_DLI_ASYNC5>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC0>,
			<&dispsys_config_clk CLK_MM_DISP_DLO_ASYNC1>,
			<&dispsys_config_clk CLK_MM_DISP_DP_INTF0>,
			<&dispsys_config_clk CLK_MM_DISP_DSC_WRAP0>,
			<&dispsys_config_clk CLK_MM_DISP_DSI0>,
			<&dispsys_config_clk CLK_MM_DISP_GAMMA0>,
			<&dispsys_config_clk CLK_MM_MDP_AAL0>,
			<&dispsys_config_clk CLK_MM_MDP_RDMA0>,
			<&dispsys_config_clk CLK_MM_DISP_MERGE0>,
			<&dispsys_config_clk CLK_MM_DISP_MERGE1>,
			<&dispsys_config_clk CLK_MM_DISP_ODDMR0>,
			<&dispsys_config_clk CLK_MM_DISP_POSTALIGN0>,
			<&dispsys_config_clk CLK_MM_DISP_POSTMASK0>,
			<&dispsys_config_clk CLK_MM_DISP_RELAY0>,
			<&dispsys_config_clk CLK_MM_DISP_RSZ0>,
			<&dispsys_config_clk CLK_MM_DISP_SPR0>,
			<&dispsys_config_clk CLK_MM_DISP_TDSHP0>,
			<&dispsys_config_clk CLK_MM_DISP_TDSHP1>,
			<&dispsys_config_clk CLK_MM_DISP_UFBC_WDMA1>,
			<&dispsys_config_clk CLK_MM_DISP_VDCM0>,
			<&dispsys_config_clk CLK_MM_DISP_WDMA1>,
			<&dispsys_config_clk CLK_MM_SMI_SUB_COMM0>,
			<&dispsys_config_clk CLK_MM_DISP_Y2R0>,
			<&dispsys_config_clk CLK_MM_DSI_CLK>,
			<&dispsys_config_clk CLK_MM_DP_CLK>,
			<&dispsys_config_clk CLK_MM_26M_CLK>,
			<&dispsys1_config_clk CLK_MM1_CONFIG>,
			<&dispsys1_config_clk CLK_MM1_DISP_MUTEX0>,
			<&dispsys1_config_clk CLK_MM1_DISP_AAL0>,
			<&dispsys1_config_clk CLK_MM1_DISP_C3D0>,
			<&dispsys1_config_clk CLK_MM1_DISP_CCORR0>,
			<&dispsys1_config_clk CLK_MM1_DISP_CCORR1>,
			<&dispsys1_config_clk CLK_MM1_DISP_CHIST0>,
			<&dispsys1_config_clk CLK_MM1_DISP_CHIST1>,
			<&dispsys1_config_clk CLK_MM1_DISP_COLOR0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DITHER0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DITHER1>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC1>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC2>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC3>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC4>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC5>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLO_ASYNC0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DLO_ASYNC1>,
			<&dispsys1_config_clk CLK_MM1_DISP_DP_INTF0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSC_WRAP0>,
			<&dispsys1_config_clk CLK_MM1_DISP_DSI0>,
			<&dispsys1_config_clk CLK_MM1_DISP_GAMMA0>,
			<&dispsys1_config_clk CLK_MM1_MDP_AAL0>,
			<&dispsys1_config_clk CLK_MM1_MDP_RDMA0>,
			<&dispsys1_config_clk CLK_MM1_DISP_MERGE0>,
			<&dispsys1_config_clk CLK_MM1_DISP_MERGE1>,
			<&dispsys1_config_clk CLK_MM1_DISP_ODDMR0>,
			<&dispsys1_config_clk CLK_MM1_DISP_POSTALIGN0>,
			<&dispsys1_config_clk CLK_MM1_DISP_POSTMASK0>,
			<&dispsys1_config_clk CLK_MM1_DISP_RELAY0>,
			<&dispsys1_config_clk CLK_MM1_DISP_RSZ0>,
			<&dispsys1_config_clk CLK_MM1_DISP_SPR0>,
			<&dispsys1_config_clk CLK_MM1_DISP_TDSHP0>,
			<&dispsys1_config_clk CLK_MM1_DISP_TDSHP1>,
			<&dispsys1_config_clk CLK_MM1_DISP_UFBC_WDMA1>,
			<&dispsys1_config_clk CLK_MM1_DISP_VDCM0>,
			<&dispsys1_config_clk CLK_MM1_DISP_WDMA1>,
			<&dispsys1_config_clk CLK_MM1_SMI_SUB_COMM0>,
			<&dispsys1_config_clk CLK_MM1_DISP_Y2R0>,
			<&dispsys1_config_clk CLK_MM1_DSI_CLK>,
			<&dispsys1_config_clk CLK_MM1_DP_CLK>,
			<&dispsys1_config_clk CLK_MM1_26M_CLK>,
			<&ovlsys_config_clk CLK_OVL_CONFIG>,
			<&ovlsys_config_clk CLK_OVL_DISP_FAKE_ENG0>,
			<&ovlsys_config_clk CLK_OVL_DISP_FAKE_ENG1>,
			<&ovlsys_config_clk CLK_OVL_DISP_MUTEX0>,
			<&ovlsys_config_clk CLK_OVL_OVL0_2L>,
			<&ovlsys_config_clk CLK_OVL_OVL1_2L>,
			<&ovlsys_config_clk CLK_OVL_OVL2_2L>,
			<&ovlsys_config_clk CLK_OVL_OVL3_2L>,
			<&ovlsys_config_clk CLK_OVL_DISP_RSZ1>,
			<&ovlsys_config_clk CLK_OVL_MDP_RSZ0>,
			<&ovlsys_config_clk CLK_OVL_DISP_WDMA0>,
			<&ovlsys_config_clk CLK_OVL_DISP_UFBC_WDMA0>,
			<&ovlsys_config_clk CLK_OVL_DISP_WDMA2>,
			<&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC0>,
			<&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC1>,
			<&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC2>,
			<&ovlsys_config_clk CLK_OVL_DISP_DLO_ASYNC0>,
			<&ovlsys_config_clk CLK_OVL_DISP_DLO_ASYNC1>,
			<&ovlsys_config_clk CLK_OVL_DISP_DLO_ASYNC2>,
			<&ovlsys_config_clk CLK_OVL_DISP_DLO_ASYNC3>,
			<&ovlsys_config_clk CLK_OVL_DISP_DLO_ASYNC4>,
			<&ovlsys_config_clk CLK_OVL_DISP_DLO_ASYNC5>,
			<&ovlsys_config_clk CLK_OVL_DISP_DLO_ASYNC6>,
			<&ovlsys_config_clk CLK_OVL_INLINEROT>,
			<&ovlsys_config_clk CLK_OVL_SMI_SUB_COMMON0>,
			<&ovlsys_config_clk CLK_OVL_DISP_Y2R0>,
			<&ovlsys_config_clk CLK_OVL_DISP_Y2R1>,
			<&ovlsys1_config_clk CLK_OVL1_CONFIG>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_FAKE_ENG0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_FAKE_ENG1>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_MUTEX0>,
			<&ovlsys1_config_clk CLK_OVL1_OVL0_2L>,
			<&ovlsys1_config_clk CLK_OVL1_OVL1_2L>,
			<&ovlsys1_config_clk CLK_OVL1_OVL2_2L>,
			<&ovlsys1_config_clk CLK_OVL1_OVL3_2L>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_RSZ1>,
			<&ovlsys1_config_clk CLK_OVL1_MDP_RSZ0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_WDMA0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_UFBC_WDMA0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_WDMA2>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DLI_ASYNC0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DLI_ASYNC1>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DLI_ASYNC2>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DLO_ASYNC0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DLO_ASYNC1>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DLO_ASYNC2>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DLO_ASYNC3>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DLO_ASYNC4>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DLO_ASYNC5>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_DLO_ASYNC6>,
			<&ovlsys1_config_clk CLK_OVL1_INLINEROT>,
			<&ovlsys1_config_clk CLK_OVL1_SMI_SUB_COMMON0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_Y2R0>,
			<&ovlsys1_config_clk CLK_OVL1_DISP_Y2R1>,
			<&ssr_top_clk CLK_SSR_TOP_RG_RW_SSR_RNG>,
			<&ssr_top_clk CLK_SSR_TOP_RQ_RW_SSR_DMA>,
			<&ssr_top_clk CLK_SSR_TOP_RQ_RW_SSR_KDF>,
			<&ssr_top_clk CLK_SSR_TOP_RQ_RW_SSR_PKA>;
	};

	bring-up-pd-ufs0_phy_shutdown {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_UFS0_PHY_SHUTDOWN>;
	};

	bring-up-pd-pextp_mac0_shutdown {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_PEXTP_MAC0_SHUTDOWN>;
	};

	bring-up-pd-pextp_mac1_shutdown {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_PEXTP_MAC1_SHUTDOWN>;
	};

	bring-up-pd-pextp_phy0 {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_PEXTP_PHY0>;
	};

	bring-up-pd-pextp_phy1 {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_PEXTP_PHY1>;
	};

	bring-up-pd-audio {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_AUDIO>;
	};

	bring-up-pd-adsp_top_dormant {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_ADSP_TOP_DORMANT>;
	};

	bring-up-pd-cam_main {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_CAM_MAIN>;
	};

	bring-up-pd-cam_mraw {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_CAM_MRAW>;
	};

	bring-up-pd-cam_suba {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_CAM_SUBA>;
	};

	bring-up-pd-cam_subb {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_CAM_SUBB>;
	};

	bring-up-pd-cam_subc {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_CAM_SUBC>;
	};

	bring-up-pd-cam_vcore {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_CAM_VCORE>;
	};

	bring-up-pd-dis0_shutdown {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_DIS0_SHUTDOWN>;
	};

	bring-up-pd-dis1_shutdown {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_DIS1_SHUTDOWN>;
	};

	bring-up-pd-ovlsys_shutdown {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_OVLSYS_SHUTDOWN>;
	};

	bring-up-pd-ovlsys1_shutdown {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_OVLSYS1_SHUTDOWN>;
	};

	bring-up-pd-mm_proc_dormant {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_MM_PROC_DORMANT>;
	};

	bring-up-pd-dp_tx {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_DP_TX>;
	};

	bring-up-pd-csi_rx {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_CSI_RX>;
	};

	bring-up-pd-ssrsys {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_SSR>;
	};

	bring-up-pd-dxcc_shutdown {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6985_POWER_DOMAIN_DXCC_SHUTDOWN>;
	};

};
