Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 29 02:09:17 2021
| Host         : DESKTOP-Johnny running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: minuteDec (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: minuteInc (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: secondDec (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: secondInc (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mainStage1/clockStage0/fast_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: mainStage1/clockStage0/outsignal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.751     -106.979                     43                  411        0.160        0.000                      0                  411        4.500        0.000                       0                   230  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.751     -106.979                     43                  411        0.160        0.000                      0                  411        4.500        0.000                       0                   230  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           43  Failing Endpoints,  Worst Slack       -2.751ns,  Total Violation     -106.979ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.751ns  (required time - arrival time)
  Source:                 mainStage2/number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/time1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.245ns  (logic 6.638ns (54.209%)  route 5.607ns (45.791%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.611     5.213    mainStage2/clk_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  mainStage2/number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  mainStage2/number_reg[1]/Q
                         net (fo=23, routed)          0.736     6.467    mainStage2/number[1]
    SLICE_X10Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.591 r  mainStage2/time12_i_13/O
                         net (fo=1, routed)           0.475     7.066    mainStage2/time12_i_13_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.190 r  mainStage2/time12_i_7/O
                         net (fo=1, routed)           0.329     7.520    mainStage2/time12_i_7_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I0_O)        0.124     7.644 r  mainStage2/time12_i_5/O
                         net (fo=10, routed)          0.596     8.240    mainStage2/time12_i_5_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.364 r  mainStage2/time12_i_1/O
                         net (fo=1, routed)           0.375     8.740    mainStage2/A[4]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[4]_P[25])
                                                      3.656    12.396 r  mainStage2/time12/P[25]
                         net (fo=2, routed)           0.604    12.999    mainStage2/time12_n_80
    SLICE_X11Y126        LUT4 (Prop_lut4_I0_O)        0.124    13.123 r  mainStage2/i__carry_i_3/O
                         net (fo=1, routed)           0.000    13.123    mainStage2/i__carry_i_3_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  mainStage2/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.673    mainStage2/time12_inferred__0/i__carry_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.007 r  mainStage2/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.889    14.896    mainStage2/time120_out[5]
    SLICE_X14Y129        LUT4 (Prop_lut4_I2_O)        0.303    15.199 r  mainStage2/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.199    mainStage2/time10_carry__2_i_7_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.732 r  mainStage2/time10_carry__2/CO[3]
                         net (fo=3, routed)           0.760    16.492    mainStage2/time10_carry__2_n_0
    SLICE_X12Y130        LUT5 (Prop_lut5_I4_O)        0.124    16.616 r  mainStage2/time1[0]_i_1/O
                         net (fo=32, routed)          0.843    17.459    mainStage2/time1[0]_i_1_n_0
    SLICE_X13Y125        FDRE                                         r  mainStage2/time1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.491    14.913    mainStage2/clk_IBUF_BUFG
    SLICE_X13Y125        FDRE                                         r  mainStage2/time1_reg[0]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X13Y125        FDRE (Setup_fdre_C_R)       -0.429    14.708    mainStage2/time1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -17.459    
  -------------------------------------------------------------------
                         slack                                 -2.751    

Slack (VIOLATED) :        -2.751ns  (required time - arrival time)
  Source:                 mainStage2/number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/time1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.245ns  (logic 6.638ns (54.209%)  route 5.607ns (45.791%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.611     5.213    mainStage2/clk_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  mainStage2/number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  mainStage2/number_reg[1]/Q
                         net (fo=23, routed)          0.736     6.467    mainStage2/number[1]
    SLICE_X10Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.591 r  mainStage2/time12_i_13/O
                         net (fo=1, routed)           0.475     7.066    mainStage2/time12_i_13_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.190 r  mainStage2/time12_i_7/O
                         net (fo=1, routed)           0.329     7.520    mainStage2/time12_i_7_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I0_O)        0.124     7.644 r  mainStage2/time12_i_5/O
                         net (fo=10, routed)          0.596     8.240    mainStage2/time12_i_5_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.364 r  mainStage2/time12_i_1/O
                         net (fo=1, routed)           0.375     8.740    mainStage2/A[4]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[4]_P[25])
                                                      3.656    12.396 r  mainStage2/time12/P[25]
                         net (fo=2, routed)           0.604    12.999    mainStage2/time12_n_80
    SLICE_X11Y126        LUT4 (Prop_lut4_I0_O)        0.124    13.123 r  mainStage2/i__carry_i_3/O
                         net (fo=1, routed)           0.000    13.123    mainStage2/i__carry_i_3_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  mainStage2/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.673    mainStage2/time12_inferred__0/i__carry_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.007 r  mainStage2/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.889    14.896    mainStage2/time120_out[5]
    SLICE_X14Y129        LUT4 (Prop_lut4_I2_O)        0.303    15.199 r  mainStage2/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.199    mainStage2/time10_carry__2_i_7_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.732 r  mainStage2/time10_carry__2/CO[3]
                         net (fo=3, routed)           0.760    16.492    mainStage2/time10_carry__2_n_0
    SLICE_X12Y130        LUT5 (Prop_lut5_I4_O)        0.124    16.616 r  mainStage2/time1[0]_i_1/O
                         net (fo=32, routed)          0.843    17.459    mainStage2/time1[0]_i_1_n_0
    SLICE_X13Y125        FDRE                                         r  mainStage2/time1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.491    14.913    mainStage2/clk_IBUF_BUFG
    SLICE_X13Y125        FDRE                                         r  mainStage2/time1_reg[1]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X13Y125        FDRE (Setup_fdre_C_R)       -0.429    14.708    mainStage2/time1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -17.459    
  -------------------------------------------------------------------
                         slack                                 -2.751    

Slack (VIOLATED) :        -2.751ns  (required time - arrival time)
  Source:                 mainStage2/number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/time1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.245ns  (logic 6.638ns (54.209%)  route 5.607ns (45.791%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.611     5.213    mainStage2/clk_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  mainStage2/number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  mainStage2/number_reg[1]/Q
                         net (fo=23, routed)          0.736     6.467    mainStage2/number[1]
    SLICE_X10Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.591 r  mainStage2/time12_i_13/O
                         net (fo=1, routed)           0.475     7.066    mainStage2/time12_i_13_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.190 r  mainStage2/time12_i_7/O
                         net (fo=1, routed)           0.329     7.520    mainStage2/time12_i_7_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I0_O)        0.124     7.644 r  mainStage2/time12_i_5/O
                         net (fo=10, routed)          0.596     8.240    mainStage2/time12_i_5_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.364 r  mainStage2/time12_i_1/O
                         net (fo=1, routed)           0.375     8.740    mainStage2/A[4]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[4]_P[25])
                                                      3.656    12.396 r  mainStage2/time12/P[25]
                         net (fo=2, routed)           0.604    12.999    mainStage2/time12_n_80
    SLICE_X11Y126        LUT4 (Prop_lut4_I0_O)        0.124    13.123 r  mainStage2/i__carry_i_3/O
                         net (fo=1, routed)           0.000    13.123    mainStage2/i__carry_i_3_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  mainStage2/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.673    mainStage2/time12_inferred__0/i__carry_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.007 r  mainStage2/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.889    14.896    mainStage2/time120_out[5]
    SLICE_X14Y129        LUT4 (Prop_lut4_I2_O)        0.303    15.199 r  mainStage2/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.199    mainStage2/time10_carry__2_i_7_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.732 r  mainStage2/time10_carry__2/CO[3]
                         net (fo=3, routed)           0.760    16.492    mainStage2/time10_carry__2_n_0
    SLICE_X12Y130        LUT5 (Prop_lut5_I4_O)        0.124    16.616 r  mainStage2/time1[0]_i_1/O
                         net (fo=32, routed)          0.843    17.459    mainStage2/time1[0]_i_1_n_0
    SLICE_X13Y125        FDRE                                         r  mainStage2/time1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.491    14.913    mainStage2/clk_IBUF_BUFG
    SLICE_X13Y125        FDRE                                         r  mainStage2/time1_reg[2]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X13Y125        FDRE (Setup_fdre_C_R)       -0.429    14.708    mainStage2/time1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -17.459    
  -------------------------------------------------------------------
                         slack                                 -2.751    

Slack (VIOLATED) :        -2.751ns  (required time - arrival time)
  Source:                 mainStage2/number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/time1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.245ns  (logic 6.638ns (54.209%)  route 5.607ns (45.791%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.611     5.213    mainStage2/clk_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  mainStage2/number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  mainStage2/number_reg[1]/Q
                         net (fo=23, routed)          0.736     6.467    mainStage2/number[1]
    SLICE_X10Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.591 r  mainStage2/time12_i_13/O
                         net (fo=1, routed)           0.475     7.066    mainStage2/time12_i_13_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.190 r  mainStage2/time12_i_7/O
                         net (fo=1, routed)           0.329     7.520    mainStage2/time12_i_7_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I0_O)        0.124     7.644 r  mainStage2/time12_i_5/O
                         net (fo=10, routed)          0.596     8.240    mainStage2/time12_i_5_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.364 r  mainStage2/time12_i_1/O
                         net (fo=1, routed)           0.375     8.740    mainStage2/A[4]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[4]_P[25])
                                                      3.656    12.396 r  mainStage2/time12/P[25]
                         net (fo=2, routed)           0.604    12.999    mainStage2/time12_n_80
    SLICE_X11Y126        LUT4 (Prop_lut4_I0_O)        0.124    13.123 r  mainStage2/i__carry_i_3/O
                         net (fo=1, routed)           0.000    13.123    mainStage2/i__carry_i_3_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  mainStage2/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.673    mainStage2/time12_inferred__0/i__carry_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.007 r  mainStage2/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.889    14.896    mainStage2/time120_out[5]
    SLICE_X14Y129        LUT4 (Prop_lut4_I2_O)        0.303    15.199 r  mainStage2/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.199    mainStage2/time10_carry__2_i_7_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.732 r  mainStage2/time10_carry__2/CO[3]
                         net (fo=3, routed)           0.760    16.492    mainStage2/time10_carry__2_n_0
    SLICE_X12Y130        LUT5 (Prop_lut5_I4_O)        0.124    16.616 r  mainStage2/time1[0]_i_1/O
                         net (fo=32, routed)          0.843    17.459    mainStage2/time1[0]_i_1_n_0
    SLICE_X13Y125        FDRE                                         r  mainStage2/time1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.491    14.913    mainStage2/clk_IBUF_BUFG
    SLICE_X13Y125        FDRE                                         r  mainStage2/time1_reg[3]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X13Y125        FDRE (Setup_fdre_C_R)       -0.429    14.708    mainStage2/time1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -17.459    
  -------------------------------------------------------------------
                         slack                                 -2.751    

Slack (VIOLATED) :        -2.608ns  (required time - arrival time)
  Source:                 mainStage2/number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/time1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 6.638ns (54.840%)  route 5.466ns (45.160%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.611     5.213    mainStage2/clk_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  mainStage2/number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  mainStage2/number_reg[1]/Q
                         net (fo=23, routed)          0.736     6.467    mainStage2/number[1]
    SLICE_X10Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.591 r  mainStage2/time12_i_13/O
                         net (fo=1, routed)           0.475     7.066    mainStage2/time12_i_13_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.190 r  mainStage2/time12_i_7/O
                         net (fo=1, routed)           0.329     7.520    mainStage2/time12_i_7_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I0_O)        0.124     7.644 r  mainStage2/time12_i_5/O
                         net (fo=10, routed)          0.596     8.240    mainStage2/time12_i_5_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.364 r  mainStage2/time12_i_1/O
                         net (fo=1, routed)           0.375     8.740    mainStage2/A[4]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[4]_P[25])
                                                      3.656    12.396 r  mainStage2/time12/P[25]
                         net (fo=2, routed)           0.604    12.999    mainStage2/time12_n_80
    SLICE_X11Y126        LUT4 (Prop_lut4_I0_O)        0.124    13.123 r  mainStage2/i__carry_i_3/O
                         net (fo=1, routed)           0.000    13.123    mainStage2/i__carry_i_3_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  mainStage2/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.673    mainStage2/time12_inferred__0/i__carry_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.007 r  mainStage2/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.889    14.896    mainStage2/time120_out[5]
    SLICE_X14Y129        LUT4 (Prop_lut4_I2_O)        0.303    15.199 r  mainStage2/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.199    mainStage2/time10_carry__2_i_7_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.732 r  mainStage2/time10_carry__2/CO[3]
                         net (fo=3, routed)           0.760    16.492    mainStage2/time10_carry__2_n_0
    SLICE_X12Y130        LUT5 (Prop_lut5_I4_O)        0.124    16.616 r  mainStage2/time1[0]_i_1/O
                         net (fo=32, routed)          0.702    17.318    mainStage2/time1[0]_i_1_n_0
    SLICE_X13Y126        FDRE                                         r  mainStage2/time1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.493    14.915    mainStage2/clk_IBUF_BUFG
    SLICE_X13Y126        FDRE                                         r  mainStage2/time1_reg[4]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X13Y126        FDRE (Setup_fdre_C_R)       -0.429    14.710    mainStage2/time1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -17.318    
  -------------------------------------------------------------------
                         slack                                 -2.608    

Slack (VIOLATED) :        -2.608ns  (required time - arrival time)
  Source:                 mainStage2/number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/time1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 6.638ns (54.840%)  route 5.466ns (45.160%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.611     5.213    mainStage2/clk_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  mainStage2/number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  mainStage2/number_reg[1]/Q
                         net (fo=23, routed)          0.736     6.467    mainStage2/number[1]
    SLICE_X10Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.591 r  mainStage2/time12_i_13/O
                         net (fo=1, routed)           0.475     7.066    mainStage2/time12_i_13_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.190 r  mainStage2/time12_i_7/O
                         net (fo=1, routed)           0.329     7.520    mainStage2/time12_i_7_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I0_O)        0.124     7.644 r  mainStage2/time12_i_5/O
                         net (fo=10, routed)          0.596     8.240    mainStage2/time12_i_5_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.364 r  mainStage2/time12_i_1/O
                         net (fo=1, routed)           0.375     8.740    mainStage2/A[4]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[4]_P[25])
                                                      3.656    12.396 r  mainStage2/time12/P[25]
                         net (fo=2, routed)           0.604    12.999    mainStage2/time12_n_80
    SLICE_X11Y126        LUT4 (Prop_lut4_I0_O)        0.124    13.123 r  mainStage2/i__carry_i_3/O
                         net (fo=1, routed)           0.000    13.123    mainStage2/i__carry_i_3_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  mainStage2/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.673    mainStage2/time12_inferred__0/i__carry_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.007 r  mainStage2/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.889    14.896    mainStage2/time120_out[5]
    SLICE_X14Y129        LUT4 (Prop_lut4_I2_O)        0.303    15.199 r  mainStage2/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.199    mainStage2/time10_carry__2_i_7_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.732 r  mainStage2/time10_carry__2/CO[3]
                         net (fo=3, routed)           0.760    16.492    mainStage2/time10_carry__2_n_0
    SLICE_X12Y130        LUT5 (Prop_lut5_I4_O)        0.124    16.616 r  mainStage2/time1[0]_i_1/O
                         net (fo=32, routed)          0.702    17.318    mainStage2/time1[0]_i_1_n_0
    SLICE_X13Y126        FDRE                                         r  mainStage2/time1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.493    14.915    mainStage2/clk_IBUF_BUFG
    SLICE_X13Y126        FDRE                                         r  mainStage2/time1_reg[5]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X13Y126        FDRE (Setup_fdre_C_R)       -0.429    14.710    mainStage2/time1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -17.318    
  -------------------------------------------------------------------
                         slack                                 -2.608    

Slack (VIOLATED) :        -2.608ns  (required time - arrival time)
  Source:                 mainStage2/number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/time1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 6.638ns (54.840%)  route 5.466ns (45.160%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.611     5.213    mainStage2/clk_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  mainStage2/number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  mainStage2/number_reg[1]/Q
                         net (fo=23, routed)          0.736     6.467    mainStage2/number[1]
    SLICE_X10Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.591 r  mainStage2/time12_i_13/O
                         net (fo=1, routed)           0.475     7.066    mainStage2/time12_i_13_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.190 r  mainStage2/time12_i_7/O
                         net (fo=1, routed)           0.329     7.520    mainStage2/time12_i_7_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I0_O)        0.124     7.644 r  mainStage2/time12_i_5/O
                         net (fo=10, routed)          0.596     8.240    mainStage2/time12_i_5_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.364 r  mainStage2/time12_i_1/O
                         net (fo=1, routed)           0.375     8.740    mainStage2/A[4]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[4]_P[25])
                                                      3.656    12.396 r  mainStage2/time12/P[25]
                         net (fo=2, routed)           0.604    12.999    mainStage2/time12_n_80
    SLICE_X11Y126        LUT4 (Prop_lut4_I0_O)        0.124    13.123 r  mainStage2/i__carry_i_3/O
                         net (fo=1, routed)           0.000    13.123    mainStage2/i__carry_i_3_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  mainStage2/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.673    mainStage2/time12_inferred__0/i__carry_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.007 r  mainStage2/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.889    14.896    mainStage2/time120_out[5]
    SLICE_X14Y129        LUT4 (Prop_lut4_I2_O)        0.303    15.199 r  mainStage2/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.199    mainStage2/time10_carry__2_i_7_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.732 r  mainStage2/time10_carry__2/CO[3]
                         net (fo=3, routed)           0.760    16.492    mainStage2/time10_carry__2_n_0
    SLICE_X12Y130        LUT5 (Prop_lut5_I4_O)        0.124    16.616 r  mainStage2/time1[0]_i_1/O
                         net (fo=32, routed)          0.702    17.318    mainStage2/time1[0]_i_1_n_0
    SLICE_X13Y126        FDRE                                         r  mainStage2/time1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.493    14.915    mainStage2/clk_IBUF_BUFG
    SLICE_X13Y126        FDRE                                         r  mainStage2/time1_reg[6]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X13Y126        FDRE (Setup_fdre_C_R)       -0.429    14.710    mainStage2/time1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -17.318    
  -------------------------------------------------------------------
                         slack                                 -2.608    

Slack (VIOLATED) :        -2.608ns  (required time - arrival time)
  Source:                 mainStage2/number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/time1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 6.638ns (54.840%)  route 5.466ns (45.160%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.611     5.213    mainStage2/clk_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  mainStage2/number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  mainStage2/number_reg[1]/Q
                         net (fo=23, routed)          0.736     6.467    mainStage2/number[1]
    SLICE_X10Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.591 r  mainStage2/time12_i_13/O
                         net (fo=1, routed)           0.475     7.066    mainStage2/time12_i_13_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.190 r  mainStage2/time12_i_7/O
                         net (fo=1, routed)           0.329     7.520    mainStage2/time12_i_7_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I0_O)        0.124     7.644 r  mainStage2/time12_i_5/O
                         net (fo=10, routed)          0.596     8.240    mainStage2/time12_i_5_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.364 r  mainStage2/time12_i_1/O
                         net (fo=1, routed)           0.375     8.740    mainStage2/A[4]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[4]_P[25])
                                                      3.656    12.396 r  mainStage2/time12/P[25]
                         net (fo=2, routed)           0.604    12.999    mainStage2/time12_n_80
    SLICE_X11Y126        LUT4 (Prop_lut4_I0_O)        0.124    13.123 r  mainStage2/i__carry_i_3/O
                         net (fo=1, routed)           0.000    13.123    mainStage2/i__carry_i_3_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  mainStage2/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.673    mainStage2/time12_inferred__0/i__carry_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.007 r  mainStage2/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.889    14.896    mainStage2/time120_out[5]
    SLICE_X14Y129        LUT4 (Prop_lut4_I2_O)        0.303    15.199 r  mainStage2/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.199    mainStage2/time10_carry__2_i_7_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.732 r  mainStage2/time10_carry__2/CO[3]
                         net (fo=3, routed)           0.760    16.492    mainStage2/time10_carry__2_n_0
    SLICE_X12Y130        LUT5 (Prop_lut5_I4_O)        0.124    16.616 r  mainStage2/time1[0]_i_1/O
                         net (fo=32, routed)          0.702    17.318    mainStage2/time1[0]_i_1_n_0
    SLICE_X13Y126        FDRE                                         r  mainStage2/time1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.493    14.915    mainStage2/clk_IBUF_BUFG
    SLICE_X13Y126        FDRE                                         r  mainStage2/time1_reg[7]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X13Y126        FDRE (Setup_fdre_C_R)       -0.429    14.710    mainStage2/time1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                         -17.318    
  -------------------------------------------------------------------
                         slack                                 -2.608    

Slack (VIOLATED) :        -2.595ns  (required time - arrival time)
  Source:                 mainStage2/number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/time1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.095ns  (logic 6.638ns (54.881%)  route 5.457ns (45.119%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.611     5.213    mainStage2/clk_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  mainStage2/number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  mainStage2/number_reg[1]/Q
                         net (fo=23, routed)          0.736     6.467    mainStage2/number[1]
    SLICE_X10Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.591 r  mainStage2/time12_i_13/O
                         net (fo=1, routed)           0.475     7.066    mainStage2/time12_i_13_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.190 r  mainStage2/time12_i_7/O
                         net (fo=1, routed)           0.329     7.520    mainStage2/time12_i_7_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I0_O)        0.124     7.644 r  mainStage2/time12_i_5/O
                         net (fo=10, routed)          0.596     8.240    mainStage2/time12_i_5_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.364 r  mainStage2/time12_i_1/O
                         net (fo=1, routed)           0.375     8.740    mainStage2/A[4]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[4]_P[25])
                                                      3.656    12.396 r  mainStage2/time12/P[25]
                         net (fo=2, routed)           0.604    12.999    mainStage2/time12_n_80
    SLICE_X11Y126        LUT4 (Prop_lut4_I0_O)        0.124    13.123 r  mainStage2/i__carry_i_3/O
                         net (fo=1, routed)           0.000    13.123    mainStage2/i__carry_i_3_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  mainStage2/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.673    mainStage2/time12_inferred__0/i__carry_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.007 r  mainStage2/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.889    14.896    mainStage2/time120_out[5]
    SLICE_X14Y129        LUT4 (Prop_lut4_I2_O)        0.303    15.199 r  mainStage2/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.199    mainStage2/time10_carry__2_i_7_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.732 r  mainStage2/time10_carry__2/CO[3]
                         net (fo=3, routed)           0.760    16.492    mainStage2/time10_carry__2_n_0
    SLICE_X12Y130        LUT5 (Prop_lut5_I4_O)        0.124    16.616 r  mainStage2/time1[0]_i_1/O
                         net (fo=32, routed)          0.693    17.309    mainStage2/time1[0]_i_1_n_0
    SLICE_X13Y129        FDRE                                         r  mainStage2/time1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.497    14.919    mainStage2/clk_IBUF_BUFG
    SLICE_X13Y129        FDRE                                         r  mainStage2/time1_reg[16]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X13Y129        FDRE (Setup_fdre_C_R)       -0.429    14.714    mainStage2/time1_reg[16]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -17.309    
  -------------------------------------------------------------------
                         slack                                 -2.595    

Slack (VIOLATED) :        -2.595ns  (required time - arrival time)
  Source:                 mainStage2/number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage2/time1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.095ns  (logic 6.638ns (54.881%)  route 5.457ns (45.119%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.611     5.213    mainStage2/clk_IBUF_BUFG
    SLICE_X10Y124        FDRE                                         r  mainStage2/number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  mainStage2/number_reg[1]/Q
                         net (fo=23, routed)          0.736     6.467    mainStage2/number[1]
    SLICE_X10Y124        LUT5 (Prop_lut5_I0_O)        0.124     6.591 r  mainStage2/time12_i_13/O
                         net (fo=1, routed)           0.475     7.066    mainStage2/time12_i_13_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.190 r  mainStage2/time12_i_7/O
                         net (fo=1, routed)           0.329     7.520    mainStage2/time12_i_7_n_0
    SLICE_X10Y125        LUT5 (Prop_lut5_I0_O)        0.124     7.644 r  mainStage2/time12_i_5/O
                         net (fo=10, routed)          0.596     8.240    mainStage2/time12_i_5_n_0
    SLICE_X10Y126        LUT3 (Prop_lut3_I1_O)        0.124     8.364 r  mainStage2/time12_i_1/O
                         net (fo=1, routed)           0.375     8.740    mainStage2/A[4]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[4]_P[25])
                                                      3.656    12.396 r  mainStage2/time12/P[25]
                         net (fo=2, routed)           0.604    12.999    mainStage2/time12_n_80
    SLICE_X11Y126        LUT4 (Prop_lut4_I0_O)        0.124    13.123 r  mainStage2/i__carry_i_3/O
                         net (fo=1, routed)           0.000    13.123    mainStage2/i__carry_i_3_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.673 r  mainStage2/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.673    mainStage2/time12_inferred__0/i__carry_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.007 r  mainStage2/time12_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.889    14.896    mainStage2/time120_out[5]
    SLICE_X14Y129        LUT4 (Prop_lut4_I2_O)        0.303    15.199 r  mainStage2/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.199    mainStage2/time10_carry__2_i_7_n_0
    SLICE_X14Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.732 r  mainStage2/time10_carry__2/CO[3]
                         net (fo=3, routed)           0.760    16.492    mainStage2/time10_carry__2_n_0
    SLICE_X12Y130        LUT5 (Prop_lut5_I4_O)        0.124    16.616 r  mainStage2/time1[0]_i_1/O
                         net (fo=32, routed)          0.693    17.309    mainStage2/time1[0]_i_1_n_0
    SLICE_X13Y129        FDRE                                         r  mainStage2/time1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.497    14.919    mainStage2/clk_IBUF_BUFG
    SLICE_X13Y129        FDRE                                         r  mainStage2/time1_reg[17]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X13Y129        FDRE (Setup_fdre_C_R)       -0.429    14.714    mainStage2/time1_reg[17]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -17.309    
  -------------------------------------------------------------------
                         slack                                 -2.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mainStage0/alarmStage0/dechistory_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/alarmStage0/dechistory_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.518%)  route 0.122ns (46.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.586     1.505    mainStage0/alarmStage0/clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  mainStage0/alarmStage0/dechistory_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  mainStage0/alarmStage0/dechistory_reg[12]/Q
                         net (fo=2, routed)           0.122     1.769    mainStage0/alarmStage0/dechistory[12]
    SLICE_X5Y126         FDRE                                         r  mainStage0/alarmStage0/dechistory_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.852     2.018    mainStage0/alarmStage0/clk_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  mainStage0/alarmStage0/dechistory_reg[13]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.070     1.608    mainStage0/alarmStage0/dechistory_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mainStage0/alarmStage1/dechistory_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/alarmStage1/dechistory_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.834%)  route 0.079ns (38.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.585     1.504    mainStage0/alarmStage1/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  mainStage0/alarmStage1/dechistory_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  mainStage0/alarmStage1/dechistory_reg[6]/Q
                         net (fo=2, routed)           0.079     1.711    mainStage0/alarmStage1/dechistory_reg_n_0_[6]
    SLICE_X4Y123         FDRE                                         r  mainStage0/alarmStage1/dechistory_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.852     2.018    mainStage0/alarmStage1/clk_IBUF_BUFG
    SLICE_X4Y123         FDRE                                         r  mainStage0/alarmStage1/dechistory_reg[7]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X4Y123         FDRE (Hold_fdre_C_D)         0.022     1.539    mainStage0/alarmStage1/dechistory_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mainStage0/alarmStage0/dechistory_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/alarmStage0/dechistory_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.588     1.507    mainStage0/alarmStage0/clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  mainStage0/alarmStage0/dechistory_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  mainStage0/alarmStage0/dechistory_reg[10]/Q
                         net (fo=2, routed)           0.122     1.771    mainStage0/alarmStage0/dechistory[10]
    SLICE_X3Y126         FDRE                                         r  mainStage0/alarmStage0/dechistory_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.855     2.021    mainStage0/alarmStage0/clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  mainStage0/alarmStage0/dechistory_reg[11]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X3Y126         FDRE (Hold_fdre_C_D)         0.070     1.588    mainStage0/alarmStage0/dechistory_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mainStage0/alarmStage0/dechistory_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/alarmStage0/dechistory_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.584     1.503    mainStage0/alarmStage0/clk_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  mainStage0/alarmStage0/dechistory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  mainStage0/alarmStage0/dechistory_reg[1]/Q
                         net (fo=2, routed)           0.130     1.775    mainStage0/alarmStage0/dechistory[1]
    SLICE_X4Y126         FDRE                                         r  mainStage0/alarmStage0/dechistory_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.852     2.018    mainStage0/alarmStage0/clk_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  mainStage0/alarmStage0/dechistory_reg[2]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.075     1.592    mainStage0/alarmStage0/dechistory_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mainStage0/alarmStage1/incrhistory_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/alarmStage1/incrhistory_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.495%)  route 0.075ns (33.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.587     1.506    mainStage0/alarmStage1/clk_IBUF_BUFG
    SLICE_X6Y127         FDRE                                         r  mainStage0/alarmStage1/incrhistory_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.148     1.654 r  mainStage0/alarmStage1/incrhistory_reg[9]/Q
                         net (fo=2, routed)           0.075     1.729    mainStage0/alarmStage1/incrhistory_reg_n_0_[9]
    SLICE_X7Y127         FDRE                                         r  mainStage0/alarmStage1/incrhistory_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.854     2.020    mainStage0/alarmStage1/clk_IBUF_BUFG
    SLICE_X7Y127         FDRE                                         r  mainStage0/alarmStage1/incrhistory_reg[10]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X7Y127         FDRE (Hold_fdre_C_D)         0.017     1.536    mainStage0/alarmStage1/incrhistory_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 mainStage0/alarmStage1/incrhistory_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/alarmStage1/incrhistory_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.148ns (67.422%)  route 0.072ns (32.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.585     1.504    mainStage0/alarmStage1/clk_IBUF_BUFG
    SLICE_X6Y126         FDRE                                         r  mainStage0/alarmStage1/incrhistory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.148     1.652 r  mainStage0/alarmStage1/incrhistory_reg[1]/Q
                         net (fo=2, routed)           0.072     1.724    mainStage0/alarmStage1/incrhistory_reg_n_0_[1]
    SLICE_X6Y126         FDRE                                         r  mainStage0/alarmStage1/incrhistory_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.852     2.018    mainStage0/alarmStage1/clk_IBUF_BUFG
    SLICE_X6Y126         FDRE                                         r  mainStage0/alarmStage1/incrhistory_reg[2]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X6Y126         FDRE (Hold_fdre_C_D)         0.023     1.527    mainStage0/alarmStage1/incrhistory_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 mainStage0/alarmStage1/dechistory_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/alarmStage1/dechistory_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.585     1.504    mainStage0/alarmStage1/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  mainStage0/alarmStage1/dechistory_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  mainStage0/alarmStage1/dechistory_reg[4]/Q
                         net (fo=2, routed)           0.127     1.773    mainStage0/alarmStage1/dechistory_reg_n_0_[4]
    SLICE_X5Y123         FDRE                                         r  mainStage0/alarmStage1/dechistory_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.852     2.018    mainStage0/alarmStage1/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  mainStage0/alarmStage1/dechistory_reg[5]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.071     1.575    mainStage0/alarmStage1/dechistory_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mainStage0/alarmStage0/dechistory_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/alarmStage0/dechistory_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.587     1.506    mainStage0/alarmStage0/clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  mainStage0/alarmStage0/dechistory_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  mainStage0/alarmStage0/dechistory_reg[8]/Q
                         net (fo=2, routed)           0.132     1.779    mainStage0/alarmStage0/dechistory[8]
    SLICE_X4Y127         FDRE                                         r  mainStage0/alarmStage0/dechistory_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.854     2.020    mainStage0/alarmStage0/clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  mainStage0/alarmStage0/dechistory_reg[9]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X4Y127         FDRE (Hold_fdre_C_D)         0.075     1.581    mainStage0/alarmStage0/dechistory_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mainStage0/alarmStage1/incrhistory_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/alarmStage1/incr_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.585     1.504    mainStage0/alarmStage1/clk_IBUF_BUFG
    SLICE_X6Y126         FDRE                                         r  mainStage0/alarmStage1/incrhistory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDRE (Prop_fdre_C_Q)         0.148     1.652 r  mainStage0/alarmStage1/incrhistory_reg[1]/Q
                         net (fo=2, routed)           0.074     1.726    mainStage0/alarmStage1/incrhistory_reg_n_0_[1]
    SLICE_X6Y126         LUT6 (Prop_lut6_I1_O)        0.098     1.824 r  mainStage0/alarmStage1/incr_detected_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    mainStage0/alarmStage1/incr_detected_i_1__0_n_0
    SLICE_X6Y126         FDRE                                         r  mainStage0/alarmStage1/incr_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.852     2.018    mainStage0/alarmStage1/clk_IBUF_BUFG
    SLICE_X6Y126         FDRE                                         r  mainStage0/alarmStage1/incr_detected_reg/C
                         clock pessimism             -0.513     1.504    
    SLICE_X6Y126         FDRE (Hold_fdre_C_D)         0.120     1.624    mainStage0/alarmStage1/incr_detected_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mainStage0/alarmStage0/incrhistory_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mainStage0/alarmStage0/incrhistory_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.367%)  route 0.068ns (34.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.587     1.506    mainStage0/alarmStage0/clk_IBUF_BUFG
    SLICE_X5Y127         FDRE                                         r  mainStage0/alarmStage0/incrhistory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  mainStage0/alarmStage0/incrhistory_reg[1]/Q
                         net (fo=2, routed)           0.068     1.702    mainStage0/alarmStage0/incrhistory[1]
    SLICE_X5Y127         FDRE                                         r  mainStage0/alarmStage0/incrhistory_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.854     2.020    mainStage0/alarmStage0/clk_IBUF_BUFG
    SLICE_X5Y127         FDRE                                         r  mainStage0/alarmStage0/incrhistory_reg[2]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)        -0.007     1.499    mainStage0/alarmStage0/incrhistory_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y50    mainStage2/number_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y123    mainStage0/alarmStage0/a1_dec_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y123    mainStage0/alarmStage0/a1_dec_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y123    mainStage0/alarmStage0/a1_dec_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y123    mainStage0/alarmStage0/a1_dec_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y122    mainStage0/alarmStage0/a1_inc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y122    mainStage0/alarmStage0/a1_inc_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y122    mainStage0/alarmStage0/a1_inc_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y122    mainStage0/alarmStage0/a1_inc_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y125    mainStage0/alarmStage0/dechistory_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y131   mainStage2/time1_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y131   mainStage2/time1_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y131   mainStage2/time1_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y131   mainStage2/time1_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y132   mainStage2/time1_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y132   mainStage2/time1_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y132   mainStage2/time1_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y132   mainStage2/time1_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y133    mainStage1/clockStage0/count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y127   mainStage2/time1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y127   mainStage2/time1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y126   mainStage2/time1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y126   mainStage2/time1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y126   mainStage2/time1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y126   mainStage2/time1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y127   mainStage2/time1_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y127   mainStage2/time1_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y121    mainStage0/alarmStage1/a2_inc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y121    mainStage0/alarmStage1/a2_inc_reg[1]/C



