// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VTestHarness__Syms.h"


void VTestHarness::traceInitThis__362(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+70074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_y_paa", false,-1);
        vcdp->declBit(c+70075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_y_eff", false,-1);
        vcdp->declBit(c+70076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_7 io_y_c", false,-1);
        vcdp->declBus(c+70077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+70078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_x_u", false,-1);
        vcdp->declBit(c+70079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_x_ae_final", false,-1);
        vcdp->declBit(c+70081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_x_gf", false,-1);
        vcdp->declBit(c+70082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_x_sw", false,-1);
        vcdp->declBit(c+70083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_x_sx", false,-1);
        vcdp->declBit(c+70084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_x_sr", false,-1);
        vcdp->declBit(c+70085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_x_pw", false,-1);
        vcdp->declBit(c+70086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_x_px", false,-1);
        vcdp->declBit(c+70087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_x_pr", false,-1);
        vcdp->declBit(c+70088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_x_ppp", false,-1);
        vcdp->declBit(c+70089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_x_pal", false,-1);
        vcdp->declBit(c+70090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_x_paa", false,-1);
        vcdp->declBit(c+70091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_x_eff", false,-1);
        vcdp->declBit(c+70092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_x_c", false,-1);
        vcdp->declBus(c+70077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+70078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_y_u", false,-1);
        vcdp->declBit(c+70079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_y_ae_final", false,-1);
        vcdp->declBit(c+70081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_y_gf", false,-1);
        vcdp->declBit(c+70082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_y_sw", false,-1);
        vcdp->declBit(c+70083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_y_sx", false,-1);
        vcdp->declBit(c+70084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_y_sr", false,-1);
        vcdp->declBit(c+70085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_y_pw", false,-1);
        vcdp->declBit(c+70086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_y_px", false,-1);
        vcdp->declBit(c+70087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_y_pr", false,-1);
        vcdp->declBit(c+70088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_y_ppp", false,-1);
        vcdp->declBit(c+70089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_y_pal", false,-1);
        vcdp->declBit(c+70090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_y_paa", false,-1);
        vcdp->declBit(c+70091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_y_eff", false,-1);
        vcdp->declBit(c+70092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_8 io_y_c", false,-1);
        vcdp->declBus(c+70093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+70094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_x_u", false,-1);
        vcdp->declBit(c+70095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_x_ae_final", false,-1);
        vcdp->declBit(c+70097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_x_gf", false,-1);
        vcdp->declBit(c+70098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_x_sw", false,-1);
        vcdp->declBit(c+70099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_x_sx", false,-1);
        vcdp->declBit(c+70100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_x_sr", false,-1);
        vcdp->declBit(c+70101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_x_pw", false,-1);
        vcdp->declBit(c+70102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_x_px", false,-1);
        vcdp->declBit(c+70103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_x_pr", false,-1);
        vcdp->declBit(c+70104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_x_ppp", false,-1);
        vcdp->declBit(c+70105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_x_pal", false,-1);
        vcdp->declBit(c+70106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_x_paa", false,-1);
        vcdp->declBit(c+70107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_x_eff", false,-1);
        vcdp->declBit(c+70108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_x_c", false,-1);
        vcdp->declBus(c+70093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+70094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_y_u", false,-1);
        vcdp->declBit(c+70095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_y_ae_final", false,-1);
        vcdp->declBit(c+70097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_y_gf", false,-1);
        vcdp->declBit(c+70098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_y_sw", false,-1);
        vcdp->declBit(c+70099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_y_sx", false,-1);
        vcdp->declBit(c+70100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_y_sr", false,-1);
        vcdp->declBit(c+70101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_y_pw", false,-1);
        vcdp->declBit(c+70102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_y_px", false,-1);
        vcdp->declBit(c+70103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_y_pr", false,-1);
        vcdp->declBit(c+70104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_y_ppp", false,-1);
        vcdp->declBit(c+70105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_y_pal", false,-1);
        vcdp->declBit(c+70106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_y_paa", false,-1);
        vcdp->declBit(c+70107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_y_eff", false,-1);
        vcdp->declBit(c+70108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_9 io_y_c", false,-1);
        vcdp->declBus(c+70109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+70110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_x_u", false,-1);
        vcdp->declBit(c+70111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_x_ae_final", false,-1);
        vcdp->declBit(c+70113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_x_gf", false,-1);
        vcdp->declBit(c+70114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_x_sw", false,-1);
        vcdp->declBit(c+70115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_x_sx", false,-1);
        vcdp->declBit(c+70116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_x_sr", false,-1);
        vcdp->declBit(c+70117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_x_pw", false,-1);
        vcdp->declBit(c+70118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_x_px", false,-1);
        vcdp->declBit(c+70119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_x_pr", false,-1);
        vcdp->declBit(c+70120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_x_ppp", false,-1);
        vcdp->declBit(c+70121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_x_pal", false,-1);
        vcdp->declBit(c+70122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_x_paa", false,-1);
        vcdp->declBit(c+70123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_x_eff", false,-1);
        vcdp->declBit(c+70124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_x_c", false,-1);
        vcdp->declBus(c+70109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+70110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_y_u", false,-1);
        vcdp->declBit(c+70111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_y_ae_final", false,-1);
        vcdp->declBit(c+70113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_y_gf", false,-1);
        vcdp->declBit(c+70114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_y_sw", false,-1);
        vcdp->declBit(c+70115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_y_sx", false,-1);
        vcdp->declBit(c+70116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_y_sr", false,-1);
        vcdp->declBit(c+70117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_y_pw", false,-1);
        vcdp->declBit(c+70118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_y_px", false,-1);
        vcdp->declBit(c+70119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_y_pr", false,-1);
        vcdp->declBit(c+70120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_y_ppp", false,-1);
        vcdp->declBit(c+70121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_y_pal", false,-1);
        vcdp->declBit(c+70122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_y_paa", false,-1);
        vcdp->declBit(c+70123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_y_eff", false,-1);
        vcdp->declBit(c+70124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_10 io_y_c", false,-1);
        vcdp->declBus(c+70125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+70126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_x_u", false,-1);
    }
}

void VTestHarness::traceInitThis__363(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+70127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+70128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_x_ae_final", false,-1);
        vcdp->declBit(c+70129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_x_gf", false,-1);
        vcdp->declBit(c+70130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_x_sw", false,-1);
        vcdp->declBit(c+70131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_x_sx", false,-1);
        vcdp->declBit(c+70132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_x_sr", false,-1);
        vcdp->declBit(c+70133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_x_pw", false,-1);
        vcdp->declBit(c+70134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_x_px", false,-1);
        vcdp->declBit(c+70135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_x_pr", false,-1);
        vcdp->declBit(c+70136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_x_ppp", false,-1);
        vcdp->declBit(c+70137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_x_pal", false,-1);
        vcdp->declBit(c+70138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_x_paa", false,-1);
        vcdp->declBit(c+70139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_x_eff", false,-1);
        vcdp->declBit(c+70140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_x_c", false,-1);
        vcdp->declBus(c+70125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+70126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_y_u", false,-1);
        vcdp->declBit(c+70127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+70128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_y_ae_final", false,-1);
        vcdp->declBit(c+70129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_y_gf", false,-1);
        vcdp->declBit(c+70130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_y_sw", false,-1);
        vcdp->declBit(c+70131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_y_sx", false,-1);
        vcdp->declBit(c+70132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_y_sr", false,-1);
        vcdp->declBit(c+70133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_y_pw", false,-1);
        vcdp->declBit(c+70134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_y_px", false,-1);
        vcdp->declBit(c+70135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_y_pr", false,-1);
        vcdp->declBit(c+70136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_y_ppp", false,-1);
        vcdp->declBit(c+70137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_y_pal", false,-1);
        vcdp->declBit(c+70138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_y_paa", false,-1);
        vcdp->declBit(c+70139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_y_eff", false,-1);
        vcdp->declBit(c+70140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_11 io_y_c", false,-1);
        vcdp->declBus(c+69933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_x_ppn", false,-1, 19,0);
        vcdp->declBit(c+69934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_x_u", false,-1);
        vcdp->declBit(c+69935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_x_ae_ptw", false,-1);
        vcdp->declBit(c+69936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_x_ae_final", false,-1);
        vcdp->declBit(c+69937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_x_gf", false,-1);
        vcdp->declBit(c+69938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_x_sw", false,-1);
        vcdp->declBit(c+69939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_x_sx", false,-1);
        vcdp->declBit(c+69940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_x_sr", false,-1);
        vcdp->declBit(c+69941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_x_pw", false,-1);
        vcdp->declBit(c+69942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_x_px", false,-1);
        vcdp->declBit(c+69943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_x_pr", false,-1);
        vcdp->declBit(c+69944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_x_ppp", false,-1);
        vcdp->declBit(c+69945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_x_pal", false,-1);
        vcdp->declBit(c+69946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_x_paa", false,-1);
        vcdp->declBit(c+69947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_x_eff", false,-1);
        vcdp->declBit(c+69948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_x_c", false,-1);
        vcdp->declBus(c+69933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_y_ppn", false,-1, 19,0);
        vcdp->declBit(c+69934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_y_u", false,-1);
        vcdp->declBit(c+69935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_y_ae_ptw", false,-1);
        vcdp->declBit(c+69936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_y_ae_final", false,-1);
        vcdp->declBit(c+69937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_y_gf", false,-1);
        vcdp->declBit(c+69938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_y_sw", false,-1);
        vcdp->declBit(c+69939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_y_sx", false,-1);
        vcdp->declBit(c+69940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_y_sr", false,-1);
        vcdp->declBit(c+69941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_y_pw", false,-1);
        vcdp->declBit(c+69942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_y_px", false,-1);
        vcdp->declBit(c+69943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_y_pr", false,-1);
        vcdp->declBit(c+69944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_y_ppp", false,-1);
        vcdp->declBit(c+69945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_y_pal", false,-1);
        vcdp->declBit(c+69946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_y_paa", false,-1);
        vcdp->declBit(c+69947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_y_eff", false,-1);
        vcdp->declBit(c+69948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache pma_checker entries_barrier_12 io_y_c", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng reset", false,-1);
        vcdp->declBit(c+10854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng io_increment", false,-1);
        vcdp->declBit(c+48723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng io_out_0", false,-1);
        vcdp->declBit(c+48724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng io_out_1", false,-1);
        vcdp->declBit(c+48725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng io_out_2", false,-1);
        vcdp->declBit(c+48726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng io_out_3", false,-1);
        vcdp->declBit(c+48727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng io_out_4", false,-1);
        vcdp->declBit(c+48728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng io_out_5", false,-1);
        vcdp->declBit(c+48729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng io_out_6", false,-1);
        vcdp->declBit(c+48730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng io_out_7", false,-1);
        vcdp->declBit(c+48731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng io_out_8", false,-1);
        vcdp->declBit(c+48732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng io_out_9", false,-1);
        vcdp->declBit(c+48733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng io_out_10", false,-1);
        vcdp->declBit(c+48734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng io_out_11", false,-1);
        vcdp->declBit(c+48735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng io_out_12", false,-1);
        vcdp->declBit(c+48736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng io_out_13", false,-1);
        vcdp->declBit(c+48737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng io_out_14", false,-1);
        vcdp->declBit(c+48738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng io_out_15", false,-1);
        vcdp->declBit(c+48723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng state_0", false,-1);
        vcdp->declBit(c+48724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng state_1", false,-1);
        vcdp->declBit(c+48725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng state_2", false,-1);
        vcdp->declBit(c+48726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng state_3", false,-1);
        vcdp->declBit(c+48727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng state_4", false,-1);
        vcdp->declBit(c+48728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng state_5", false,-1);
        vcdp->declBit(c+48729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng state_6", false,-1);
        vcdp->declBit(c+48730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng state_7", false,-1);
        vcdp->declBit(c+48731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng state_8", false,-1);
        vcdp->declBit(c+48732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng state_9", false,-1);
        vcdp->declBit(c+48733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng state_10", false,-1);
        vcdp->declBit(c+48734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng state_11", false,-1);
        vcdp->declBit(c+48735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng state_12", false,-1);
        vcdp->declBit(c+48736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng state_13", false,-1);
        vcdp->declBit(c+48737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng state_14", false,-1);
        vcdp->declBit(c+48738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache lfsr_prng state_15", false,-1);
        vcdp->declBit(c+48739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_0_valid", false,-1);
        vcdp->declQuad(c+10855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_0_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+48740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_0_bits_idx", false,-1, 5,0);
        vcdp->declBit(c+10857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_2_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__364(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+10858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_2_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+10860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_2_bits_idx", false,-1, 5,0);
        vcdp->declBus(c+48741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_2_bits_way_en", false,-1, 3,0);
        vcdp->declBus(c+10861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_2_bits_data", false,-1, 21,0);
        vcdp->declBit(c+10862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_3_valid", false,-1);
        vcdp->declQuad(c+10858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_3_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+10860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_3_bits_idx", false,-1, 5,0);
        vcdp->declBus(c+48742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_3_bits_way_en", false,-1, 3,0);
        vcdp->declBus(c+10863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_3_bits_data", false,-1, 21,0);
        vcdp->declBit(c+10864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_4_ready", false,-1);
        vcdp->declBit(c+10865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_4_valid", false,-1);
        vcdp->declQuad(c+10866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_4_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+48743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_4_bits_idx", false,-1, 5,0);
        vcdp->declBus(c+10868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_4_bits_way_en", false,-1, 3,0);
        vcdp->declBus(c+10869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_4_bits_data", false,-1, 21,0);
        vcdp->declBit(c+10870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_5_ready", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_5_valid", false,-1);
        vcdp->declQuad(c+10855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_5_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+48740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_5_bits_idx", false,-1, 5,0);
        vcdp->declBit(c+10871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_6_ready", false,-1);
        vcdp->declBit(c+10872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_6_valid", false,-1);
        vcdp->declQuad(c+10873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_6_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+10875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_6_bits_idx", false,-1, 5,0);
        vcdp->declBus(c+10868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_6_bits_way_en", false,-1, 3,0);
        vcdp->declBus(c+10869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_6_bits_data", false,-1, 21,0);
        vcdp->declBit(c+10876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_7_ready", false,-1);
        vcdp->declBit(c+10494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_7_valid", false,-1);
        vcdp->declQuad(c+10495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_7_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+10877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_7_bits_idx", false,-1, 5,0);
        vcdp->declBus(c+10868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_7_bits_way_en", false,-1, 3,0);
        vcdp->declBus(c+10869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_in_7_bits_data", false,-1, 21,0);
        vcdp->declBit(c+10878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_out_valid", false,-1);
        vcdp->declBit(c+10879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_out_bits_write", false,-1);
        vcdp->declQuad(c+10880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_out_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_out_bits_idx", false,-1, 5,0);
        vcdp->declBus(c+10883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_out_bits_way_en", false,-1, 3,0);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb io_out_bits_data", false,-1, 21,0);
        vcdp->declBit(c+11604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache metaArb grant_7", false,-1);
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+10885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array RW0_clk", false,-1);
        vcdp->declBit(c+10879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array RW0_wmode", false,-1);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array RW0_wdata_0", false,-1, 21,0);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array RW0_wdata_1", false,-1, 21,0);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array RW0_wdata_2", false,-1, 21,0);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array RW0_wdata_3", false,-1, 21,0);
        vcdp->declBus(c+10886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array RW0_rdata_0", false,-1, 21,0);
        vcdp->declBus(c+10887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array RW0_rdata_1", false,-1, 21,0);
        vcdp->declBus(c+10888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array RW0_rdata_2", false,-1, 21,0);
        vcdp->declBus(c+10889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array RW0_rdata_3", false,-1, 21,0);
        vcdp->declBit(c+10890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array RW0_wmask_0", false,-1);
        vcdp->declBit(c+10891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array RW0_wmask_1", false,-1);
        vcdp->declBit(c+10892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array RW0_wmask_2", false,-1);
        vcdp->declBit(c+10893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array RW0_wmask_3", false,-1);
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext_RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+10885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext_RW0_clk", false,-1);
        vcdp->declBit(c+10879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext_RW0_wmode", false,-1);
        vcdp->declArray(c+11605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext_RW0_wdata", false,-1, 87,0);
        vcdp->declArray(c+11608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext_RW0_rdata", false,-1, 87,0);
        vcdp->declBus(c+10883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext_RW0_wmask", false,-1, 3,0);
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext RW0_clk", false,-1);
        vcdp->declArray(c+11605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext RW0_wdata", false,-1, 87,0);
        vcdp->declArray(c+11608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext RW0_rdata", false,-1, 87,0);
        vcdp->declBit(c+10885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext RW0_en", false,-1);
        vcdp->declBit(c+10879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext RW0_wmode", false,-1);
        vcdp->declBus(c+10883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext RW0_wmask", false,-1, 3,0);
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0_RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0_RW0_wdata", false,-1, 21,0);
        vcdp->declBus(c+49253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0_RW0_rdata", false,-1, 21,0);
        vcdp->declBit(c+10885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+10879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0_RW0_wmode", false,-1);
        vcdp->declBit(c+10890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0_RW0_wmask", false,-1);
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1_RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1_RW0_clk", false,-1);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1_RW0_wdata", false,-1, 21,0);
        vcdp->declBus(c+49254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1_RW0_rdata", false,-1, 21,0);
        vcdp->declBit(c+10885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1_RW0_en", false,-1);
        vcdp->declBit(c+10879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1_RW0_wmode", false,-1);
        vcdp->declBit(c+10891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1_RW0_wmask", false,-1);
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2_RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2_RW0_clk", false,-1);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2_RW0_wdata", false,-1, 21,0);
        vcdp->declBus(c+49255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2_RW0_rdata", false,-1, 21,0);
        vcdp->declBit(c+10885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2_RW0_en", false,-1);
        vcdp->declBit(c+10879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2_RW0_wmode", false,-1);
        vcdp->declBit(c+10892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2_RW0_wmask", false,-1);
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3_RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3_RW0_clk", false,-1);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3_RW0_wdata", false,-1, 21,0);
        vcdp->declBus(c+49256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3_RW0_rdata", false,-1, 21,0);
        vcdp->declBit(c+10885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3_RW0_en", false,-1);
        vcdp->declBit(c+10879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3_RW0_wmode", false,-1);
        vcdp->declBit(c+10893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3_RW0_wmask", false,-1);
        vcdp->declBus(c+49253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext RW0_rdata_0_0", false,-1, 21,0);
        vcdp->declBus(c+49254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext RW0_rdata_0_1", false,-1, 21,0);
        vcdp->declBus(c+49255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext RW0_rdata_0_2", false,-1, 21,0);
        vcdp->declBus(c+49256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext RW0_rdata_0_3", false,-1, 21,0);
        vcdp->declArray(c+49257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext RW0_rdata_0", false,-1, 87,0);
    }
}

void VTestHarness::traceInitThis__365(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0 RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0 RW0_wdata", false,-1, 21,0);
        vcdp->declBus(c+49253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0 RW0_rdata", false,-1, 21,0);
        vcdp->declBit(c+10885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+10879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+10890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0 RW0_wmask", false,-1);
        vcdp->declBit(c+49260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0 ram_RW_0_r_addr", false,-1, 5,0);
        vcdp->declBus(c+49253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0 ram_RW_0_r_data", false,-1, 21,0);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0 ram_RW_0_w_data", false,-1, 21,0);
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0 ram_RW_0_w_addr", false,-1, 5,0);
        vcdp->declBit(c+10890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 5,0);
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1 RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1 RW0_clk", false,-1);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1 RW0_wdata", false,-1, 21,0);
        vcdp->declBus(c+49254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1 RW0_rdata", false,-1, 21,0);
        vcdp->declBit(c+10885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1 RW0_en", false,-1);
        vcdp->declBit(c+10879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1 RW0_wmode", false,-1);
        vcdp->declBit(c+10891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1 RW0_wmask", false,-1);
        vcdp->declBit(c+49262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1 ram_RW_0_r_addr", false,-1, 5,0);
        vcdp->declBus(c+49254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1 ram_RW_0_r_data", false,-1, 21,0);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1 ram_RW_0_w_data", false,-1, 21,0);
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1 ram_RW_0_w_addr", false,-1, 5,0);
        vcdp->declBit(c+10891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_1 ram_RW_0_r_addr_pipe_0", false,-1, 5,0);
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2 RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2 RW0_clk", false,-1);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2 RW0_wdata", false,-1, 21,0);
        vcdp->declBus(c+49255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2 RW0_rdata", false,-1, 21,0);
        vcdp->declBit(c+10885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2 RW0_en", false,-1);
        vcdp->declBit(c+10879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2 RW0_wmode", false,-1);
        vcdp->declBit(c+10892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2 RW0_wmask", false,-1);
        vcdp->declBit(c+49264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2 ram_RW_0_r_addr", false,-1, 5,0);
        vcdp->declBus(c+49255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2 ram_RW_0_r_data", false,-1, 21,0);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2 ram_RW_0_w_data", false,-1, 21,0);
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2 ram_RW_0_w_addr", false,-1, 5,0);
        vcdp->declBit(c+10892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_2 ram_RW_0_r_addr_pipe_0", false,-1, 5,0);
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3 RW0_addr", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3 RW0_clk", false,-1);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3 RW0_wdata", false,-1, 21,0);
        vcdp->declBus(c+49256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3 RW0_rdata", false,-1, 21,0);
        vcdp->declBit(c+10885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3 RW0_en", false,-1);
        vcdp->declBit(c+10879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3 RW0_wmode", false,-1);
        vcdp->declBit(c+10893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3 RW0_wmask", false,-1);
        vcdp->declBit(c+49266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3 ram_RW_0_r_addr", false,-1, 5,0);
        vcdp->declBus(c+49256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3 ram_RW_0_r_data", false,-1, 21,0);
        vcdp->declBus(c+10884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3 ram_RW_0_w_data", false,-1, 21,0);
        vcdp->declBus(c+10882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3 ram_RW_0_w_addr", false,-1, 5,0);
        vcdp->declBit(c+10893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache tag_array tag_array_ext mem_0_3 ram_RW_0_r_addr_pipe_0", false,-1, 5,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data clock", false,-1);
        vcdp->declBit(c+10894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data io_req_valid", false,-1);
        vcdp->declBus(c+10895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data io_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data io_req_bits_write", false,-1);
        vcdp->declArray(c+10897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data io_req_bits_wdata", false,-1, 127,0);
        vcdp->declBus(c+10901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data io_req_bits_wordMask", false,-1, 1,0);
        vcdp->declBus(c+10902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data io_req_bits_eccMask", false,-1, 7,0);
        vcdp->declBus(c+10903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data io_req_bits_way_en", false,-1, 3,0);
        vcdp->declArray(c+10904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data io_resp_0", false,-1, 127,0);
        vcdp->declArray(c+10908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data io_resp_1", false,-1, 127,0);
        vcdp->declArray(c+10912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data io_resp_2", false,-1, 127,0);
        vcdp->declArray(c+10916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data io_resp_3", false,-1, 127,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_clk", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmode", false,-1);
        vcdp->declBus(c+11614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_0", false,-1, 7,0);
        vcdp->declBus(c+11615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_1", false,-1, 7,0);
        vcdp->declBus(c+11616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_2", false,-1, 7,0);
        vcdp->declBus(c+11617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_3", false,-1, 7,0);
        vcdp->declBus(c+11618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_4", false,-1, 7,0);
        vcdp->declBus(c+11619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_5", false,-1, 7,0);
        vcdp->declBus(c+11620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_6", false,-1, 7,0);
        vcdp->declBus(c+11621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_7", false,-1, 7,0);
        vcdp->declBus(c+11614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_8", false,-1, 7,0);
        vcdp->declBus(c+11615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_9", false,-1, 7,0);
        vcdp->declBus(c+11616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_10", false,-1, 7,0);
        vcdp->declBus(c+11617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_11", false,-1, 7,0);
        vcdp->declBus(c+11618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_12", false,-1, 7,0);
        vcdp->declBus(c+11619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_13", false,-1, 7,0);
        vcdp->declBus(c+11620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_14", false,-1, 7,0);
        vcdp->declBus(c+11621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_15", false,-1, 7,0);
        vcdp->declBus(c+11614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_16", false,-1, 7,0);
        vcdp->declBus(c+11615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_17", false,-1, 7,0);
        vcdp->declBus(c+11616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_18", false,-1, 7,0);
        vcdp->declBus(c+11617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_19", false,-1, 7,0);
        vcdp->declBus(c+11618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_20", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__366(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+11619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_21", false,-1, 7,0);
        vcdp->declBus(c+11620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_22", false,-1, 7,0);
        vcdp->declBus(c+11621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_23", false,-1, 7,0);
        vcdp->declBus(c+11614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_24", false,-1, 7,0);
        vcdp->declBus(c+11615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_25", false,-1, 7,0);
        vcdp->declBus(c+11616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_26", false,-1, 7,0);
        vcdp->declBus(c+11617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_27", false,-1, 7,0);
        vcdp->declBus(c+11618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_28", false,-1, 7,0);
        vcdp->declBus(c+11619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_29", false,-1, 7,0);
        vcdp->declBus(c+11620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_30", false,-1, 7,0);
        vcdp->declBus(c+11621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wdata_31", false,-1, 7,0);
        vcdp->declBus(c+11622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_0", false,-1, 7,0);
        vcdp->declBus(c+11623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_1", false,-1, 7,0);
        vcdp->declBus(c+11624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_2", false,-1, 7,0);
        vcdp->declBus(c+11625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_3", false,-1, 7,0);
        vcdp->declBus(c+11626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_4", false,-1, 7,0);
        vcdp->declBus(c+11627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_5", false,-1, 7,0);
        vcdp->declBus(c+11628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_6", false,-1, 7,0);
        vcdp->declBus(c+11629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_7", false,-1, 7,0);
        vcdp->declBus(c+11630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_8", false,-1, 7,0);
        vcdp->declBus(c+11631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_9", false,-1, 7,0);
        vcdp->declBus(c+11632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_10", false,-1, 7,0);
        vcdp->declBus(c+11633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_11", false,-1, 7,0);
        vcdp->declBus(c+11634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_12", false,-1, 7,0);
        vcdp->declBus(c+11635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_13", false,-1, 7,0);
        vcdp->declBus(c+11636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_14", false,-1, 7,0);
        vcdp->declBus(c+11637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_15", false,-1, 7,0);
        vcdp->declBus(c+11638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_16", false,-1, 7,0);
        vcdp->declBus(c+11639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_17", false,-1, 7,0);
        vcdp->declBus(c+11640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_18", false,-1, 7,0);
        vcdp->declBus(c+11641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_19", false,-1, 7,0);
        vcdp->declBus(c+11642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_20", false,-1, 7,0);
        vcdp->declBus(c+11643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_21", false,-1, 7,0);
        vcdp->declBus(c+11644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_22", false,-1, 7,0);
        vcdp->declBus(c+11645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_23", false,-1, 7,0);
        vcdp->declBus(c+11646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_24", false,-1, 7,0);
        vcdp->declBus(c+11647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_25", false,-1, 7,0);
        vcdp->declBus(c+11648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_26", false,-1, 7,0);
        vcdp->declBus(c+11649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_27", false,-1, 7,0);
        vcdp->declBus(c+11650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_28", false,-1, 7,0);
        vcdp->declBus(c+11651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_29", false,-1, 7,0);
        vcdp->declBus(c+11652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_30", false,-1, 7,0);
        vcdp->declBus(c+11653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_rdata_31", false,-1, 7,0);
        vcdp->declBit(c+11654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_0", false,-1);
        vcdp->declBit(c+11655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_1", false,-1);
        vcdp->declBit(c+11656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_2", false,-1);
        vcdp->declBit(c+11657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_3", false,-1);
        vcdp->declBit(c+11658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_4", false,-1);
        vcdp->declBit(c+11659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_5", false,-1);
        vcdp->declBit(c+11660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_6", false,-1);
        vcdp->declBit(c+11661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_7", false,-1);
        vcdp->declBit(c+11662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_8", false,-1);
        vcdp->declBit(c+11663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_9", false,-1);
        vcdp->declBit(c+11664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_10", false,-1);
        vcdp->declBit(c+11665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_11", false,-1);
        vcdp->declBit(c+11666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_12", false,-1);
        vcdp->declBit(c+11667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_13", false,-1);
        vcdp->declBit(c+11668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_14", false,-1);
        vcdp->declBit(c+11669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_15", false,-1);
        vcdp->declBit(c+11670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_16", false,-1);
        vcdp->declBit(c+11671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_17", false,-1);
        vcdp->declBit(c+11672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_18", false,-1);
        vcdp->declBit(c+11673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_19", false,-1);
        vcdp->declBit(c+11674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_20", false,-1);
        vcdp->declBit(c+11675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_21", false,-1);
        vcdp->declBit(c+11676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_22", false,-1);
        vcdp->declBit(c+11677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_23", false,-1);
        vcdp->declBit(c+11678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_24", false,-1);
        vcdp->declBit(c+11679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_25", false,-1);
        vcdp->declBit(c+11680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_26", false,-1);
        vcdp->declBit(c+11681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_27", false,-1);
        vcdp->declBit(c+11682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_28", false,-1);
        vcdp->declBit(c+11683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_29", false,-1);
        vcdp->declBit(c+11684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_30", false,-1);
        vcdp->declBit(c+11685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0_RW0_wmask_31", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_clk", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmode", false,-1);
        vcdp->declBus(c+11687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_0", false,-1, 7,0);
        vcdp->declBus(c+11688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_1", false,-1, 7,0);
        vcdp->declBus(c+11689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_2", false,-1, 7,0);
        vcdp->declBus(c+11690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_3", false,-1, 7,0);
        vcdp->declBus(c+11691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_4", false,-1, 7,0);
        vcdp->declBus(c+11692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_5", false,-1, 7,0);
        vcdp->declBus(c+11693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_6", false,-1, 7,0);
        vcdp->declBus(c+11694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_7", false,-1, 7,0);
        vcdp->declBus(c+11687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_8", false,-1, 7,0);
        vcdp->declBus(c+11688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_9", false,-1, 7,0);
        vcdp->declBus(c+11689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_10", false,-1, 7,0);
        vcdp->declBus(c+11690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_11", false,-1, 7,0);
        vcdp->declBus(c+11691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_12", false,-1, 7,0);
        vcdp->declBus(c+11692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_13", false,-1, 7,0);
        vcdp->declBus(c+11693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_14", false,-1, 7,0);
        vcdp->declBus(c+11694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_15", false,-1, 7,0);
        vcdp->declBus(c+11687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_16", false,-1, 7,0);
        vcdp->declBus(c+11688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_17", false,-1, 7,0);
        vcdp->declBus(c+11689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_18", false,-1, 7,0);
        vcdp->declBus(c+11690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_19", false,-1, 7,0);
        vcdp->declBus(c+11691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_20", false,-1, 7,0);
        vcdp->declBus(c+11692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_21", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__367(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+11693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_22", false,-1, 7,0);
        vcdp->declBus(c+11694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_23", false,-1, 7,0);
        vcdp->declBus(c+11687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_24", false,-1, 7,0);
        vcdp->declBus(c+11688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_25", false,-1, 7,0);
        vcdp->declBus(c+11689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_26", false,-1, 7,0);
        vcdp->declBus(c+11690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_27", false,-1, 7,0);
        vcdp->declBus(c+11691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_28", false,-1, 7,0);
        vcdp->declBus(c+11692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_29", false,-1, 7,0);
        vcdp->declBus(c+11693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_30", false,-1, 7,0);
        vcdp->declBus(c+11694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wdata_31", false,-1, 7,0);
        vcdp->declBus(c+11695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_0", false,-1, 7,0);
        vcdp->declBus(c+11696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_1", false,-1, 7,0);
        vcdp->declBus(c+11697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_2", false,-1, 7,0);
        vcdp->declBus(c+11698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_3", false,-1, 7,0);
        vcdp->declBus(c+11699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_4", false,-1, 7,0);
        vcdp->declBus(c+11700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_5", false,-1, 7,0);
        vcdp->declBus(c+11701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_6", false,-1, 7,0);
        vcdp->declBus(c+11702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_7", false,-1, 7,0);
        vcdp->declBus(c+11703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_8", false,-1, 7,0);
        vcdp->declBus(c+11704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_9", false,-1, 7,0);
        vcdp->declBus(c+11705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_10", false,-1, 7,0);
        vcdp->declBus(c+11706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_11", false,-1, 7,0);
        vcdp->declBus(c+11707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_12", false,-1, 7,0);
        vcdp->declBus(c+11708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_13", false,-1, 7,0);
        vcdp->declBus(c+11709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_14", false,-1, 7,0);
        vcdp->declBus(c+11710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_15", false,-1, 7,0);
        vcdp->declBus(c+11711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_16", false,-1, 7,0);
        vcdp->declBus(c+11712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_17", false,-1, 7,0);
        vcdp->declBus(c+11713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_18", false,-1, 7,0);
        vcdp->declBus(c+11714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_19", false,-1, 7,0);
        vcdp->declBus(c+11715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_20", false,-1, 7,0);
        vcdp->declBus(c+11716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_21", false,-1, 7,0);
        vcdp->declBus(c+11717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_22", false,-1, 7,0);
        vcdp->declBus(c+11718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_23", false,-1, 7,0);
        vcdp->declBus(c+11719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_24", false,-1, 7,0);
        vcdp->declBus(c+11720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_25", false,-1, 7,0);
        vcdp->declBus(c+11721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_26", false,-1, 7,0);
        vcdp->declBus(c+11722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_27", false,-1, 7,0);
        vcdp->declBus(c+11723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_28", false,-1, 7,0);
        vcdp->declBus(c+11724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_29", false,-1, 7,0);
        vcdp->declBus(c+11725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_30", false,-1, 7,0);
        vcdp->declBus(c+11726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_rdata_31", false,-1, 7,0);
        vcdp->declBit(c+11654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_0", false,-1);
        vcdp->declBit(c+11655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_1", false,-1);
        vcdp->declBit(c+11656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_2", false,-1);
        vcdp->declBit(c+11657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_3", false,-1);
        vcdp->declBit(c+11658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_4", false,-1);
        vcdp->declBit(c+11659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_5", false,-1);
        vcdp->declBit(c+11660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_6", false,-1);
        vcdp->declBit(c+11661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_7", false,-1);
        vcdp->declBit(c+11662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_8", false,-1);
        vcdp->declBit(c+11663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_9", false,-1);
        vcdp->declBit(c+11664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_10", false,-1);
        vcdp->declBit(c+11665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_11", false,-1);
        vcdp->declBit(c+11666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_12", false,-1);
        vcdp->declBit(c+11667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_13", false,-1);
        vcdp->declBit(c+11668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_14", false,-1);
        vcdp->declBit(c+11669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_15", false,-1);
        vcdp->declBit(c+11670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_16", false,-1);
        vcdp->declBit(c+11671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_17", false,-1);
        vcdp->declBit(c+11672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_18", false,-1);
        vcdp->declBit(c+11673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_19", false,-1);
        vcdp->declBit(c+11674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_20", false,-1);
        vcdp->declBit(c+11675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_21", false,-1);
        vcdp->declBit(c+11676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_22", false,-1);
        vcdp->declBit(c+11677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_23", false,-1);
        vcdp->declBit(c+11678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_24", false,-1);
        vcdp->declBit(c+11679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_25", false,-1);
        vcdp->declBit(c+11680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_26", false,-1);
        vcdp->declBit(c+11681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_27", false,-1);
        vcdp->declBit(c+11682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_28", false,-1);
        vcdp->declBit(c+11683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_29", false,-1);
        vcdp->declBit(c+11684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_30", false,-1);
        vcdp->declBit(c+11685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1_RW0_wmask_31", false,-1);
        vcdp->declBit(c+11727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data eccMask_0", false,-1);
        vcdp->declBit(c+11728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data eccMask_1", false,-1);
        vcdp->declBit(c+11729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data eccMask_2", false,-1);
        vcdp->declBit(c+11730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data eccMask_3", false,-1);
        vcdp->declBit(c+11731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data eccMask_4", false,-1);
        vcdp->declBit(c+11732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data eccMask_5", false,-1);
        vcdp->declBit(c+11733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data eccMask_6", false,-1);
        vcdp->declBit(c+11734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data eccMask_7", false,-1);
        vcdp->declQuad(c+11735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data wWords_0", false,-1, 63,0);
        vcdp->declQuad(c+11737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data wWords_1", false,-1, 63,0);
        vcdp->declBit(c+11739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data rdata_valid", false,-1);
        vcdp->declQuad(c+11740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data rdata_0_0", false,-1, 63,0);
        vcdp->declBit(c+11742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data rdata_valid_1", false,-1);
        vcdp->declQuad(c+11743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data rdata_1_0", false,-1, 63,0);
        vcdp->declQuad(c+11745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data rdata_0_1", false,-1, 63,0);
        vcdp->declQuad(c+11747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data rdata_0_2", false,-1, 63,0);
        vcdp->declQuad(c+11749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data rdata_0_3", false,-1, 63,0);
        vcdp->declQuad(c+11751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data rdata_1_1", false,-1, 63,0);
        vcdp->declQuad(c+11753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data rdata_1_2", false,-1, 63,0);
        vcdp->declQuad(c+11755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data rdata_1_3", false,-1, 63,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_clk", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmode", false,-1);
        vcdp->declBus(c+11614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_0", false,-1, 7,0);
        vcdp->declBus(c+11615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_1", false,-1, 7,0);
        vcdp->declBus(c+11616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_2", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__368(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+11617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_3", false,-1, 7,0);
        vcdp->declBus(c+11618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_4", false,-1, 7,0);
        vcdp->declBus(c+11619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_5", false,-1, 7,0);
        vcdp->declBus(c+11620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_6", false,-1, 7,0);
        vcdp->declBus(c+11621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_7", false,-1, 7,0);
        vcdp->declBus(c+11614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_8", false,-1, 7,0);
        vcdp->declBus(c+11615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_9", false,-1, 7,0);
        vcdp->declBus(c+11616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_10", false,-1, 7,0);
        vcdp->declBus(c+11617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_11", false,-1, 7,0);
        vcdp->declBus(c+11618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_12", false,-1, 7,0);
        vcdp->declBus(c+11619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_13", false,-1, 7,0);
        vcdp->declBus(c+11620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_14", false,-1, 7,0);
        vcdp->declBus(c+11621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_15", false,-1, 7,0);
        vcdp->declBus(c+11614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_16", false,-1, 7,0);
        vcdp->declBus(c+11615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_17", false,-1, 7,0);
        vcdp->declBus(c+11616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_18", false,-1, 7,0);
        vcdp->declBus(c+11617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_19", false,-1, 7,0);
        vcdp->declBus(c+11618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_20", false,-1, 7,0);
        vcdp->declBus(c+11619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_21", false,-1, 7,0);
        vcdp->declBus(c+11620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_22", false,-1, 7,0);
        vcdp->declBus(c+11621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_23", false,-1, 7,0);
        vcdp->declBus(c+11614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_24", false,-1, 7,0);
        vcdp->declBus(c+11615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_25", false,-1, 7,0);
        vcdp->declBus(c+11616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_26", false,-1, 7,0);
        vcdp->declBus(c+11617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_27", false,-1, 7,0);
        vcdp->declBus(c+11618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_28", false,-1, 7,0);
        vcdp->declBus(c+11619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_29", false,-1, 7,0);
        vcdp->declBus(c+11620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_30", false,-1, 7,0);
        vcdp->declBus(c+11621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wdata_31", false,-1, 7,0);
        vcdp->declBus(c+11622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_0", false,-1, 7,0);
        vcdp->declBus(c+11623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_1", false,-1, 7,0);
        vcdp->declBus(c+11624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_2", false,-1, 7,0);
        vcdp->declBus(c+11625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_3", false,-1, 7,0);
        vcdp->declBus(c+11626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_4", false,-1, 7,0);
        vcdp->declBus(c+11627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_5", false,-1, 7,0);
        vcdp->declBus(c+11628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_6", false,-1, 7,0);
        vcdp->declBus(c+11629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_7", false,-1, 7,0);
        vcdp->declBus(c+11630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_8", false,-1, 7,0);
        vcdp->declBus(c+11631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_9", false,-1, 7,0);
        vcdp->declBus(c+11632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_10", false,-1, 7,0);
        vcdp->declBus(c+11633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_11", false,-1, 7,0);
        vcdp->declBus(c+11634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_12", false,-1, 7,0);
        vcdp->declBus(c+11635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_13", false,-1, 7,0);
        vcdp->declBus(c+11636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_14", false,-1, 7,0);
        vcdp->declBus(c+11637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_15", false,-1, 7,0);
        vcdp->declBus(c+11638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_16", false,-1, 7,0);
        vcdp->declBus(c+11639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_17", false,-1, 7,0);
        vcdp->declBus(c+11640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_18", false,-1, 7,0);
        vcdp->declBus(c+11641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_19", false,-1, 7,0);
        vcdp->declBus(c+11642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_20", false,-1, 7,0);
        vcdp->declBus(c+11643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_21", false,-1, 7,0);
        vcdp->declBus(c+11644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_22", false,-1, 7,0);
        vcdp->declBus(c+11645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_23", false,-1, 7,0);
        vcdp->declBus(c+11646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_24", false,-1, 7,0);
        vcdp->declBus(c+11647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_25", false,-1, 7,0);
        vcdp->declBus(c+11648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_26", false,-1, 7,0);
        vcdp->declBus(c+11649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_27", false,-1, 7,0);
        vcdp->declBus(c+11650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_28", false,-1, 7,0);
        vcdp->declBus(c+11651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_29", false,-1, 7,0);
        vcdp->declBus(c+11652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_30", false,-1, 7,0);
        vcdp->declBus(c+11653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_rdata_31", false,-1, 7,0);
        vcdp->declBit(c+11654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_0", false,-1);
        vcdp->declBit(c+11655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_1", false,-1);
        vcdp->declBit(c+11656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_2", false,-1);
        vcdp->declBit(c+11657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_3", false,-1);
        vcdp->declBit(c+11658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_4", false,-1);
        vcdp->declBit(c+11659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_5", false,-1);
        vcdp->declBit(c+11660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_6", false,-1);
        vcdp->declBit(c+11661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_7", false,-1);
        vcdp->declBit(c+11662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_8", false,-1);
        vcdp->declBit(c+11663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_9", false,-1);
        vcdp->declBit(c+11664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_10", false,-1);
        vcdp->declBit(c+11665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_11", false,-1);
        vcdp->declBit(c+11666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_12", false,-1);
        vcdp->declBit(c+11667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_13", false,-1);
        vcdp->declBit(c+11668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_14", false,-1);
        vcdp->declBit(c+11669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_15", false,-1);
        vcdp->declBit(c+11670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_16", false,-1);
        vcdp->declBit(c+11671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_17", false,-1);
        vcdp->declBit(c+11672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_18", false,-1);
        vcdp->declBit(c+11673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_19", false,-1);
        vcdp->declBit(c+11674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_20", false,-1);
        vcdp->declBit(c+11675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_21", false,-1);
        vcdp->declBit(c+11676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_22", false,-1);
        vcdp->declBit(c+11677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_23", false,-1);
        vcdp->declBit(c+11678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_24", false,-1);
        vcdp->declBit(c+11679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_25", false,-1);
        vcdp->declBit(c+11680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_26", false,-1);
        vcdp->declBit(c+11681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_27", false,-1);
        vcdp->declBit(c+11682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_28", false,-1);
        vcdp->declBit(c+11683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_29", false,-1);
        vcdp->declBit(c+11684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_30", false,-1);
        vcdp->declBit(c+11685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 RW0_wmask_31", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext_RW0_clk", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext_RW0_wmode", false,-1);
        vcdp->declArray(c+11757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext_RW0_wdata", false,-1, 255,0);
        vcdp->declArray(c+11765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext_RW0_rdata", false,-1, 255,0);
        vcdp->declBus(c+11773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext_RW0_wmask", false,-1, 31,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_addr", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__369(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_clk", false,-1);
        vcdp->declArray(c+11757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_wdata", false,-1, 255,0);
        vcdp->declArray(c+11765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata", false,-1, 255,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_wmode", false,-1);
        vcdp->declBus(c+11773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_wmask", false,-1, 31,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declBus(c+11774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0_RW0_wmode", false,-1);
        vcdp->declBit(c+11775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1_RW0_clk", false,-1);
        vcdp->declBus(c+11776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1_RW0_wmode", false,-1);
        vcdp->declBit(c+11777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2_RW0_clk", false,-1);
        vcdp->declBus(c+11778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2_RW0_wmode", false,-1);
        vcdp->declBit(c+11779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3_RW0_clk", false,-1);
        vcdp->declBus(c+11780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3_RW0_wmode", false,-1);
        vcdp->declBit(c+11781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4_RW0_clk", false,-1);
        vcdp->declBus(c+11782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4_RW0_wmode", false,-1);
        vcdp->declBit(c+11783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5_RW0_clk", false,-1);
        vcdp->declBus(c+11784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5_RW0_wmode", false,-1);
        vcdp->declBit(c+11785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6_RW0_clk", false,-1);
        vcdp->declBus(c+11786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6_RW0_wmode", false,-1);
        vcdp->declBit(c+11787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7_RW0_clk", false,-1);
        vcdp->declBus(c+11788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7_RW0_wmode", false,-1);
        vcdp->declBit(c+11789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8_RW0_clk", false,-1);
        vcdp->declBus(c+11790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8_RW0_wmode", false,-1);
        vcdp->declBit(c+11791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9_RW0_clk", false,-1);
        vcdp->declBus(c+11792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9_RW0_wmode", false,-1);
        vcdp->declBit(c+11793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10_RW0_clk", false,-1);
        vcdp->declBus(c+11794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10_RW0_wmode", false,-1);
        vcdp->declBit(c+11795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11_RW0_clk", false,-1);
        vcdp->declBus(c+11796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11_RW0_wmode", false,-1);
        vcdp->declBit(c+11797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12_RW0_clk", false,-1);
        vcdp->declBus(c+11798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12_RW0_wmode", false,-1);
        vcdp->declBit(c+11799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13_RW0_clk", false,-1);
        vcdp->declBus(c+11800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13_RW0_rdata", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__370(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13_RW0_wmode", false,-1);
        vcdp->declBit(c+11801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14_RW0_clk", false,-1);
        vcdp->declBus(c+11802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14_RW0_wmode", false,-1);
        vcdp->declBit(c+11803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15_RW0_clk", false,-1);
        vcdp->declBus(c+11804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15_RW0_wmode", false,-1);
        vcdp->declBit(c+11805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16_RW0_clk", false,-1);
        vcdp->declBus(c+11806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16_RW0_wmode", false,-1);
        vcdp->declBit(c+11807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17_RW0_clk", false,-1);
        vcdp->declBus(c+11808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17_RW0_wmode", false,-1);
        vcdp->declBit(c+11809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18_RW0_clk", false,-1);
        vcdp->declBus(c+11810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18_RW0_wmode", false,-1);
        vcdp->declBit(c+11811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19_RW0_clk", false,-1);
        vcdp->declBus(c+11812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19_RW0_wmode", false,-1);
        vcdp->declBit(c+11813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20_RW0_clk", false,-1);
        vcdp->declBus(c+11814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20_RW0_wmode", false,-1);
        vcdp->declBit(c+11815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21_RW0_clk", false,-1);
        vcdp->declBus(c+11816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21_RW0_wmode", false,-1);
        vcdp->declBit(c+11817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22_RW0_clk", false,-1);
        vcdp->declBus(c+11818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22_RW0_wmode", false,-1);
        vcdp->declBit(c+11819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23_RW0_clk", false,-1);
        vcdp->declBus(c+11820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23_RW0_wmode", false,-1);
        vcdp->declBit(c+11821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24_RW0_clk", false,-1);
        vcdp->declBus(c+11822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24_RW0_wmode", false,-1);
        vcdp->declBit(c+11823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25_RW0_clk", false,-1);
        vcdp->declBus(c+11824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25_RW0_wmode", false,-1);
        vcdp->declBit(c+11825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26_RW0_clk", false,-1);
        vcdp->declBus(c+11826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26_RW0_wmode", false,-1);
        vcdp->declBit(c+11827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27_RW0_clk", false,-1);
        vcdp->declBus(c+11828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27_RW0_wmode", false,-1);
        vcdp->declBit(c+11829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27_RW0_wmask", false,-1);
    }
}

void VTestHarness::traceInitThis__371(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28_RW0_clk", false,-1);
        vcdp->declBus(c+11830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28_RW0_wmode", false,-1);
        vcdp->declBit(c+11831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29_RW0_clk", false,-1);
        vcdp->declBus(c+11832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29_RW0_wmode", false,-1);
        vcdp->declBit(c+11833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30_RW0_clk", false,-1);
        vcdp->declBus(c+11834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30_RW0_wmode", false,-1);
        vcdp->declBit(c+11835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31_RW0_clk", false,-1);
        vcdp->declBus(c+11836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31_RW0_wmode", false,-1);
        vcdp->declBit(c+11837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31_RW0_wmask", false,-1);
        vcdp->declBus(c+49268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_0", false,-1, 7,0);
        vcdp->declBus(c+49269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_1", false,-1, 7,0);
        vcdp->declBus(c+49270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_2", false,-1, 7,0);
        vcdp->declBus(c+49271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_3", false,-1, 7,0);
        vcdp->declBus(c+49272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_4", false,-1, 7,0);
        vcdp->declBus(c+49273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_5", false,-1, 7,0);
        vcdp->declBus(c+49274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_6", false,-1, 7,0);
        vcdp->declBus(c+49275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_7", false,-1, 7,0);
        vcdp->declBus(c+49276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_8", false,-1, 7,0);
        vcdp->declBus(c+49277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_9", false,-1, 7,0);
        vcdp->declBus(c+49278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_10", false,-1, 7,0);
        vcdp->declBus(c+49279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_11", false,-1, 7,0);
        vcdp->declBus(c+49280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_12", false,-1, 7,0);
        vcdp->declBus(c+49281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_13", false,-1, 7,0);
        vcdp->declBus(c+49282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_14", false,-1, 7,0);
        vcdp->declBus(c+49283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_15", false,-1, 7,0);
        vcdp->declBus(c+49284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_16", false,-1, 7,0);
        vcdp->declBus(c+49285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_17", false,-1, 7,0);
        vcdp->declBus(c+49286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_18", false,-1, 7,0);
        vcdp->declBus(c+49287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_19", false,-1, 7,0);
        vcdp->declBus(c+49288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_20", false,-1, 7,0);
        vcdp->declBus(c+49289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_21", false,-1, 7,0);
        vcdp->declBus(c+49290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_22", false,-1, 7,0);
        vcdp->declBus(c+49291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_23", false,-1, 7,0);
        vcdp->declBus(c+49292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_24", false,-1, 7,0);
        vcdp->declBus(c+49293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_25", false,-1, 7,0);
        vcdp->declBus(c+49294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_26", false,-1, 7,0);
        vcdp->declBus(c+49295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_27", false,-1, 7,0);
        vcdp->declBus(c+49296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_28", false,-1, 7,0);
        vcdp->declBus(c+49297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_29", false,-1, 7,0);
        vcdp->declBus(c+49298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_30", false,-1, 7,0);
        vcdp->declBus(c+49299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0_31", false,-1, 7,0);
        vcdp->declArray(c+11838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext RW0_rdata_0", false,-1, 255,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declBus(c+11774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+11775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0 RW0_wmask", false,-1);
        vcdp->declBit(c+49300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1 RW0_clk", false,-1);
        vcdp->declBus(c+11776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1 RW0_wmode", false,-1);
        vcdp->declBit(c+11777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1 RW0_wmask", false,-1);
        vcdp->declBit(c+49302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_1 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2 RW0_clk", false,-1);
        vcdp->declBus(c+11778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2 RW0_wmode", false,-1);
        vcdp->declBit(c+11779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2 RW0_wmask", false,-1);
        vcdp->declBit(c+49304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2 ram_RW_0_r_en", false,-1);
    }
}

void VTestHarness::traceInitThis__372(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+49305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_2 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3 RW0_clk", false,-1);
        vcdp->declBus(c+11780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3 RW0_wmode", false,-1);
        vcdp->declBit(c+11781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3 RW0_wmask", false,-1);
        vcdp->declBit(c+49306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_3 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4 RW0_clk", false,-1);
        vcdp->declBus(c+11782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4 RW0_wmode", false,-1);
        vcdp->declBit(c+11783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4 RW0_wmask", false,-1);
        vcdp->declBit(c+49308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_4 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5 RW0_clk", false,-1);
        vcdp->declBus(c+11784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5 RW0_wmode", false,-1);
        vcdp->declBit(c+11785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5 RW0_wmask", false,-1);
        vcdp->declBit(c+49310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_5 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6 RW0_clk", false,-1);
        vcdp->declBus(c+11786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6 RW0_wmode", false,-1);
        vcdp->declBit(c+11787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6 RW0_wmask", false,-1);
        vcdp->declBit(c+49312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_6 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7 RW0_clk", false,-1);
        vcdp->declBus(c+11788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7 RW0_wmode", false,-1);
        vcdp->declBit(c+11789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7 RW0_wmask", false,-1);
        vcdp->declBit(c+49314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_7 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8 RW0_clk", false,-1);
        vcdp->declBus(c+11790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8 RW0_wmode", false,-1);
        vcdp->declBit(c+11791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8 RW0_wmask", false,-1);
        vcdp->declBit(c+49316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8 ram_RW_0_w_mask", false,-1);
    }
}

void VTestHarness::traceInitThis__373(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_8 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9 RW0_clk", false,-1);
        vcdp->declBus(c+11792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9 RW0_wmode", false,-1);
        vcdp->declBit(c+11793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9 RW0_wmask", false,-1);
        vcdp->declBit(c+49318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_9 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10 RW0_clk", false,-1);
        vcdp->declBus(c+11794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10 RW0_wmode", false,-1);
        vcdp->declBit(c+11795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10 RW0_wmask", false,-1);
        vcdp->declBit(c+49320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_10 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11 RW0_clk", false,-1);
        vcdp->declBus(c+11796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11 RW0_wmode", false,-1);
        vcdp->declBit(c+11797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11 RW0_wmask", false,-1);
        vcdp->declBit(c+49322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_11 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12 RW0_clk", false,-1);
        vcdp->declBus(c+11798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12 RW0_wmode", false,-1);
        vcdp->declBit(c+11799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12 RW0_wmask", false,-1);
        vcdp->declBit(c+49324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_12 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13 RW0_clk", false,-1);
        vcdp->declBus(c+11800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13 RW0_wmode", false,-1);
        vcdp->declBit(c+11801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13 RW0_wmask", false,-1);
        vcdp->declBit(c+49326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_13 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14 RW0_clk", false,-1);
        vcdp->declBus(c+11802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14 RW0_wmode", false,-1);
        vcdp->declBit(c+11803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14 RW0_wmask", false,-1);
        vcdp->declBit(c+49328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_14 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15 RW0_clk", false,-1);
    }
}

void VTestHarness::traceInitThis__374(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+11804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15 RW0_wmode", false,-1);
        vcdp->declBit(c+11805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15 RW0_wmask", false,-1);
        vcdp->declBit(c+49330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_15 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16 RW0_clk", false,-1);
        vcdp->declBus(c+11806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16 RW0_wmode", false,-1);
        vcdp->declBit(c+11807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16 RW0_wmask", false,-1);
        vcdp->declBit(c+49332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_16 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17 RW0_clk", false,-1);
        vcdp->declBus(c+11808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17 RW0_wmode", false,-1);
        vcdp->declBit(c+11809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17 RW0_wmask", false,-1);
        vcdp->declBit(c+49334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_17 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18 RW0_clk", false,-1);
        vcdp->declBus(c+11810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18 RW0_wmode", false,-1);
        vcdp->declBit(c+11811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18 RW0_wmask", false,-1);
        vcdp->declBit(c+49336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_18 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19 RW0_clk", false,-1);
        vcdp->declBus(c+11812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19 RW0_wmode", false,-1);
        vcdp->declBit(c+11813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19 RW0_wmask", false,-1);
        vcdp->declBit(c+49338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_19 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20 RW0_clk", false,-1);
        vcdp->declBus(c+11814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20 RW0_wmode", false,-1);
        vcdp->declBit(c+11815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20 RW0_wmask", false,-1);
        vcdp->declBit(c+49340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_20 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21 RW0_clk", false,-1);
        vcdp->declBus(c+11816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21 RW0_wmode", false,-1);
        vcdp->declBit(c+11817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21 RW0_wmask", false,-1);
    }
}

void VTestHarness::traceInitThis__375(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_21 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22 RW0_clk", false,-1);
        vcdp->declBus(c+11818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22 RW0_wmode", false,-1);
        vcdp->declBit(c+11819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22 RW0_wmask", false,-1);
        vcdp->declBit(c+49344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_22 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23 RW0_clk", false,-1);
        vcdp->declBus(c+11820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23 RW0_wmode", false,-1);
        vcdp->declBit(c+11821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23 RW0_wmask", false,-1);
        vcdp->declBit(c+49346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_23 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24 RW0_clk", false,-1);
        vcdp->declBus(c+11822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24 RW0_wmode", false,-1);
        vcdp->declBit(c+11823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24 RW0_wmask", false,-1);
        vcdp->declBit(c+49348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_24 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25 RW0_clk", false,-1);
        vcdp->declBus(c+11824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25 RW0_wmode", false,-1);
        vcdp->declBit(c+11825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25 RW0_wmask", false,-1);
        vcdp->declBit(c+49350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_25 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26 RW0_clk", false,-1);
        vcdp->declBus(c+11826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26 RW0_wmode", false,-1);
        vcdp->declBit(c+11827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26 RW0_wmask", false,-1);
        vcdp->declBit(c+49352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_26 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27 RW0_clk", false,-1);
        vcdp->declBus(c+11828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27 RW0_wmode", false,-1);
        vcdp->declBit(c+11829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27 RW0_wmask", false,-1);
        vcdp->declBit(c+49354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27 ram_RW_0_w_addr", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__376(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+11829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_27 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28 RW0_clk", false,-1);
        vcdp->declBus(c+11830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28 RW0_wmode", false,-1);
        vcdp->declBit(c+11831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28 RW0_wmask", false,-1);
        vcdp->declBit(c+49356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_28 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29 RW0_clk", false,-1);
        vcdp->declBus(c+11832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29 RW0_wmode", false,-1);
        vcdp->declBit(c+11833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29 RW0_wmask", false,-1);
        vcdp->declBit(c+49358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_29 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30 RW0_clk", false,-1);
        vcdp->declBus(c+11834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30 RW0_wmode", false,-1);
        vcdp->declBit(c+11835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30 RW0_wmask", false,-1);
        vcdp->declBit(c+49360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_30 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31 RW0_clk", false,-1);
        vcdp->declBus(c+11836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31 RW0_wmode", false,-1);
        vcdp->declBit(c+11837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31 RW0_wmask", false,-1);
        vcdp->declBit(c+49362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_0 data_arrays_0_ext mem_0_31 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_clk", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmode", false,-1);
        vcdp->declBus(c+11687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_0", false,-1, 7,0);
        vcdp->declBus(c+11688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_1", false,-1, 7,0);
        vcdp->declBus(c+11689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_2", false,-1, 7,0);
        vcdp->declBus(c+11690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_3", false,-1, 7,0);
        vcdp->declBus(c+11691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_4", false,-1, 7,0);
        vcdp->declBus(c+11692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_5", false,-1, 7,0);
        vcdp->declBus(c+11693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_6", false,-1, 7,0);
        vcdp->declBus(c+11694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_7", false,-1, 7,0);
        vcdp->declBus(c+11687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_8", false,-1, 7,0);
        vcdp->declBus(c+11688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_9", false,-1, 7,0);
        vcdp->declBus(c+11689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_10", false,-1, 7,0);
        vcdp->declBus(c+11690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_11", false,-1, 7,0);
        vcdp->declBus(c+11691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_12", false,-1, 7,0);
        vcdp->declBus(c+11692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_13", false,-1, 7,0);
        vcdp->declBus(c+11693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_14", false,-1, 7,0);
        vcdp->declBus(c+11694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_15", false,-1, 7,0);
        vcdp->declBus(c+11687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_16", false,-1, 7,0);
        vcdp->declBus(c+11688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_17", false,-1, 7,0);
        vcdp->declBus(c+11689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_18", false,-1, 7,0);
        vcdp->declBus(c+11690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_19", false,-1, 7,0);
        vcdp->declBus(c+11691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_20", false,-1, 7,0);
        vcdp->declBus(c+11692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_21", false,-1, 7,0);
        vcdp->declBus(c+11693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_22", false,-1, 7,0);
        vcdp->declBus(c+11694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_23", false,-1, 7,0);
        vcdp->declBus(c+11687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_24", false,-1, 7,0);
        vcdp->declBus(c+11688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_25", false,-1, 7,0);
        vcdp->declBus(c+11689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_26", false,-1, 7,0);
        vcdp->declBus(c+11690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_27", false,-1, 7,0);
        vcdp->declBus(c+11691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_28", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__377(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+11692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_29", false,-1, 7,0);
        vcdp->declBus(c+11693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_30", false,-1, 7,0);
        vcdp->declBus(c+11694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wdata_31", false,-1, 7,0);
        vcdp->declBus(c+11695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_0", false,-1, 7,0);
        vcdp->declBus(c+11696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_1", false,-1, 7,0);
        vcdp->declBus(c+11697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_2", false,-1, 7,0);
        vcdp->declBus(c+11698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_3", false,-1, 7,0);
        vcdp->declBus(c+11699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_4", false,-1, 7,0);
        vcdp->declBus(c+11700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_5", false,-1, 7,0);
        vcdp->declBus(c+11701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_6", false,-1, 7,0);
        vcdp->declBus(c+11702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_7", false,-1, 7,0);
        vcdp->declBus(c+11703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_8", false,-1, 7,0);
        vcdp->declBus(c+11704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_9", false,-1, 7,0);
        vcdp->declBus(c+11705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_10", false,-1, 7,0);
        vcdp->declBus(c+11706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_11", false,-1, 7,0);
        vcdp->declBus(c+11707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_12", false,-1, 7,0);
        vcdp->declBus(c+11708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_13", false,-1, 7,0);
        vcdp->declBus(c+11709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_14", false,-1, 7,0);
        vcdp->declBus(c+11710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_15", false,-1, 7,0);
        vcdp->declBus(c+11711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_16", false,-1, 7,0);
        vcdp->declBus(c+11712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_17", false,-1, 7,0);
        vcdp->declBus(c+11713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_18", false,-1, 7,0);
        vcdp->declBus(c+11714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_19", false,-1, 7,0);
        vcdp->declBus(c+11715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_20", false,-1, 7,0);
        vcdp->declBus(c+11716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_21", false,-1, 7,0);
        vcdp->declBus(c+11717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_22", false,-1, 7,0);
        vcdp->declBus(c+11718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_23", false,-1, 7,0);
        vcdp->declBus(c+11719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_24", false,-1, 7,0);
        vcdp->declBus(c+11720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_25", false,-1, 7,0);
        vcdp->declBus(c+11721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_26", false,-1, 7,0);
        vcdp->declBus(c+11722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_27", false,-1, 7,0);
        vcdp->declBus(c+11723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_28", false,-1, 7,0);
        vcdp->declBus(c+11724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_29", false,-1, 7,0);
        vcdp->declBus(c+11725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_30", false,-1, 7,0);
        vcdp->declBus(c+11726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_rdata_31", false,-1, 7,0);
        vcdp->declBit(c+11654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_0", false,-1);
        vcdp->declBit(c+11655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_1", false,-1);
        vcdp->declBit(c+11656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_2", false,-1);
        vcdp->declBit(c+11657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_3", false,-1);
        vcdp->declBit(c+11658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_4", false,-1);
        vcdp->declBit(c+11659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_5", false,-1);
        vcdp->declBit(c+11660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_6", false,-1);
        vcdp->declBit(c+11661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_7", false,-1);
        vcdp->declBit(c+11662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_8", false,-1);
        vcdp->declBit(c+11663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_9", false,-1);
        vcdp->declBit(c+11664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_10", false,-1);
        vcdp->declBit(c+11665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_11", false,-1);
        vcdp->declBit(c+11666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_12", false,-1);
        vcdp->declBit(c+11667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_13", false,-1);
        vcdp->declBit(c+11668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_14", false,-1);
        vcdp->declBit(c+11669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_15", false,-1);
        vcdp->declBit(c+11670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_16", false,-1);
        vcdp->declBit(c+11671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_17", false,-1);
        vcdp->declBit(c+11672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_18", false,-1);
        vcdp->declBit(c+11673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_19", false,-1);
        vcdp->declBit(c+11674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_20", false,-1);
        vcdp->declBit(c+11675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_21", false,-1);
        vcdp->declBit(c+11676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_22", false,-1);
        vcdp->declBit(c+11677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_23", false,-1);
        vcdp->declBit(c+11678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_24", false,-1);
        vcdp->declBit(c+11679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_25", false,-1);
        vcdp->declBit(c+11680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_26", false,-1);
        vcdp->declBit(c+11681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_27", false,-1);
        vcdp->declBit(c+11682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_28", false,-1);
        vcdp->declBit(c+11683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_29", false,-1);
        vcdp->declBit(c+11684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_30", false,-1);
        vcdp->declBit(c+11685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 RW0_wmask_31", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext_RW0_clk", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext_RW0_wmode", false,-1);
        vcdp->declArray(c+11847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext_RW0_wdata", false,-1, 255,0);
        vcdp->declArray(c+11855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext_RW0_rdata", false,-1, 255,0);
        vcdp->declBus(c+11863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext_RW0_wmask", false,-1, 31,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_clk", false,-1);
        vcdp->declArray(c+11847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_wdata", false,-1, 255,0);
        vcdp->declArray(c+11855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata", false,-1, 255,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_wmode", false,-1);
        vcdp->declBus(c+11863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_wmask", false,-1, 31,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declBus(c+11864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0_RW0_wmode", false,-1);
        vcdp->declBit(c+11865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1_RW0_clk", false,-1);
        vcdp->declBus(c+11866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1_RW0_wmode", false,-1);
        vcdp->declBit(c+11867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2_RW0_clk", false,-1);
        vcdp->declBus(c+11868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2_RW0_wmode", false,-1);
    }
}

void VTestHarness::traceInitThis__378(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+11869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3_RW0_clk", false,-1);
        vcdp->declBus(c+11870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3_RW0_wmode", false,-1);
        vcdp->declBit(c+11871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4_RW0_clk", false,-1);
        vcdp->declBus(c+11872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4_RW0_wmode", false,-1);
        vcdp->declBit(c+11873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5_RW0_clk", false,-1);
        vcdp->declBus(c+11874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5_RW0_wmode", false,-1);
        vcdp->declBit(c+11875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6_RW0_clk", false,-1);
        vcdp->declBus(c+11876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6_RW0_wmode", false,-1);
        vcdp->declBit(c+11877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7_RW0_clk", false,-1);
        vcdp->declBus(c+11878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7_RW0_wmode", false,-1);
        vcdp->declBit(c+11879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8_RW0_clk", false,-1);
        vcdp->declBus(c+11880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8_RW0_wmode", false,-1);
        vcdp->declBit(c+11881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9_RW0_clk", false,-1);
        vcdp->declBus(c+11882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9_RW0_wmode", false,-1);
        vcdp->declBit(c+11883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10_RW0_clk", false,-1);
        vcdp->declBus(c+11884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10_RW0_wmode", false,-1);
        vcdp->declBit(c+11885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11_RW0_clk", false,-1);
        vcdp->declBus(c+11886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11_RW0_wmode", false,-1);
        vcdp->declBit(c+11887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12_RW0_clk", false,-1);
        vcdp->declBus(c+11888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12_RW0_wmode", false,-1);
        vcdp->declBit(c+11889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13_RW0_clk", false,-1);
        vcdp->declBus(c+11890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13_RW0_wmode", false,-1);
        vcdp->declBit(c+11891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14_RW0_clk", false,-1);
        vcdp->declBus(c+11892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14_RW0_wmode", false,-1);
        vcdp->declBit(c+11893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15_RW0_clk", false,-1);
        vcdp->declBus(c+11894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15_RW0_wmode", false,-1);
        vcdp->declBit(c+11895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16_RW0_clk", false,-1);
        vcdp->declBus(c+11896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16_RW0_wmode", false,-1);
        vcdp->declBit(c+11897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17_RW0_clk", false,-1);
    }
}

void VTestHarness::traceInitThis__379(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+11898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17_RW0_wmode", false,-1);
        vcdp->declBit(c+11899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18_RW0_clk", false,-1);
        vcdp->declBus(c+11900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18_RW0_wmode", false,-1);
        vcdp->declBit(c+11901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19_RW0_clk", false,-1);
        vcdp->declBus(c+11902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19_RW0_wmode", false,-1);
        vcdp->declBit(c+11903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20_RW0_clk", false,-1);
        vcdp->declBus(c+11904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20_RW0_wmode", false,-1);
        vcdp->declBit(c+11905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21_RW0_clk", false,-1);
        vcdp->declBus(c+11906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21_RW0_wmode", false,-1);
        vcdp->declBit(c+11907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22_RW0_clk", false,-1);
        vcdp->declBus(c+11908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22_RW0_wmode", false,-1);
        vcdp->declBit(c+11909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23_RW0_clk", false,-1);
        vcdp->declBus(c+11910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23_RW0_wmode", false,-1);
        vcdp->declBit(c+11911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24_RW0_clk", false,-1);
        vcdp->declBus(c+11912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24_RW0_wmode", false,-1);
        vcdp->declBit(c+11913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25_RW0_clk", false,-1);
        vcdp->declBus(c+11914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25_RW0_wmode", false,-1);
        vcdp->declBit(c+11915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26_RW0_clk", false,-1);
        vcdp->declBus(c+11916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26_RW0_wmode", false,-1);
        vcdp->declBit(c+11917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27_RW0_clk", false,-1);
        vcdp->declBus(c+11918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27_RW0_wmode", false,-1);
        vcdp->declBit(c+11919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28_RW0_clk", false,-1);
        vcdp->declBus(c+11920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28_RW0_wmode", false,-1);
        vcdp->declBit(c+11921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29_RW0_clk", false,-1);
        vcdp->declBus(c+11922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29_RW0_wmode", false,-1);
        vcdp->declBit(c+11923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30_RW0_clk", false,-1);
        vcdp->declBus(c+11924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30_RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30_RW0_wmode", false,-1);
        vcdp->declBit(c+11925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30_RW0_wmask", false,-1);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31_RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31_RW0_clk", false,-1);
        vcdp->declBus(c+11926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31_RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31_RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31_RW0_en", false,-1);
    }
}

void VTestHarness::traceInitThis__380(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31_RW0_wmode", false,-1);
        vcdp->declBit(c+11927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31_RW0_wmask", false,-1);
        vcdp->declBus(c+49364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_0", false,-1, 7,0);
        vcdp->declBus(c+49365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_1", false,-1, 7,0);
        vcdp->declBus(c+49366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_2", false,-1, 7,0);
        vcdp->declBus(c+49367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_3", false,-1, 7,0);
        vcdp->declBus(c+49368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_4", false,-1, 7,0);
        vcdp->declBus(c+49369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_5", false,-1, 7,0);
        vcdp->declBus(c+49370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_6", false,-1, 7,0);
        vcdp->declBus(c+49371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_7", false,-1, 7,0);
        vcdp->declBus(c+49372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_8", false,-1, 7,0);
        vcdp->declBus(c+49373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_9", false,-1, 7,0);
        vcdp->declBus(c+49374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_10", false,-1, 7,0);
        vcdp->declBus(c+49375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_11", false,-1, 7,0);
        vcdp->declBus(c+49376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_12", false,-1, 7,0);
        vcdp->declBus(c+49377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_13", false,-1, 7,0);
        vcdp->declBus(c+49378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_14", false,-1, 7,0);
        vcdp->declBus(c+49379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_15", false,-1, 7,0);
        vcdp->declBus(c+49380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_16", false,-1, 7,0);
        vcdp->declBus(c+49381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_17", false,-1, 7,0);
        vcdp->declBus(c+49382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_18", false,-1, 7,0);
        vcdp->declBus(c+49383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_19", false,-1, 7,0);
        vcdp->declBus(c+49384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_20", false,-1, 7,0);
        vcdp->declBus(c+49385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_21", false,-1, 7,0);
        vcdp->declBus(c+49386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_22", false,-1, 7,0);
        vcdp->declBus(c+49387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_23", false,-1, 7,0);
        vcdp->declBus(c+49388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_24", false,-1, 7,0);
        vcdp->declBus(c+49389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_25", false,-1, 7,0);
        vcdp->declBus(c+49390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_26", false,-1, 7,0);
        vcdp->declBus(c+49391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_27", false,-1, 7,0);
        vcdp->declBus(c+49392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_28", false,-1, 7,0);
        vcdp->declBus(c+49393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_29", false,-1, 7,0);
        vcdp->declBus(c+49394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_30", false,-1, 7,0);
        vcdp->declBus(c+49395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0_31", false,-1, 7,0);
        vcdp->declArray(c+11928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext RW0_rdata_0", false,-1, 255,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declBus(c+11864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+11865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0 RW0_wmask", false,-1);
        vcdp->declBit(c+49396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1 RW0_clk", false,-1);
        vcdp->declBus(c+11866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1 RW0_wmode", false,-1);
        vcdp->declBit(c+11867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1 RW0_wmask", false,-1);
        vcdp->declBit(c+49398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_1 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2 RW0_clk", false,-1);
        vcdp->declBus(c+11868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2 RW0_wmode", false,-1);
        vcdp->declBit(c+11869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2 RW0_wmask", false,-1);
        vcdp->declBit(c+49400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_2 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3 RW0_clk", false,-1);
        vcdp->declBus(c+11870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3 RW0_wmode", false,-1);
        vcdp->declBit(c+11871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3 RW0_wmask", false,-1);
        vcdp->declBit(c+49402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_3 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4 RW0_clk", false,-1);
    }
}

void VTestHarness::traceInitThis__381(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+11872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4 RW0_wmode", false,-1);
        vcdp->declBit(c+11873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4 RW0_wmask", false,-1);
        vcdp->declBit(c+49404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_4 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5 RW0_clk", false,-1);
        vcdp->declBus(c+11874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5 RW0_wmode", false,-1);
        vcdp->declBit(c+11875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5 RW0_wmask", false,-1);
        vcdp->declBit(c+49406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_5 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6 RW0_clk", false,-1);
        vcdp->declBus(c+11876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6 RW0_wmode", false,-1);
        vcdp->declBit(c+11877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6 RW0_wmask", false,-1);
        vcdp->declBit(c+49408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_6 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7 RW0_clk", false,-1);
        vcdp->declBus(c+11878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7 RW0_wmode", false,-1);
        vcdp->declBit(c+11879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7 RW0_wmask", false,-1);
        vcdp->declBit(c+49410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_7 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8 RW0_clk", false,-1);
        vcdp->declBus(c+11880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8 RW0_wmode", false,-1);
        vcdp->declBit(c+11881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8 RW0_wmask", false,-1);
        vcdp->declBit(c+49412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_8 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9 RW0_clk", false,-1);
        vcdp->declBus(c+11882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9 RW0_wmode", false,-1);
        vcdp->declBit(c+11883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9 RW0_wmask", false,-1);
        vcdp->declBit(c+49414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_9 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10 RW0_clk", false,-1);
        vcdp->declBus(c+11884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10 RW0_wmode", false,-1);
        vcdp->declBit(c+11885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10 RW0_wmask", false,-1);
    }
}

void VTestHarness::traceInitThis__382(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_10 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11 RW0_clk", false,-1);
        vcdp->declBus(c+11886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11 RW0_wmode", false,-1);
        vcdp->declBit(c+11887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11 RW0_wmask", false,-1);
        vcdp->declBit(c+49418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_11 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12 RW0_clk", false,-1);
        vcdp->declBus(c+11888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12 RW0_wmode", false,-1);
        vcdp->declBit(c+11889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12 RW0_wmask", false,-1);
        vcdp->declBit(c+49420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_12 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13 RW0_clk", false,-1);
        vcdp->declBus(c+11890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13 RW0_wmode", false,-1);
        vcdp->declBit(c+11891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13 RW0_wmask", false,-1);
        vcdp->declBit(c+49422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_13 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14 RW0_clk", false,-1);
        vcdp->declBus(c+11892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14 RW0_wmode", false,-1);
        vcdp->declBit(c+11893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14 RW0_wmask", false,-1);
        vcdp->declBit(c+49424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_14 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15 RW0_clk", false,-1);
        vcdp->declBus(c+11894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15 RW0_wmode", false,-1);
        vcdp->declBit(c+11895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15 RW0_wmask", false,-1);
        vcdp->declBit(c+49426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_15 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16 RW0_clk", false,-1);
        vcdp->declBus(c+11896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16 RW0_wmode", false,-1);
        vcdp->declBit(c+11897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16 RW0_wmask", false,-1);
        vcdp->declBit(c+49428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16 ram_RW_0_w_addr", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__383(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+11897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_16 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17 RW0_clk", false,-1);
        vcdp->declBus(c+11898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17 RW0_wmode", false,-1);
        vcdp->declBit(c+11899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17 RW0_wmask", false,-1);
        vcdp->declBit(c+49430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_17 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18 RW0_clk", false,-1);
        vcdp->declBus(c+11900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18 RW0_wmode", false,-1);
        vcdp->declBit(c+11901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18 RW0_wmask", false,-1);
        vcdp->declBit(c+49432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_18 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19 RW0_clk", false,-1);
        vcdp->declBus(c+11902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19 RW0_wmode", false,-1);
        vcdp->declBit(c+11903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19 RW0_wmask", false,-1);
        vcdp->declBit(c+49434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_19 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20 RW0_clk", false,-1);
        vcdp->declBus(c+11904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20 RW0_wmode", false,-1);
        vcdp->declBit(c+11905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20 RW0_wmask", false,-1);
        vcdp->declBit(c+49436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_20 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21 RW0_clk", false,-1);
        vcdp->declBus(c+11906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21 RW0_wmode", false,-1);
        vcdp->declBit(c+11907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21 RW0_wmask", false,-1);
        vcdp->declBit(c+49438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_21 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22 RW0_clk", false,-1);
        vcdp->declBus(c+11908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22 RW0_wmode", false,-1);
        vcdp->declBit(c+11909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22 RW0_wmask", false,-1);
        vcdp->declBit(c+49440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_22 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23 RW0_addr", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__384(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23 RW0_clk", false,-1);
        vcdp->declBus(c+11910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23 RW0_wmode", false,-1);
        vcdp->declBit(c+11911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23 RW0_wmask", false,-1);
        vcdp->declBit(c+49442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_23 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24 RW0_clk", false,-1);
        vcdp->declBus(c+11912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24 RW0_wmode", false,-1);
        vcdp->declBit(c+11913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24 RW0_wmask", false,-1);
        vcdp->declBit(c+49444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_24 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25 RW0_clk", false,-1);
        vcdp->declBus(c+11914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25 RW0_wmode", false,-1);
        vcdp->declBit(c+11915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25 RW0_wmask", false,-1);
        vcdp->declBit(c+49446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_25 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26 RW0_clk", false,-1);
        vcdp->declBus(c+11916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26 RW0_wmode", false,-1);
        vcdp->declBit(c+11917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26 RW0_wmask", false,-1);
        vcdp->declBit(c+49448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_26 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27 RW0_clk", false,-1);
        vcdp->declBus(c+11918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27 RW0_wmode", false,-1);
        vcdp->declBit(c+11919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27 RW0_wmask", false,-1);
        vcdp->declBit(c+49450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_27 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28 RW0_clk", false,-1);
        vcdp->declBus(c+11920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28 RW0_wmode", false,-1);
        vcdp->declBit(c+11921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28 RW0_wmask", false,-1);
        vcdp->declBit(c+49452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_28 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29 RW0_clk", false,-1);
        vcdp->declBus(c+11922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29 RW0_wmode", false,-1);
    }
}

void VTestHarness::traceInitThis__385(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+11923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29 RW0_wmask", false,-1);
        vcdp->declBit(c+49454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_29 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30 RW0_clk", false,-1);
        vcdp->declBus(c+11924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30 RW0_wmode", false,-1);
        vcdp->declBit(c+11925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30 RW0_wmask", false,-1);
        vcdp->declBit(c+49456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_30 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31 RW0_addr", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31 RW0_clk", false,-1);
        vcdp->declBus(c+11926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31 RW0_wdata", false,-1, 7,0);
        vcdp->declBus(c+49395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31 RW0_rdata", false,-1, 7,0);
        vcdp->declBit(c+11686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31 RW0_en", false,-1);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31 RW0_wmode", false,-1);
        vcdp->declBit(c+11927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31 RW0_wmask", false,-1);
        vcdp->declBit(c+49458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+49459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31 ram_RW_0_r_addr", false,-1, 7,0);
        vcdp->declBus(c+49395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31 ram_RW_0_r_data", false,-1, 7,0);
        vcdp->declBus(c+11926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31 ram_RW_0_w_data", false,-1, 7,0);
        vcdp->declBus(c+11612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31 ram_RW_0_w_addr", false,-1, 7,0);
        vcdp->declBit(c+11927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+11936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+49458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+49459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache data data_arrays_1 data_arrays_0_ext mem_0_31 ram_RW_0_r_addr_pipe_0", false,-1, 7,0);
        vcdp->declBit(c+10920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_0_valid", false,-1);
        vcdp->declBus(c+10921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_0_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+10922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_0_bits_write", false,-1);
        vcdp->declArray(c+48744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_0_bits_wdata", false,-1, 127,0);
        vcdp->declBus(c+10923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_0_bits_wordMask", false,-1, 1,0);
        vcdp->declBus(c+10924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_0_bits_eccMask", false,-1, 7,0);
        vcdp->declBus(c+48748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_0_bits_way_en", false,-1, 3,0);
        vcdp->declBit(c+10925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_1_ready", false,-1);
        vcdp->declBit(c+10926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_1_valid", false,-1);
        vcdp->declBus(c+10927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_1_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+10928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_1_bits_write", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_1_bits_wdata", false,-1, 127,0);
        vcdp->declBus(c+48742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_1_bits_way_en", false,-1, 3,0);
        vcdp->declBit(c+10929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_2_ready", false,-1);
        vcdp->declBit(c+10930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_2_valid", false,-1);
        vcdp->declBus(c+10931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_2_bits_addr", false,-1, 11,0);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_2_bits_wdata", false,-1, 127,0);
        vcdp->declBit(c+10932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_3_ready", false,-1);
        vcdp->declBit(c+10933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_3_valid", false,-1);
        vcdp->declBus(c+10934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_3_bits_addr", false,-1, 11,0);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_3_bits_wdata", false,-1, 127,0);
        vcdp->declBus(c+10935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_in_3_bits_wordMask", false,-1, 1,0);
        vcdp->declBit(c+10894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_out_valid", false,-1);
        vcdp->declBus(c+10895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_out_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+10896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_out_bits_write", false,-1);
        vcdp->declArray(c+10897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_out_bits_wdata", false,-1, 127,0);
        vcdp->declBus(c+10901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_out_bits_wordMask", false,-1, 1,0);
        vcdp->declBus(c+10902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_out_bits_eccMask", false,-1, 7,0);
        vcdp->declBus(c+10903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb io_out_bits_way_en", false,-1, 3,0);
        vcdp->declBit(c+11937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache dataArb grant_3", false,-1);
        vcdp->declBus(c+48749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu io_mask", false,-1, 7,0);
        vcdp->declBus(c+48750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu io_cmd", false,-1, 4,0);
        vcdp->declQuad(c+10936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu io_lhs", false,-1, 63,0);
        vcdp->declQuad(c+48428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu io_rhs", false,-1, 63,0);
        vcdp->declQuad(c+10938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu io_out", false,-1, 63,0);
        vcdp->declBit(c+49460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu max", false,-1);
        vcdp->declBit(c+49461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu min", false,-1);
        vcdp->declBit(c+49462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu add", false,-1);
        vcdp->declBit(c+11938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu logic_and", false,-1);
        vcdp->declBit(c+11939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu logic_xor", false,-1);
        vcdp->declQuad(c+49463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu adder_out_mask", false,-1, 63,0);
        vcdp->declQuad(c+11940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu adder_out", false,-1, 63,0);
        vcdp->declBit(c+49465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu less_signed", false,-1);
        vcdp->declBit(c+11942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu less", false,-1);
        vcdp->declQuad(c+11943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu minmax", false,-1, 63,0);
        vcdp->declQuad(c+11945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu logic_", false,-1, 63,0);
        vcdp->declQuad(c+11947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu out", false,-1, 63,0);
        vcdp->declQuad(c+11949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcache amoalu wmask", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reset", false,-1);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_a_bits_data", false,-1, 127,0);
    }
}

void VTestHarness::traceInitThis__386(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_d_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_d_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini auto_spad_id_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_ready", false,-1);
        vcdp->declBit(c+10535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_valid", false,-1);
        vcdp->declBus(c+48500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+48501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+48502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+48503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_inst_xd", false,-1);
        vcdp->declBit(c+48504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_inst_xs1", false,-1);
        vcdp->declBit(c+48505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_inst_xs2", false,-1);
        vcdp->declBus(c+48506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+10536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+48507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+48509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+48511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_debug", false,-1);
        vcdp->declBit(c+48512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_cease", false,-1);
        vcdp->declBit(c+48513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_wfi", false,-1);
        vcdp->declBus(c+48514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_isa", false,-1, 31,0);
        vcdp->declBus(c+48515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+48516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_dv", false,-1);
        vcdp->declBus(c+48517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_prv", false,-1, 1,0);
        vcdp->declBit(c+48518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_v", false,-1);
        vcdp->declBit(c+48519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_sd", false,-1);
        vcdp->declBus(c+48520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+48521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_mpv", false,-1);
        vcdp->declBit(c+48522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_gva", false,-1);
        vcdp->declBit(c+48523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_mbe", false,-1);
        vcdp->declBit(c+48524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_sbe", false,-1);
        vcdp->declBus(c+48525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+48526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+48527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_sd_rv32", false,-1);
        vcdp->declBus(c+48528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+48529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_tsr", false,-1);
        vcdp->declBit(c+48530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_tw", false,-1);
        vcdp->declBit(c+48531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_tvm", false,-1);
        vcdp->declBit(c+48532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_mxr", false,-1);
        vcdp->declBit(c+48533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_sum", false,-1);
        vcdp->declBit(c+48534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_mprv", false,-1);
        vcdp->declBus(c+48535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_xs", false,-1, 1,0);
        vcdp->declBus(c+48536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_fs", false,-1, 1,0);
        vcdp->declBus(c+48537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+48538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_vs", false,-1, 1,0);
        vcdp->declBit(c+48539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_spp", false,-1);
        vcdp->declBit(c+48540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_mpie", false,-1);
        vcdp->declBit(c+48541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_ube", false,-1);
        vcdp->declBit(c+48542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_spie", false,-1);
        vcdp->declBit(c+48543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_upie", false,-1);
        vcdp->declBit(c+48544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_mie", false,-1);
        vcdp->declBit(c+48545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_hie", false,-1);
        vcdp->declBit(c+48546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_sie", false,-1);
        vcdp->declBit(c+48547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_cmd_bits_status_uie", false,-1);
        vcdp->declBit(c+10537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_resp_ready", false,-1);
        vcdp->declBit(c+48548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_resp_valid", false,-1);
        vcdp->declBus(c+48549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_resp_bits_rd", false,-1, 4,0);
        vcdp->declQuad(c+48550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_resp_bits_data", false,-1, 63,0);
        vcdp->declBit(c+10538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_busy", false,-1);
        vcdp->declBit(c+48552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_interrupt", false,-1);
        vcdp->declBit(c+10539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_req_ready", false,-1);
        vcdp->declBit(c+48553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_req_valid", false,-1);
        vcdp->declBus(c+48554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_2_cfg_a", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__387(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini io_ptw_0_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_reset", false,-1);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_d_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_d_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_auto_id_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+11951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_req_ready", false,-1);
        vcdp->declBit(c+11952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_req_valid", false,-1);
        vcdp->declQuad(c+11953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+11955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_req_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+11956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_req_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+11957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_req_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+11958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_req_bits_cols", false,-1, 15,0);
        vcdp->declBus(c+11959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_req_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+11960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_req_bits_scale", false,-1, 31,0);
        vcdp->declBit(c+11961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_req_bits_has_acc_bitwidth", false,-1);
        vcdp->declBit(c+11962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_req_bits_all_zeros", false,-1);
        vcdp->declBus(c+11963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_req_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+11964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_req_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+11965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_req_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+11966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_resp_valid", false,-1);
        vcdp->declBus(c+11967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_resp_bits_bytesRead", false,-1, 15,0);
        vcdp->declBus(c+11968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_read_resp_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+11969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_req_ready", false,-1);
        vcdp->declBit(c+11970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_req_valid", false,-1);
        vcdp->declQuad(c+11971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+11973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_req_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+11974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_req_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+11975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_req_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBit(c+11976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_req_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+11977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_req_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_req_bits_acc_act", false,-1, 2,0);
        vcdp->declBus(c+49469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_req_bits_acc_scale", false,-1, 31,0);
        vcdp->declBus(c+11978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_req_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_req_bits_block", false,-1, 7,0);
        vcdp->declBus(c+11979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_req_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+49473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_req_bits_pool_en", false,-1);
        vcdp->declBit(c+11980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_req_bits_store_en", false,-1);
        vcdp->declBit(c+11981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_resp_valid", false,-1);
        vcdp->declBus(c+11982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_dma_write_resp_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+11983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_0_req_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__388(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+11984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_0_req_valid", false,-1);
        vcdp->declBus(c+11985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_0_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_0_resp_ready", false,-1);
        vcdp->declBit(c+49474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_0_resp_valid", false,-1);
        vcdp->declArray(c+49475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_0_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_0_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+11987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_1_req_ready", false,-1);
        vcdp->declBit(c+11988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_1_req_valid", false,-1);
        vcdp->declBus(c+11989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_1_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_1_resp_ready", false,-1);
        vcdp->declBit(c+49480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_1_resp_valid", false,-1);
        vcdp->declArray(c+49481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_1_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_1_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+11991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_2_req_ready", false,-1);
        vcdp->declBit(c+11992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_2_req_valid", false,-1);
        vcdp->declBus(c+11993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_2_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_2_resp_ready", false,-1);
        vcdp->declBit(c+49486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_2_resp_valid", false,-1);
        vcdp->declArray(c+49487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_2_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_2_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+11995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_3_req_ready", false,-1);
        vcdp->declBit(c+11996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_3_req_valid", false,-1);
        vcdp->declBus(c+11997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_3_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_3_resp_ready", false,-1);
        vcdp->declBit(c+49492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_3_resp_valid", false,-1);
        vcdp->declArray(c+49493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_3_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_read_3_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+11999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_en", false,-1);
        vcdp->declBus(c+12000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_addr", false,-1, 11,0);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_mask_0", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_mask_1", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_mask_2", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_mask_3", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_mask_4", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_mask_5", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_mask_6", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_mask_7", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_mask_8", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_mask_9", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_mask_10", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_mask_11", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_mask_12", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_mask_13", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_mask_14", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_mask_15", false,-1);
        vcdp->declArray(c+12017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_0_data", false,-1, 127,0);
        vcdp->declBit(c+12021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_en", false,-1);
        vcdp->declBus(c+12000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_addr", false,-1, 11,0);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_mask_0", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_mask_1", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_mask_2", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_mask_3", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_mask_4", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_mask_5", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_mask_6", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_mask_7", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_mask_8", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_mask_9", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_mask_10", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_mask_11", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_mask_12", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_mask_13", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_mask_14", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_mask_15", false,-1);
        vcdp->declArray(c+12017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_1_data", false,-1, 127,0);
        vcdp->declBit(c+12022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_en", false,-1);
        vcdp->declBus(c+12000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_addr", false,-1, 11,0);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_mask_0", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_mask_1", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_mask_2", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_mask_3", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_mask_4", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_mask_5", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_mask_6", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_mask_7", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_mask_8", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_mask_9", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_mask_10", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_mask_11", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_mask_12", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_mask_13", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_mask_14", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_mask_15", false,-1);
        vcdp->declArray(c+12017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_2_data", false,-1, 127,0);
        vcdp->declBit(c+12023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_en", false,-1);
        vcdp->declBus(c+12000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_addr", false,-1, 11,0);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_mask_0", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_mask_1", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_mask_2", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_mask_3", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_mask_4", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_mask_5", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_mask_6", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_mask_7", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_mask_8", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_mask_9", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_mask_10", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_mask_11", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_mask_12", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_mask_13", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_mask_14", false,-1);
    }
}

void VTestHarness::traceInitThis__389(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_mask_15", false,-1);
        vcdp->declArray(c+12017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_srams_write_3_data", false,-1, 127,0);
        vcdp->declBit(c+12024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_req_0_ready", false,-1);
        vcdp->declBit(c+12025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_req_0_valid", false,-1);
        vcdp->declBus(c+49498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_req_0_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+12026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_req_0_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+49499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_req_0_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_req_1_ready", false,-1);
        vcdp->declBit(c+12028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_req_1_valid", false,-1);
        vcdp->declBus(c+49498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_req_1_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+12029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_req_1_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+49499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_req_1_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_ready", false,-1);
        vcdp->declBit(c+49500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_valid", false,-1);
        vcdp->declBus(c+49501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+49516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+49517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_0_bits_fromDMA", false,-1);
        vcdp->declBit(c+12031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_ready", false,-1);
        vcdp->declBit(c+49518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_valid", false,-1);
        vcdp->declBus(c+49501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+49516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+49517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_read_resp_1_bits_fromDMA", false,-1);
        vcdp->declBit(c+12032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_valid", false,-1);
        vcdp->declBus(c+12033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+49519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+12035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_acc", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_0", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_1", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_2", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_3", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_4", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_5", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_6", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_7", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_8", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_9", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_10", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_11", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_12", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_13", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_14", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_15", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_16", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_17", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_18", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_19", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_20", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_21", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_22", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_23", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_24", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_25", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_26", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_27", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_28", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_29", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_30", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_31", false,-1);
    }
}

void VTestHarness::traceInitThis__390(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_32", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_33", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_34", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_35", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_36", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_37", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_38", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_39", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_40", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_41", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_42", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_43", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_44", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_45", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_46", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_47", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_48", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_49", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_50", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_51", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_52", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_53", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_54", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_55", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_56", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_57", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_58", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_59", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_60", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_61", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_62", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_0_bits_mask_63", false,-1);
        vcdp->declBit(c+12036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_valid", false,-1);
        vcdp->declBus(c+12033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+49519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+12035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_acc", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_0", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_1", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_2", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_3", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_4", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_5", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_6", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_7", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_8", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_9", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_10", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_11", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_12", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_13", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_14", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_15", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_16", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_17", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_18", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_19", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_20", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_21", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_22", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_23", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_24", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_25", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_26", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_27", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_28", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_29", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_30", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_31", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_32", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_33", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_34", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_35", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_36", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_37", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_38", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_39", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_40", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_41", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_42", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_43", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_44", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_45", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_46", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_47", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_48", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_49", false,-1);
    }
}

void VTestHarness::traceInitThis__391(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_50", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_51", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_52", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_53", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_54", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_55", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_56", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_57", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_58", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_59", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_60", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_61", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_62", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_acc_write_1_bits_mask_63", false,-1);
        vcdp->declBit(c+12037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_tlb_0_req_valid", false,-1);
        vcdp->declQuad(c+49534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_tlb_0_req_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+49536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_tlb_0_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_tlb_0_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+12038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_tlb_0_resp_miss", false,-1);
        vcdp->declBus(c+12039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_tlb_0_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_tlb_1_req_valid", false,-1);
        vcdp->declQuad(c+49539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_tlb_1_req_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+49541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_tlb_1_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_tlb_1_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_tlb_1_resp_miss", false,-1);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_tlb_1_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+12042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_busy", false,-1);
        vcdp->declBit(c+49543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_counter_event_signal_18", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_counter_event_signal_19", false,-1);
        vcdp->declBit(c+12043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_counter_event_signal_20", false,-1);
        vcdp->declBit(c+49544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_counter_event_signal_21", false,-1);
        vcdp->declBit(c+12038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_counter_event_signal_22", false,-1);
        vcdp->declBit(c+12044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_counter_event_signal_23", false,-1);
        vcdp->declBus(c+49545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_counter_external_values_4", false,-1, 31,0);
        vcdp->declBus(c+49546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_counter_external_values_5", false,-1, 31,0);
        vcdp->declBus(c+49547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_counter_external_values_6", false,-1, 31,0);
        vcdp->declBus(c+49548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_counter_external_values_7", false,-1, 31,0);
        vcdp->declBit(c+12045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad_io_counter_external_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_reset", false,-1);
        vcdp->declBit(c+49549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_in_ready", false,-1);
        vcdp->declBit(c+12046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_in_valid", false,-1);
        vcdp->declBus(c+12047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_in_bits_inst_rd", false,-1, 4,0);
        vcdp->declQuad(c+12048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_in_bits_rs1", false,-1, 63,0);
        vcdp->declBit(c+10537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_out_ready", false,-1);
        vcdp->declBit(c+48548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_out_valid", false,-1);
        vcdp->declBus(c+48549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_out_bits_rd", false,-1, 4,0);
        vcdp->declQuad(c+48550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_out_bits_data", false,-1, 63,0);
        vcdp->declBit(c+12050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_1", false,-1);
        vcdp->declBit(c+12051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_2", false,-1);
        vcdp->declBit(c+12052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_3", false,-1);
        vcdp->declBit(c+12053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_4", false,-1);
        vcdp->declBit(c+12054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_5", false,-1);
        vcdp->declBit(c+12055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_6", false,-1);
        vcdp->declBit(c+12056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_7", false,-1);
        vcdp->declBit(c+49550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_8", false,-1);
        vcdp->declBit(c+49551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_9", false,-1);
        vcdp->declBit(c+12057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_10", false,-1);
        vcdp->declBit(c+49552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_11", false,-1);
        vcdp->declBit(c+12058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_12", false,-1);
        vcdp->declBit(c+49553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_13", false,-1);
        vcdp->declBit(c+12059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_14", false,-1);
        vcdp->declBit(c+12060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_15", false,-1);
        vcdp->declBit(c+12061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_16", false,-1);
        vcdp->declBit(c+12062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_17", false,-1);
        vcdp->declBit(c+49543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_18", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_19", false,-1);
        vcdp->declBit(c+12043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_20", false,-1);
        vcdp->declBit(c+49544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_21", false,-1);
        vcdp->declBit(c+12038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_22", false,-1);
        vcdp->declBit(c+12044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_23", false,-1);
        vcdp->declBit(c+49554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_24", false,-1);
        vcdp->declBit(c+12063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_25", false,-1);
        vcdp->declBit(c+12064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_26", false,-1);
        vcdp->declBit(c+12065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_27", false,-1);
        vcdp->declBit(c+12066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_28", false,-1);
        vcdp->declBit(c+12067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_29", false,-1);
        vcdp->declBit(c+12068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_30", false,-1);
        vcdp->declBit(c+12069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_31", false,-1);
        vcdp->declBit(c+12070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_32", false,-1);
        vcdp->declBit(c+12071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_33", false,-1);
        vcdp->declBit(c+12072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_34", false,-1);
        vcdp->declBit(c+12073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_35", false,-1);
        vcdp->declBit(c+12074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_36", false,-1);
        vcdp->declBit(c+12075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_37", false,-1);
        vcdp->declBit(c+49555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_38", false,-1);
        vcdp->declBit(c+49556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_39", false,-1);
        vcdp->declBit(c+12076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_40", false,-1);
        vcdp->declBit(c+12077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_41", false,-1);
        vcdp->declBit(c+12078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_42", false,-1);
        vcdp->declBit(c+12079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_event_signal_43", false,-1);
        vcdp->declBus(c+12080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_external_values_1", false,-1, 31,0);
        vcdp->declBus(c+12081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_external_values_2", false,-1, 31,0);
        vcdp->declBus(c+12082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_external_values_3", false,-1, 31,0);
        vcdp->declBus(c+49545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_external_values_4", false,-1, 31,0);
        vcdp->declBus(c+49546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_external_values_5", false,-1, 31,0);
        vcdp->declBus(c+49547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_external_values_6", false,-1, 31,0);
        vcdp->declBus(c+49548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_external_values_7", false,-1, 31,0);
        vcdp->declBit(c+12045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini counters_io_event_io_external_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_reset", false,-1);
    }
}

void VTestHarness::traceInitThis__392(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_clients_0_req_valid", false,-1);
        vcdp->declQuad(c+49534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_clients_0_req_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+49536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_clients_0_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_clients_0_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+12038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_clients_0_resp_miss", false,-1);
        vcdp->declBus(c+12039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_clients_0_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_clients_1_req_valid", false,-1);
        vcdp->declQuad(c+49539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_clients_1_req_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+49541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_clients_1_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_clients_1_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_clients_1_resp_miss", false,-1);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_clients_1_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+10539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_req_ready", false,-1);
        vcdp->declBit(c+48553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_req_valid", false,-1);
        vcdp->declBus(c+48554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_ptw_0_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+48552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_exp_0_interrupt", false,-1);
        vcdp->declBit(c+12083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_exp_0_flush_retry", false,-1);
        vcdp->declBit(c+12084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_exp_0_flush_skip", false,-1);
        vcdp->declBit(c+12060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_counter_event_signal_15", false,-1);
        vcdp->declBit(c+12061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_counter_event_signal_16", false,-1);
        vcdp->declBit(c+12062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini tlb_io_counter_event_signal_17", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_reset", false,-1);
        vcdp->declBit(c+12085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_ready", false,-1);
        vcdp->declBit(c+12086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_valid", false,-1);
        vcdp->declBus(c+12087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_inst_xd", false,-1);
    }
}

void VTestHarness::traceInitThis__393(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+12096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+12097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+12098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+12099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+12100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+12101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+12102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+12103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+12104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+12105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+12106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+12107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+12108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+12109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+12110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+12111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+12112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+12113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+12114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+12115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+12116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+12117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+12118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+12119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+12120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+12121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+12122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+12123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+12124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+12125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+12126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+12127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+12128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+12129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+12130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+12131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+12132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+49557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+49558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+12133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_alloc_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+12135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_completed_valid", false,-1);
        vcdp->declBus(c+12136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_completed_bits", false,-1, 5,0);
        vcdp->declBit(c+12137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_ld_valid", false,-1);
        vcdp->declBit(c+12138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_ld_ready", false,-1);
        vcdp->declBus(c+12139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_ld_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+12140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_ld_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_ld_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+12144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_ld_cmd_cmd_status_debug", false,-1);
        vcdp->declBit(c+12145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_ld_cmd_cmd_status_mxr", false,-1);
        vcdp->declBus(c+12146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_ld_rob_id", false,-1, 5,0);
        vcdp->declBit(c+12147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_valid", false,-1);
        vcdp->declBit(c+12148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_ready", false,-1);
        vcdp->declBus(c+12149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+12161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_debug", false,-1);
        vcdp->declBit(c+12162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_cease", false,-1);
        vcdp->declBit(c+12163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_wfi", false,-1);
        vcdp->declBus(c+12164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+12165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+12166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_dv", false,-1);
        vcdp->declBus(c+12167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+12168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_v", false,-1);
        vcdp->declBit(c+12169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_sd", false,-1);
        vcdp->declBus(c+12170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+12171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_mpv", false,-1);
        vcdp->declBit(c+12172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_gva", false,-1);
        vcdp->declBit(c+12173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_mbe", false,-1);
        vcdp->declBit(c+12174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_sbe", false,-1);
        vcdp->declBus(c+12175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+12176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+12177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+12178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+12179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_tsr", false,-1);
        vcdp->declBit(c+12180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_tw", false,-1);
        vcdp->declBit(c+12181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_tvm", false,-1);
        vcdp->declBit(c+12182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_mxr", false,-1);
        vcdp->declBit(c+12183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_sum", false,-1);
        vcdp->declBit(c+12184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_mprv", false,-1);
        vcdp->declBus(c+12185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+12186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+12187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+12188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+12189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_spp", false,-1);
        vcdp->declBit(c+12190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_mpie", false,-1);
        vcdp->declBit(c+12191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_ube", false,-1);
        vcdp->declBit(c+12192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_spie", false,-1);
    }
}

void VTestHarness::traceInitThis__394(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_upie", false,-1);
        vcdp->declBit(c+12194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_mie", false,-1);
        vcdp->declBit(c+12195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_hie", false,-1);
        vcdp->declBit(c+12196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_sie", false,-1);
        vcdp->declBit(c+12197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_cmd_status_uie", false,-1);
        vcdp->declBit(c+12198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_cmd_from_conv_fsm", false,-1);
        vcdp->declBus(c+12200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_st_rob_id", false,-1, 5,0);
        vcdp->declBit(c+12201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_ex_valid", false,-1);
        vcdp->declBit(c+49559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_ex_ready", false,-1);
        vcdp->declBus(c+12202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_ex_cmd_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+12203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_ex_cmd_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_ex_cmd_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+12207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_issue_ex_rob_id", false,-1, 5,0);
        vcdp->declBus(c+12208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_conv_ld_completed", false,-1, 1,0);
        vcdp->declBus(c+12209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_conv_ex_completed", false,-1, 1,0);
        vcdp->declBus(c+12210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_conv_st_completed", false,-1, 1,0);
        vcdp->declBus(c+12211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_matmul_ld_completed", false,-1, 1,0);
        vcdp->declBus(c+12212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_matmul_ex_completed", false,-1, 1,0);
        vcdp->declBus(c+12213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_matmul_st_completed", false,-1, 1,0);
        vcdp->declBit(c+12078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_busy", false,-1);
        vcdp->declBit(c+12077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_counter_event_signal_41", false,-1);
        vcdp->declBit(c+12078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_counter_event_signal_42", false,-1);
        vcdp->declBus(c+12080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_counter_external_values_1", false,-1, 31,0);
        vcdp->declBus(c+12081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_counter_external_values_2", false,-1, 31,0);
        vcdp->declBus(c+12082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_io_counter_external_values_3", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_reset", false,-1);
        vcdp->declBit(c+10534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_ready", false,-1);
        vcdp->declBit(c+10535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_valid", false,-1);
        vcdp->declBus(c+48500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+48501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+48502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+48503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+48504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+48505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+48506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+10536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+48507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+48509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+48511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+48512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+48513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+48514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+48515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+48516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+48517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+48518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+48519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+48520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+48521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+48522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+48523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+48524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+48525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+48526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+48527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+48528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+48529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+48530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+48531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+48532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+48533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+48534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+48535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+48536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+48537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+48538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+48539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+48540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+48541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+48542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+48543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+48544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+48545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+48546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+48547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_enq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+12214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_ready", false,-1);
        vcdp->declBit(c+12215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_valid", false,-1);
        vcdp->declBus(c+49560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+49561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+49562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+49563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+49564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+49565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+49566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+49567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+49568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+49570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_gva", false,-1);
    }
}

void VTestHarness::traceInitThis__395(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+49609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+49610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+49611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+49612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini raw_cmd_q_io_deq_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_reset", false,-1);
        vcdp->declBit(c+12214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_ready", false,-1);
        vcdp->declBit(c+12215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_valid", false,-1);
        vcdp->declBus(c+49560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+49561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+49562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+49563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+49564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+49565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+49566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+49567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+49568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+49570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+49609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+49610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+49611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+49612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_in_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+12216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_ready", false,-1);
        vcdp->declBit(c+12217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_valid", false,-1);
        vcdp->declBus(c+12218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_dprv", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__396(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+12230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_out_bits_from_conv_fsm", false,-1);
        vcdp->declBus(c+12232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_ld_completed", false,-1, 5,0);
        vcdp->declBus(c+12233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_st_completed", false,-1, 5,0);
        vcdp->declBus(c+12234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_ex_completed", false,-1, 5,0);
        vcdp->declBit(c+12235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_io_busy", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_reset", false,-1);
        vcdp->declBit(c+12216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_ready", false,-1);
        vcdp->declBit(c+12217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_valid", false,-1);
        vcdp->declBus(c+12218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+12230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_in_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+12236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_ready", false,-1);
        vcdp->declBit(c+12237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_valid", false,-1);
        vcdp->declBus(c+12238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_inst_opcode", false,-1, 6,0);
    }
}

void VTestHarness::traceInitThis__397(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+12246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+12250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_out_bits_from_conv_fsm", false,-1);
        vcdp->declBus(c+12252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_ld_completed", false,-1, 5,0);
        vcdp->declBus(c+12253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_st_completed", false,-1, 5,0);
        vcdp->declBus(c+12254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_ex_completed", false,-1, 5,0);
        vcdp->declBit(c+12079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini mod_1_io_busy", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_reset", false,-1);
        vcdp->declBit(c+12236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_ready", false,-1);
        vcdp->declBit(c+12237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_valid", false,-1);
        vcdp->declBus(c+12238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+49650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+49651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+49652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+49653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+49654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+49655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+49656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+49657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+49658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+49659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+49660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+49661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+49662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+49663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+49664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+49665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+49666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+49667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+49668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+49669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+49670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+49671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+49672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+49673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+49674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+49675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+49676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+49677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+49678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+49679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+49680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+49681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+49682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+49683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+49684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+49685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+49686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+70279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+12250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_enq_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+12255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__398(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_valid", false,-1);
        vcdp->declBus(c+12087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+12096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+12097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+12098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+12099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+12100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+12101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+12102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+12103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+12104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+12105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+12106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+12107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+12108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+12109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+12110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+12111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+12112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+12113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+12114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+12115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+12116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+12117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+12118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+12119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+12120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+12121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+12122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+12123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+12124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+12125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+12126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+12127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+12128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+12129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+12130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+12131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+12132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_cmd_status_uie", false,-1);
        vcdp->declBit(c+49557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_rob_id_valid", false,-1);
        vcdp->declBus(c+49558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+12133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini unrolled_cmd_io_deq_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_reset", false,-1);
        vcdp->declBit(c+12138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_cmd_ready", false,-1);
        vcdp->declBit(c+12137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_cmd_valid", false,-1);
        vcdp->declBus(c+12139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_cmd_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+12140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_cmd_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_cmd_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+12144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_cmd_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+12145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_cmd_bits_cmd_status_mxr", false,-1);
        vcdp->declBus(c+12146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_cmd_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+11951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_req_ready", false,-1);
        vcdp->declBit(c+11952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_req_valid", false,-1);
        vcdp->declQuad(c+11953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+11955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_req_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+11956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_req_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+11957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_req_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+11958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_req_bits_cols", false,-1, 15,0);
        vcdp->declBus(c+11959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_req_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+11960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_req_bits_scale", false,-1, 31,0);
        vcdp->declBit(c+11961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_req_bits_has_acc_bitwidth", false,-1);
        vcdp->declBit(c+11962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_req_bits_all_zeros", false,-1);
        vcdp->declBus(c+11963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_req_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+11964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_req_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+11965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_req_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+11966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_resp_valid", false,-1);
        vcdp->declBus(c+11967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_resp_bits_bytesRead", false,-1, 15,0);
        vcdp->declBus(c+11968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_dma_resp_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+12257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_completed_ready", false,-1);
        vcdp->declBit(c+12258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_completed_valid", false,-1);
        vcdp->declBus(c+12259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_completed_bits", false,-1, 5,0);
        vcdp->declBit(c+12260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_busy", false,-1);
        vcdp->declBit(c+49550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_counter_event_signal_8", false,-1);
        vcdp->declBit(c+49551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_counter_event_signal_9", false,-1);
        vcdp->declBit(c+12057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini load_controller_io_counter_event_signal_10", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_reset", false,-1);
        vcdp->declBit(c+12148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_ready", false,-1);
        vcdp->declBit(c+12147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_valid", false,-1);
        vcdp->declBus(c+12149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+12150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+12151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+12152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_inst_xd", false,-1);
        vcdp->declBit(c+12153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_inst_xs1", false,-1);
        vcdp->declBit(c+12154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_inst_xs2", false,-1);
        vcdp->declBus(c+12155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+12156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+12157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_rs1", false,-1, 63,0);
    }
}

void VTestHarness::traceInitThis__399(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+12159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBit(c+12161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_debug", false,-1);
        vcdp->declBit(c+12162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_cease", false,-1);
        vcdp->declBit(c+12163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_wfi", false,-1);
        vcdp->declBus(c+12164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_isa", false,-1, 31,0);
        vcdp->declBus(c+12165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+12166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_dv", false,-1);
        vcdp->declBus(c+12167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_prv", false,-1, 1,0);
        vcdp->declBit(c+12168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_v", false,-1);
        vcdp->declBit(c+12169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_sd", false,-1);
        vcdp->declBus(c+12170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+12171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_mpv", false,-1);
        vcdp->declBit(c+12172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_gva", false,-1);
        vcdp->declBit(c+12173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_mbe", false,-1);
        vcdp->declBit(c+12174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_sbe", false,-1);
        vcdp->declBus(c+12175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+12176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+12177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_sd_rv32", false,-1);
        vcdp->declBus(c+12178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+12179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_tsr", false,-1);
        vcdp->declBit(c+12180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_tw", false,-1);
        vcdp->declBit(c+12181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_tvm", false,-1);
        vcdp->declBit(c+12182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_mxr", false,-1);
        vcdp->declBit(c+12183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_sum", false,-1);
        vcdp->declBit(c+12184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_mprv", false,-1);
        vcdp->declBus(c+12185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_xs", false,-1, 1,0);
        vcdp->declBus(c+12186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_fs", false,-1, 1,0);
        vcdp->declBus(c+12187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+12188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_vs", false,-1, 1,0);
        vcdp->declBit(c+12189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_spp", false,-1);
        vcdp->declBit(c+12190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_mpie", false,-1);
        vcdp->declBit(c+12191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_ube", false,-1);
        vcdp->declBit(c+12192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_spie", false,-1);
        vcdp->declBit(c+12193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_upie", false,-1);
        vcdp->declBit(c+12194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_mie", false,-1);
        vcdp->declBit(c+12195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_hie", false,-1);
        vcdp->declBit(c+12196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_sie", false,-1);
        vcdp->declBit(c+12197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_cmd_status_uie", false,-1);
        vcdp->declBus(c+12200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+12198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_from_matmul_fsm", false,-1);
        vcdp->declBit(c+12199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_cmd_bits_from_conv_fsm", false,-1);
        vcdp->declBit(c+11969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_req_ready", false,-1);
        vcdp->declBit(c+11970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_req_valid", false,-1);
        vcdp->declQuad(c+11971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+11973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_req_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+11974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_req_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+11975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_req_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBit(c+11976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_req_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+11977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_req_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_req_bits_acc_act", false,-1, 2,0);
        vcdp->declBus(c+49469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_req_bits_acc_scale", false,-1, 31,0);
        vcdp->declBus(c+11978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_req_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_req_bits_block", false,-1, 7,0);
        vcdp->declBus(c+11979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_req_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+49473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_req_bits_pool_en", false,-1);
        vcdp->declBit(c+11980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_req_bits_store_en", false,-1);
        vcdp->declBit(c+11981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_resp_valid", false,-1);
        vcdp->declBus(c+11982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_dma_resp_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+12261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_completed_ready", false,-1);
        vcdp->declBit(c+12262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_completed_valid", false,-1);
        vcdp->declBus(c+12263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_completed_bits", false,-1, 5,0);
        vcdp->declBit(c+12264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_busy", false,-1);
        vcdp->declBit(c+49552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_counter_event_signal_11", false,-1);
        vcdp->declBit(c+12058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_counter_event_signal_12", false,-1);
        vcdp->declBit(c+49553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_counter_event_signal_13", false,-1);
        vcdp->declBit(c+12059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini store_controller_io_counter_event_signal_14", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_reset", false,-1);
        vcdp->declBit(c+49559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_cmd_ready", false,-1);
        vcdp->declBit(c+12201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_cmd_valid", false,-1);
        vcdp->declBus(c+12202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_cmd_bits_cmd_inst_funct", false,-1, 6,0);
        vcdp->declQuad(c+12203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_cmd_bits_cmd_rs1", false,-1, 63,0);
        vcdp->declQuad(c+12205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_cmd_bits_cmd_rs2", false,-1, 63,0);
        vcdp->declBus(c+12207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_cmd_bits_rob_id_bits", false,-1, 5,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_im2col_req_ready", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_im2col_req_valid", false,-1);
        vcdp->declBus(c+12265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_im2col_req_bits_addr_data", false,-1, 13,0);
        vcdp->declBus(c+49687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_im2col_req_bits_ocol", false,-1, 7,0);
        vcdp->declBus(c+49688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_im2col_req_bits_krow", false,-1, 3,0);
        vcdp->declBus(c+12266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_im2col_req_bits_icol", false,-1, 8,0);
        vcdp->declBus(c+49689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_im2col_req_bits_stride", false,-1, 2,0);
        vcdp->declBus(c+49690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_im2col_req_bits_row_turn", false,-1, 10,0);
        vcdp->declBus(c+49691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_im2col_req_bits_kdim2", false,-1, 7,0);
        vcdp->declBus(c+49692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_im2col_req_bits_row_left", false,-1, 3,0);
        vcdp->declBit(c+12267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_im2col_req_bits_start_inputting", false,-1);
        vcdp->declBit(c+11983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_0_req_ready", false,-1);
        vcdp->declBit(c+11984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_0_req_valid", false,-1);
        vcdp->declBus(c+12268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_0_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_0_resp_ready", false,-1);
        vcdp->declBit(c+49474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_0_resp_valid", false,-1);
        vcdp->declArray(c+49475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_0_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_0_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+11987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_1_req_ready", false,-1);
        vcdp->declBit(c+11988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_1_req_valid", false,-1);
        vcdp->declBus(c+12269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_1_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_1_resp_ready", false,-1);
        vcdp->declBit(c+49480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_1_resp_valid", false,-1);
        vcdp->declArray(c+49481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_1_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_1_resp_bits_fromDMA", false,-1);
    }
}

void VTestHarness::traceInitThis__400(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+11991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_2_req_ready", false,-1);
        vcdp->declBit(c+11992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_2_req_valid", false,-1);
        vcdp->declBus(c+12270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_2_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_2_resp_ready", false,-1);
        vcdp->declBit(c+49486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_2_resp_valid", false,-1);
        vcdp->declArray(c+49487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_2_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_2_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+11995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_3_req_ready", false,-1);
        vcdp->declBit(c+11996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_3_req_valid", false,-1);
        vcdp->declBus(c+12271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_3_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_3_resp_ready", false,-1);
        vcdp->declBit(c+49492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_3_resp_valid", false,-1);
        vcdp->declArray(c+49493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_3_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_read_3_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+11999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_en", false,-1);
        vcdp->declBus(c+12000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_addr", false,-1, 11,0);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_mask_0", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_mask_1", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_mask_2", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_mask_3", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_mask_4", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_mask_5", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_mask_6", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_mask_7", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_mask_8", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_mask_9", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_mask_10", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_mask_11", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_mask_12", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_mask_13", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_mask_14", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_mask_15", false,-1);
        vcdp->declArray(c+12017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_0_data", false,-1, 127,0);
        vcdp->declBit(c+12021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_en", false,-1);
        vcdp->declBus(c+12000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_addr", false,-1, 11,0);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_mask_0", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_mask_1", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_mask_2", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_mask_3", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_mask_4", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_mask_5", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_mask_6", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_mask_7", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_mask_8", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_mask_9", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_mask_10", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_mask_11", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_mask_12", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_mask_13", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_mask_14", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_mask_15", false,-1);
        vcdp->declArray(c+12017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_1_data", false,-1, 127,0);
        vcdp->declBit(c+12022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_en", false,-1);
        vcdp->declBus(c+12000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_addr", false,-1, 11,0);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_mask_0", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_mask_1", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_mask_2", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_mask_3", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_mask_4", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_mask_5", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_mask_6", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_mask_7", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_mask_8", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_mask_9", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_mask_10", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_mask_11", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_mask_12", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_mask_13", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_mask_14", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_mask_15", false,-1);
        vcdp->declArray(c+12017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_2_data", false,-1, 127,0);
        vcdp->declBit(c+12023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_en", false,-1);
        vcdp->declBus(c+12000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_addr", false,-1, 11,0);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_mask_0", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_mask_1", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_mask_2", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_mask_3", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_mask_4", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_mask_5", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_mask_6", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_mask_7", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_mask_8", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_mask_9", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_mask_10", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_mask_11", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_mask_12", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_mask_13", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_mask_14", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_mask_15", false,-1);
        vcdp->declArray(c+12017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_srams_write_3_data", false,-1, 127,0);
        vcdp->declBit(c+12024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_req_0_ready", false,-1);
        vcdp->declBit(c+12025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_req_0_valid", false,-1);
        vcdp->declBus(c+49498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_req_0_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+12026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_req_0_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+49499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_req_0_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_req_1_ready", false,-1);
        vcdp->declBit(c+12028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_req_1_valid", false,-1);
        vcdp->declBus(c+49498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_req_1_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+12029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_req_1_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+49499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_req_1_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__401(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_valid", false,-1);
        vcdp->declBus(c+49501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+49516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+49517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_0_bits_fromDMA", false,-1);
        vcdp->declBit(c+12031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_ready", false,-1);
        vcdp->declBit(c+49518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_valid", false,-1);
        vcdp->declBus(c+49501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+49516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+49517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_read_resp_1_bits_fromDMA", false,-1);
        vcdp->declBit(c+12032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_valid", false,-1);
        vcdp->declBus(c+12033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+49519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+12035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_acc", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_0", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_1", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_2", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_3", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_4", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_5", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_6", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_7", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_8", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_9", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_10", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_11", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_12", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_13", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_14", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_15", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_16", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_17", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_18", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_19", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_20", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_21", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_22", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_23", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_24", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_25", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_26", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_27", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_28", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_29", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_30", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_31", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_32", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_33", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_34", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_35", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_36", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_37", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_38", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_39", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_40", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_41", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_42", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_43", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_44", false,-1);
    }
}

void VTestHarness::traceInitThis__402(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_45", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_46", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_47", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_48", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_49", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_50", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_51", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_52", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_53", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_54", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_55", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_56", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_57", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_58", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_59", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_60", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_61", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_62", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_0_bits_mask_63", false,-1);
        vcdp->declBit(c+12036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_valid", false,-1);
        vcdp->declBus(c+12033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+49519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+12035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_acc", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_0", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_1", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_2", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_3", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_4", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_5", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_6", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_7", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_8", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_9", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_10", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_11", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_12", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_13", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_14", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_15", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_16", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_17", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_18", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_19", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_20", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_21", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_22", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_23", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_24", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_25", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_26", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_27", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_28", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_29", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_30", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_31", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_32", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_33", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_34", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_35", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_36", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_37", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_38", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_39", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_40", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_41", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_42", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_43", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_44", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_45", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_46", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_47", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_48", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_49", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_50", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_51", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_52", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_53", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_54", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_55", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_56", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_57", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_58", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_59", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_60", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_61", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_62", false,-1);
    }
}

void VTestHarness::traceInitThis__403(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_acc_write_1_bits_mask_63", false,-1);
        vcdp->declBit(c+12272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_completed_valid", false,-1);
        vcdp->declBus(c+12273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_completed_bits", false,-1, 5,0);
        vcdp->declBit(c+12274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_busy", false,-1);
        vcdp->declBit(c+49554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_counter_event_signal_24", false,-1);
        vcdp->declBit(c+12063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_counter_event_signal_25", false,-1);
        vcdp->declBit(c+12064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_counter_event_signal_26", false,-1);
        vcdp->declBit(c+12065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_counter_event_signal_27", false,-1);
        vcdp->declBit(c+12066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_counter_event_signal_28", false,-1);
        vcdp->declBit(c+12067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_counter_event_signal_29", false,-1);
        vcdp->declBit(c+12068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_counter_event_signal_30", false,-1);
        vcdp->declBit(c+12069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_counter_event_signal_31", false,-1);
        vcdp->declBit(c+12070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_counter_event_signal_32", false,-1);
        vcdp->declBit(c+12071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_counter_event_signal_33", false,-1);
        vcdp->declBit(c+12072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_counter_event_signal_34", false,-1);
        vcdp->declBit(c+12073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_counter_event_signal_35", false,-1);
        vcdp->declBit(c+12074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_counter_event_signal_36", false,-1);
        vcdp->declBit(c+12075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller_io_counter_event_signal_37", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_reset", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_req_valid", false,-1);
        vcdp->declBus(c+12265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_req_bits_addr_data", false,-1, 13,0);
        vcdp->declBus(c+49687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_req_bits_ocol", false,-1, 7,0);
        vcdp->declBus(c+49688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_req_bits_krow", false,-1, 3,0);
        vcdp->declBus(c+12266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_req_bits_icol", false,-1, 8,0);
        vcdp->declBus(c+49689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_req_bits_stride", false,-1, 2,0);
        vcdp->declBus(c+49690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_req_bits_row_turn", false,-1, 10,0);
        vcdp->declBus(c+49691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_req_bits_kdim2", false,-1, 7,0);
        vcdp->declBus(c+49692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_req_bits_row_left", false,-1, 3,0);
        vcdp->declBit(c+12267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_req_bits_start_inputting", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_sram_reads_0_req_valid", false,-1);
        vcdp->declBus(c+12275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_sram_reads_0_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+49474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_sram_reads_0_resp_valid", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_sram_reads_1_req_valid", false,-1);
        vcdp->declBus(c+12275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_sram_reads_1_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+49480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_sram_reads_1_resp_valid", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_sram_reads_2_req_valid", false,-1);
        vcdp->declBus(c+12275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_sram_reads_2_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+49486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_sram_reads_2_resp_valid", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_sram_reads_3_req_valid", false,-1);
        vcdp->declBus(c+12275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_sram_reads_3_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+49492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_sram_reads_3_resp_valid", false,-1);
        vcdp->declBit(c+49555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_counter_event_signal_38", false,-1);
        vcdp->declBit(c+49556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_counter_event_signal_39", false,-1);
        vcdp->declBit(c+12076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini im2col_io_counter_event_signal_40", false,-1);
        vcdp->declBit(c+11983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_io_in_0_ready", false,-1);
        vcdp->declBit(c+11984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_io_in_0_valid", false,-1);
        vcdp->declBus(c+12268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_io_in_0_bits_addr", false,-1, 11,0);
        vcdp->declBus(c+12275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_io_in_1_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_io_out_ready", false,-1);
        vcdp->declBit(c+11984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_io_out_valid", false,-1);
        vcdp->declBus(c+11985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_io_out_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_1_io_in_0_ready", false,-1);
        vcdp->declBit(c+11988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_1_io_in_0_valid", false,-1);
        vcdp->declBus(c+12269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_1_io_in_0_bits_addr", false,-1, 11,0);
        vcdp->declBus(c+12275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_1_io_in_1_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_1_io_out_ready", false,-1);
        vcdp->declBit(c+11988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_1_io_out_valid", false,-1);
        vcdp->declBus(c+11989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_1_io_out_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_2_io_in_0_ready", false,-1);
        vcdp->declBit(c+11992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_2_io_in_0_valid", false,-1);
        vcdp->declBus(c+12270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_2_io_in_0_bits_addr", false,-1, 11,0);
        vcdp->declBus(c+12275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_2_io_in_1_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_2_io_out_ready", false,-1);
        vcdp->declBit(c+11992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_2_io_out_valid", false,-1);
        vcdp->declBus(c+11993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_2_io_out_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_3_io_in_0_ready", false,-1);
        vcdp->declBit(c+11996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_3_io_in_0_valid", false,-1);
        vcdp->declBus(c+12271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_3_io_in_0_bits_addr", false,-1, 11,0);
        vcdp->declBus(c+12275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_3_io_in_1_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_3_io_out_ready", false,-1);
        vcdp->declBit(c+11996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_3_io_out_valid", false,-1);
        vcdp->declBus(c+11997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini req_arb_3_io_out_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+12272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb_io_in_0_valid", false,-1);
        vcdp->declBus(c+12273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb_io_in_0_bits", false,-1, 5,0);
        vcdp->declBit(c+12257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb_io_in_1_ready", false,-1);
        vcdp->declBit(c+12258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb_io_in_1_valid", false,-1);
        vcdp->declBus(c+12259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb_io_in_1_bits", false,-1, 5,0);
        vcdp->declBit(c+12261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb_io_in_2_ready", false,-1);
        vcdp->declBit(c+12262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb_io_in_2_valid", false,-1);
        vcdp->declBus(c+12263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb_io_in_2_bits", false,-1, 5,0);
        vcdp->declBit(c+12135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb_io_out_valid", false,-1);
        vcdp->declBus(c+12136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini reservation_station_completed_arb_io_out_bits", false,-1, 5,0);
        vcdp->declBit(c+12276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini is_flush", false,-1);
        vcdp->declBit(c+12277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini is_counter_op", false,-1);
        vcdp->declBit(c+12278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini is_clock_gate_en", false,-1);
        vcdp->declBit(c+12279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini skip", false,-1);
        vcdp->declBus(c+49693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini pipeline_stall_counter", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reset", false,-1);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_d_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__404(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_d_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad auto_id_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+11951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_req_ready", false,-1);
        vcdp->declBit(c+11952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_req_valid", false,-1);
        vcdp->declQuad(c+11953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+11955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_req_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+11956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_req_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+11957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_req_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+11958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_req_bits_cols", false,-1, 15,0);
        vcdp->declBus(c+11959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_req_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+11960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_req_bits_scale", false,-1, 31,0);
        vcdp->declBit(c+11961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_req_bits_has_acc_bitwidth", false,-1);
        vcdp->declBit(c+11962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_req_bits_all_zeros", false,-1);
        vcdp->declBus(c+11963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_req_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+11964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_req_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+11965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_req_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+11966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_resp_valid", false,-1);
        vcdp->declBus(c+11967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_resp_bits_bytesRead", false,-1, 15,0);
        vcdp->declBus(c+11968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_read_resp_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+11969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_req_ready", false,-1);
        vcdp->declBit(c+11970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_req_valid", false,-1);
        vcdp->declQuad(c+11971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+11973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_req_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+11974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_req_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+11975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_req_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBit(c+11976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_req_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+11977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_req_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_req_bits_acc_act", false,-1, 2,0);
        vcdp->declBus(c+49469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_req_bits_acc_scale", false,-1, 31,0);
        vcdp->declBus(c+11978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_req_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_req_bits_block", false,-1, 7,0);
        vcdp->declBus(c+11979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_req_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+49473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_req_bits_pool_en", false,-1);
        vcdp->declBit(c+11980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_req_bits_store_en", false,-1);
        vcdp->declBit(c+11981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_resp_valid", false,-1);
        vcdp->declBus(c+11982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_dma_write_resp_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+11983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_0_req_ready", false,-1);
        vcdp->declBit(c+11984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_0_req_valid", false,-1);
        vcdp->declBus(c+11985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_0_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_0_resp_ready", false,-1);
        vcdp->declBit(c+49474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_0_resp_valid", false,-1);
        vcdp->declArray(c+49475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_0_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_0_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+11987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_1_req_ready", false,-1);
        vcdp->declBit(c+11988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_1_req_valid", false,-1);
        vcdp->declBus(c+11989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_1_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_1_resp_ready", false,-1);
        vcdp->declBit(c+49480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_1_resp_valid", false,-1);
        vcdp->declArray(c+49481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_1_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_1_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+11991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_2_req_ready", false,-1);
        vcdp->declBit(c+11992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_2_req_valid", false,-1);
        vcdp->declBus(c+11993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_2_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_2_resp_ready", false,-1);
        vcdp->declBit(c+49486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_2_resp_valid", false,-1);
        vcdp->declArray(c+49487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_2_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_2_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+11995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_3_req_ready", false,-1);
        vcdp->declBit(c+11996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_3_req_valid", false,-1);
        vcdp->declBus(c+11997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_3_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+11998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_3_resp_ready", false,-1);
        vcdp->declBit(c+49492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_3_resp_valid", false,-1);
        vcdp->declArray(c+49493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_3_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_read_3_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+11999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_en", false,-1);
        vcdp->declBus(c+12000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_addr", false,-1, 11,0);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_mask_0", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_mask_1", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_mask_2", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_mask_3", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_mask_4", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_mask_5", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_mask_6", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_mask_7", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_mask_8", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_mask_9", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_mask_10", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_mask_11", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_mask_12", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_mask_13", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_mask_14", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_mask_15", false,-1);
        vcdp->declArray(c+12017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_0_data", false,-1, 127,0);
        vcdp->declBit(c+12021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_en", false,-1);
        vcdp->declBus(c+12000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_addr", false,-1, 11,0);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_mask_0", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_mask_1", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_mask_2", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_mask_3", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_mask_4", false,-1);
    }
}

void VTestHarness::traceInitThis__405(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_mask_5", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_mask_6", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_mask_7", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_mask_8", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_mask_9", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_mask_10", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_mask_11", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_mask_12", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_mask_13", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_mask_14", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_mask_15", false,-1);
        vcdp->declArray(c+12017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_1_data", false,-1, 127,0);
        vcdp->declBit(c+12022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_en", false,-1);
        vcdp->declBus(c+12000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_addr", false,-1, 11,0);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_mask_0", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_mask_1", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_mask_2", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_mask_3", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_mask_4", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_mask_5", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_mask_6", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_mask_7", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_mask_8", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_mask_9", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_mask_10", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_mask_11", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_mask_12", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_mask_13", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_mask_14", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_mask_15", false,-1);
        vcdp->declArray(c+12017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_2_data", false,-1, 127,0);
        vcdp->declBit(c+12023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_en", false,-1);
        vcdp->declBus(c+12000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_addr", false,-1, 11,0);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_mask_0", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_mask_1", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_mask_2", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_mask_3", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_mask_4", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_mask_5", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_mask_6", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_mask_7", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_mask_8", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_mask_9", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_mask_10", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_mask_11", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_mask_12", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_mask_13", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_mask_14", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_mask_15", false,-1);
        vcdp->declArray(c+12017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_srams_write_3_data", false,-1, 127,0);
        vcdp->declBit(c+12024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_req_0_ready", false,-1);
        vcdp->declBit(c+12025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_req_0_valid", false,-1);
        vcdp->declBus(c+49498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_req_0_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+12026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_req_0_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+49499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_req_0_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_req_1_ready", false,-1);
        vcdp->declBit(c+12028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_req_1_valid", false,-1);
        vcdp->declBus(c+49498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_req_1_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+12029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_req_1_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+49499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_req_1_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_ready", false,-1);
        vcdp->declBit(c+49500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_valid", false,-1);
        vcdp->declBus(c+49501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+49516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+49517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_0_bits_fromDMA", false,-1);
        vcdp->declBit(c+12031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_ready", false,-1);
        vcdp->declBit(c+49518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_valid", false,-1);
        vcdp->declBus(c+49501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+49516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+49517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_read_resp_1_bits_fromDMA", false,-1);
        vcdp->declBit(c+12032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_valid", false,-1);
        vcdp->declBus(c+12033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+49519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_data_0_0", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__406(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+49520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+12035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_acc", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_0", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_1", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_2", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_3", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_4", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_5", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_6", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_7", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_8", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_9", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_10", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_11", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_12", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_13", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_14", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_15", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_16", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_17", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_18", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_19", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_20", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_21", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_22", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_23", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_24", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_25", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_26", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_27", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_28", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_29", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_30", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_31", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_32", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_33", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_34", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_35", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_36", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_37", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_38", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_39", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_40", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_41", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_42", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_43", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_44", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_45", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_46", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_47", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_48", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_49", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_50", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_51", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_52", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_53", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_54", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_55", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_56", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_57", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_58", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_59", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_60", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_61", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_62", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_0_bits_mask_63", false,-1);
        vcdp->declBit(c+12036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_valid", false,-1);
        vcdp->declBus(c+12033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+49519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+12035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_acc", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_0", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_1", false,-1);
    }
}

void VTestHarness::traceInitThis__407(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_2", false,-1);
        vcdp->declBit(c+12001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_3", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_4", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_5", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_6", false,-1);
        vcdp->declBit(c+12002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_7", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_8", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_9", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_10", false,-1);
        vcdp->declBit(c+12003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_11", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_12", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_13", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_14", false,-1);
        vcdp->declBit(c+12004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_15", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_16", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_17", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_18", false,-1);
        vcdp->declBit(c+12005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_19", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_20", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_21", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_22", false,-1);
        vcdp->declBit(c+12006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_23", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_24", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_25", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_26", false,-1);
        vcdp->declBit(c+12007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_27", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_28", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_29", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_30", false,-1);
        vcdp->declBit(c+12008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_31", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_32", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_33", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_34", false,-1);
        vcdp->declBit(c+12009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_35", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_36", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_37", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_38", false,-1);
        vcdp->declBit(c+12010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_39", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_40", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_41", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_42", false,-1);
        vcdp->declBit(c+12011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_43", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_44", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_45", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_46", false,-1);
        vcdp->declBit(c+12012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_47", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_48", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_49", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_50", false,-1);
        vcdp->declBit(c+12013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_51", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_52", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_53", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_54", false,-1);
        vcdp->declBit(c+12014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_55", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_56", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_57", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_58", false,-1);
        vcdp->declBit(c+12015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_59", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_60", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_61", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_62", false,-1);
        vcdp->declBit(c+12016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_acc_write_1_bits_mask_63", false,-1);
        vcdp->declBit(c+12037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_tlb_0_req_valid", false,-1);
        vcdp->declQuad(c+49534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_tlb_0_req_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+49536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_tlb_0_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_tlb_0_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+12038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_tlb_0_resp_miss", false,-1);
        vcdp->declBus(c+12039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_tlb_0_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_tlb_1_req_valid", false,-1);
        vcdp->declQuad(c+49539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_tlb_1_req_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+49541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_tlb_1_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_tlb_1_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_tlb_1_resp_miss", false,-1);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_tlb_1_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+12042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_busy", false,-1);
        vcdp->declBit(c+49543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_counter_event_signal_18", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_counter_event_signal_19", false,-1);
        vcdp->declBit(c+12043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_counter_event_signal_20", false,-1);
        vcdp->declBit(c+49544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_counter_event_signal_21", false,-1);
        vcdp->declBit(c+12038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_counter_event_signal_22", false,-1);
        vcdp->declBit(c+12044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_counter_event_signal_23", false,-1);
        vcdp->declBus(c+49545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_counter_external_values_4", false,-1, 31,0);
        vcdp->declBus(c+49546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_counter_external_values_5", false,-1, 31,0);
        vcdp->declBus(c+49547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_counter_external_values_6", false,-1, 31,0);
        vcdp->declBus(c+49548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_counter_external_values_7", false,-1, 31,0);
        vcdp->declBit(c+12045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad io_counter_external_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_reset", false,-1);
        vcdp->declBit(c+12280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_a_ready", false,-1);
        vcdp->declBit(c+12281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_a_valid", false,-1);
        vcdp->declBus(c+12282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_d_ready", false,-1);
        vcdp->declBit(c+12288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_d_bits_opcode", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__408(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_d_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+12300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_a_ready", false,-1);
        vcdp->declBit(c+12301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_a_valid", false,-1);
        vcdp->declBus(c+12302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_d_ready", false,-1);
        vcdp->declBit(c+12308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_d_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_in_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+12309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_a_ready", false,-1);
        vcdp->declBit(c+12310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_a_valid", false,-1);
        vcdp->declBus(c+12311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+12315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+12316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+12317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_d_ready", false,-1);
        vcdp->declBit(c+12323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_reset", false,-1);
        vcdp->declBit(c+12325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_auto_core_out_a_ready", false,-1);
        vcdp->declBit(c+12326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_auto_core_out_a_valid", false,-1);
        vcdp->declBus(c+49706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_auto_core_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+49707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_auto_core_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+49708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_auto_core_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_auto_core_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_auto_core_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_auto_core_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_auto_core_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_auto_core_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_auto_core_out_d_ready", false,-1);
        vcdp->declBit(c+12328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_auto_core_out_d_valid", false,-1);
        vcdp->declBus(c+12329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_auto_core_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_auto_core_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_auto_core_out_d_bits_source", false,-1, 3,0);
        vcdp->declArray(c+49716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_auto_core_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_req_ready", false,-1);
        vcdp->declBit(c+12333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_req_valid", false,-1);
        vcdp->declQuad(c+49720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBus(c+12334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_req_bits_spaddr", false,-1, 13,0);
        vcdp->declBit(c+12335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_req_bits_is_acc", false,-1);
        vcdp->declBit(c+49722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_req_bits_accumulate", false,-1);
        vcdp->declBit(c+49723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_req_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+49724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_req_bits_scale", false,-1, 31,0);
        vcdp->declBit(c+49725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_req_bits_status_mxr", false,-1);
        vcdp->declBus(c+49727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_req_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_req_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+49729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_req_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+49730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_req_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+49731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_req_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+12336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_ready", false,-1);
        vcdp->declBit(c+12337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_valid", false,-1);
        vcdp->declArray(c+12338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_data", false,-1, 511,0);
        vcdp->declBus(c+12354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+12355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_0", false,-1);
        vcdp->declBit(c+12356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_1", false,-1);
        vcdp->declBit(c+12357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_2", false,-1);
        vcdp->declBit(c+12358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_3", false,-1);
        vcdp->declBit(c+12359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_4", false,-1);
        vcdp->declBit(c+12360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_5", false,-1);
        vcdp->declBit(c+12361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_6", false,-1);
        vcdp->declBit(c+12362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_7", false,-1);
        vcdp->declBit(c+12363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_8", false,-1);
        vcdp->declBit(c+12364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_9", false,-1);
        vcdp->declBit(c+12365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_10", false,-1);
        vcdp->declBit(c+12366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_11", false,-1);
        vcdp->declBit(c+12367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_12", false,-1);
        vcdp->declBit(c+12368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_13", false,-1);
        vcdp->declBit(c+12369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_14", false,-1);
        vcdp->declBit(c+12370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_15", false,-1);
        vcdp->declBit(c+12371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_16", false,-1);
    }
}

void VTestHarness::traceInitThis__409(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_17", false,-1);
        vcdp->declBit(c+12373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_18", false,-1);
        vcdp->declBit(c+12374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_19", false,-1);
        vcdp->declBit(c+12375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_20", false,-1);
        vcdp->declBit(c+12376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_21", false,-1);
        vcdp->declBit(c+12377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_22", false,-1);
        vcdp->declBit(c+12378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_23", false,-1);
        vcdp->declBit(c+12379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_24", false,-1);
        vcdp->declBit(c+12380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_25", false,-1);
        vcdp->declBit(c+12381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_26", false,-1);
        vcdp->declBit(c+12382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_27", false,-1);
        vcdp->declBit(c+12383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_28", false,-1);
        vcdp->declBit(c+12384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_29", false,-1);
        vcdp->declBit(c+12385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_30", false,-1);
        vcdp->declBit(c+12386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_31", false,-1);
        vcdp->declBit(c+12387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_32", false,-1);
        vcdp->declBit(c+12388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_33", false,-1);
        vcdp->declBit(c+12389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_34", false,-1);
        vcdp->declBit(c+12390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_35", false,-1);
        vcdp->declBit(c+12391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_36", false,-1);
        vcdp->declBit(c+12392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_37", false,-1);
        vcdp->declBit(c+12393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_38", false,-1);
        vcdp->declBit(c+12394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_39", false,-1);
        vcdp->declBit(c+12395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_40", false,-1);
        vcdp->declBit(c+12396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_41", false,-1);
        vcdp->declBit(c+12397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_42", false,-1);
        vcdp->declBit(c+12398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_43", false,-1);
        vcdp->declBit(c+12399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_44", false,-1);
        vcdp->declBit(c+12400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_45", false,-1);
        vcdp->declBit(c+12401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_46", false,-1);
        vcdp->declBit(c+12402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_47", false,-1);
        vcdp->declBit(c+12403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_48", false,-1);
        vcdp->declBit(c+12404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_49", false,-1);
        vcdp->declBit(c+12405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_50", false,-1);
        vcdp->declBit(c+12406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_51", false,-1);
        vcdp->declBit(c+12407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_52", false,-1);
        vcdp->declBit(c+12408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_53", false,-1);
        vcdp->declBit(c+12409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_54", false,-1);
        vcdp->declBit(c+12410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_55", false,-1);
        vcdp->declBit(c+12411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_56", false,-1);
        vcdp->declBit(c+12412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_57", false,-1);
        vcdp->declBit(c+12413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_58", false,-1);
        vcdp->declBit(c+12414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_59", false,-1);
        vcdp->declBit(c+12415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_60", false,-1);
        vcdp->declBit(c+12416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_61", false,-1);
        vcdp->declBit(c+12417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_62", false,-1);
        vcdp->declBit(c+12418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_mask_63", false,-1);
        vcdp->declBit(c+49732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_is_acc", false,-1);
        vcdp->declBit(c+49733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_accumulate", false,-1);
        vcdp->declBit(c+49734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+49735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_scale", false,-1, 31,0);
        vcdp->declBus(c+49736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+49737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_pixel_repeats", false,-1, 15,0);
        vcdp->declBus(c+49738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_len", false,-1, 15,0);
        vcdp->declBit(c+12419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_last", false,-1);
        vcdp->declBus(c+49739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_resp_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_tlb_req_valid", false,-1);
        vcdp->declQuad(c+49539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_tlb_req_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+49541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_tlb_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_tlb_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_tlb_resp_miss", false,-1);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_tlb_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+49741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_busy", false,-1);
        vcdp->declBit(c+49543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_counter_event_signal_18", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_counter_event_signal_19", false,-1);
        vcdp->declBit(c+12043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_counter_event_signal_20", false,-1);
        vcdp->declBus(c+49545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_counter_external_values_4", false,-1, 31,0);
        vcdp->declBus(c+49547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_counter_external_values_6", false,-1, 31,0);
        vcdp->declBit(c+12045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader_io_counter_external_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_reset", false,-1);
        vcdp->declBit(c+12420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_auto_out_a_ready", false,-1);
        vcdp->declBit(c+12421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_auto_out_a_valid", false,-1);
        vcdp->declBus(c+49742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+49743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+49744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_auto_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+49752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_auto_out_d_ready", false,-1);
        vcdp->declBit(c+12423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_auto_out_d_valid", false,-1);
        vcdp->declBus(c+12424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_auto_out_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+12426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_req_ready", false,-1);
        vcdp->declBit(c+12427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_req_valid", false,-1);
        vcdp->declQuad(c+49753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_req_bits_vaddr", false,-1, 39,0);
        vcdp->declArray(c+12428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_req_bits_data", false,-1, 511,0);
        vcdp->declBus(c+12444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_req_bits_len", false,-1, 6,0);
        vcdp->declBus(c+12445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_req_bits_block", false,-1, 7,0);
        vcdp->declBit(c+49755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+49757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_req_bits_pool_en", false,-1);
        vcdp->declBit(c+49758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_req_bits_store_en", false,-1);
        vcdp->declBit(c+12037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_tlb_req_valid", false,-1);
        vcdp->declQuad(c+49534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_tlb_req_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+49536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_tlb_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_tlb_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+12038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_tlb_resp_miss", false,-1);
    }
}

void VTestHarness::traceInitThis__410(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+12039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_tlb_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+49759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_busy", false,-1);
        vcdp->declBit(c+49544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_counter_event_signal_21", false,-1);
        vcdp->declBit(c+12038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_counter_event_signal_22", false,-1);
        vcdp->declBit(c+12044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_counter_event_signal_23", false,-1);
        vcdp->declBus(c+49546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_counter_external_values_5", false,-1, 31,0);
        vcdp->declBus(c+49548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_counter_external_values_7", false,-1, 31,0);
        vcdp->declBit(c+12045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer_io_counter_external_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_reset", false,-1);
        vcdp->declBit(c+12325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_in_a_ready", false,-1);
        vcdp->declBit(c+12326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_in_a_valid", false,-1);
        vcdp->declBus(c+49706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+49707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+49708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_in_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_in_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_in_d_ready", false,-1);
        vcdp->declBit(c+12328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_in_d_valid", false,-1);
        vcdp->declBus(c+12329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_in_d_bits_source", false,-1, 3,0);
        vcdp->declArray(c+49716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_in_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_a_ready", false,-1);
        vcdp->declBit(c+12301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_a_valid", false,-1);
        vcdp->declBus(c+12302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_d_ready", false,-1);
        vcdp->declBit(c+12308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_reset", false,-1);
        vcdp->declBit(c+12420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_in_a_ready", false,-1);
        vcdp->declBit(c+12421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_in_a_valid", false,-1);
        vcdp->declBus(c+49742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+49743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+49744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_in_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_in_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+49752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_in_d_ready", false,-1);
        vcdp->declBit(c+12423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_in_d_valid", false,-1);
        vcdp->declBus(c+12424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_in_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+12280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_a_ready", false,-1);
        vcdp->declBit(c+12281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_a_valid", false,-1);
        vcdp->declBus(c+12282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_d_ready", false,-1);
        vcdp->declBit(c+12288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_1_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_reset", false,-1);
        vcdp->declBit(c+12309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_a_ready", false,-1);
        vcdp->declBit(c+12310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_a_valid", false,-1);
        vcdp->declBus(c+12311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+12315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+12316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+12317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_d_ready", false,-1);
        vcdp->declBit(c+12323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_d_bits_sink", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__411(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_d_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_d_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad buffer_2_auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_reset", false,-1);
        vcdp->declBit(c+11969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_enq_ready", false,-1);
        vcdp->declBit(c+11970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_enq_valid", false,-1);
        vcdp->declQuad(c+11971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_enq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+11973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_enq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+11974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_enq_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+11975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_enq_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBit(c+11976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_enq_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+11977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_enq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_enq_bits_acc_act", false,-1, 2,0);
        vcdp->declBus(c+49469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_enq_bits_acc_scale", false,-1, 31,0);
        vcdp->declBus(c+11978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_enq_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_enq_bits_block", false,-1, 7,0);
        vcdp->declBus(c+11979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_enq_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+49472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+49473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_enq_bits_pool_en", false,-1);
        vcdp->declBit(c+11980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_enq_bits_store_en", false,-1);
        vcdp->declBit(c+12446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_ready", false,-1);
        vcdp->declBit(c+12447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_valid", false,-1);
        vcdp->declQuad(c+49760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+12448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+12449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+12450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBus(c+49762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_laddr_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+12451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+12452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+12453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_acc_act", false,-1, 2,0);
        vcdp->declBus(c+12454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_acc_scale", false,-1, 31,0);
        vcdp->declBus(c+12455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_acc_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+12456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_acc_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+12457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_acc_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+12458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_acc_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+49763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_block", false,-1, 7,0);
        vcdp->declBus(c+11982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+49766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_status_mxr", false,-1);
        vcdp->declBit(c+49767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_pool_en", false,-1);
        vcdp->declBit(c+49768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_dispatch_q_io_deq_bits_store_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_reset", false,-1);
        vcdp->declBit(c+12459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_enq_ready", false,-1);
        vcdp->declBit(c+12460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_enq_valid", false,-1);
        vcdp->declQuad(c+49760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_enq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+12448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_enq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+12449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_enq_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+12450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_enq_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBus(c+49762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_enq_bits_laddr_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+12451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_enq_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+12452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_enq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_enq_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_enq_bits_block", false,-1, 7,0);
        vcdp->declBit(c+49765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+49766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+49767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_enq_bits_pool_en", false,-1);
        vcdp->declBit(c+49768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_enq_bits_store_en", false,-1);
        vcdp->declBit(c+12461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_deq_ready", false,-1);
        vcdp->declBit(c+12462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_deq_valid", false,-1);
        vcdp->declQuad(c+49769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_deq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+12463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_deq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+12464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_deq_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+12465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_deq_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBus(c+12466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_deq_bits_laddr_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+12467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_deq_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+12468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_deq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_deq_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_deq_bits_block", false,-1, 7,0);
        vcdp->declBit(c+49773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+49774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_deq_bits_status_mxr", false,-1);
        vcdp->declBit(c+49775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_deq_bits_pool_en", false,-1);
        vcdp->declBit(c+49776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_norm_q_io_deq_bits_store_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_reset", false,-1);
        vcdp->declBit(c+12469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_enq_ready", false,-1);
        vcdp->declBit(c+12470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_enq_valid", false,-1);
        vcdp->declQuad(c+49769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_enq_bits_vaddr", false,-1, 39,0);
    }
}

void VTestHarness::traceInitThis__412(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_enq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+12464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_enq_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+12465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_enq_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBus(c+12466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_enq_bits_laddr_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+12467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_enq_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+12468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_enq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_enq_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_enq_bits_block", false,-1, 7,0);
        vcdp->declBit(c+49773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+49774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+49775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_enq_bits_pool_en", false,-1);
        vcdp->declBit(c+49776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_enq_bits_store_en", false,-1);
        vcdp->declBit(c+12471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_deq_ready", false,-1);
        vcdp->declBit(c+12472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_deq_valid", false,-1);
        vcdp->declQuad(c+49777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_deq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+12473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_deq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+12474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_deq_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+12475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_deq_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBus(c+49779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_deq_bits_laddr_norm_cmd", false,-1, 2,0);
        vcdp->declBit(c+12476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_deq_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+12477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_deq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_deq_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_deq_bits_block", false,-1, 7,0);
        vcdp->declBit(c+49782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+49783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_deq_bits_status_mxr", false,-1);
        vcdp->declBit(c+49784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_deq_bits_pool_en", false,-1);
        vcdp->declBit(c+49785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_scale_q_io_deq_bits_store_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_reset", false,-1);
        vcdp->declBit(c+12478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_enq_ready", false,-1);
        vcdp->declBit(c+12479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_enq_valid", false,-1);
        vcdp->declQuad(c+49777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_enq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+12473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_enq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+12474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_enq_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+12475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_enq_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBit(c+12476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_enq_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+12477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_enq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_enq_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_enq_bits_block", false,-1, 7,0);
        vcdp->declBit(c+49782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+49783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+49784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_enq_bits_pool_en", false,-1);
        vcdp->declBit(c+49785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_enq_bits_store_en", false,-1);
        vcdp->declBit(c+12480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_deq_ready", false,-1);
        vcdp->declBit(c+12481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_deq_valid", false,-1);
        vcdp->declQuad(c+49753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_deq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+12482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_deq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+49786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_deq_bits_laddr_accumulate", false,-1);
        vcdp->declBit(c+12483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_deq_bits_laddr_read_full_acc_row", false,-1);
        vcdp->declBit(c+49787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_deq_bits_laddr_garbage_bit", false,-1);
        vcdp->declBus(c+12484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_deq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+12485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_deq_bits_len", false,-1, 15,0);
        vcdp->declBus(c+12445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_deq_bits_block", false,-1, 7,0);
        vcdp->declBit(c+49755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+49756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_deq_bits_status_mxr", false,-1);
        vcdp->declBit(c+49757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_deq_bits_pool_en", false,-1);
        vcdp->declBit(c+49758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad write_issue_q_io_deq_bits_store_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_reset", false,-1);
        vcdp->declBit(c+12486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_enq_ready", false,-1);
        vcdp->declBit(c+12487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_enq_valid", false,-1);
        vcdp->declQuad(c+11953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_enq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+11955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_enq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+11956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_enq_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+11957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_enq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+11958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_enq_bits_cols", false,-1, 15,0);
        vcdp->declBus(c+11959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_enq_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+11960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_enq_bits_scale", false,-1, 31,0);
        vcdp->declBit(c+11961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_enq_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+11963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_enq_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+11964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_enq_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+11965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_enq_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+49467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+12332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_deq_ready", false,-1);
        vcdp->declBit(c+12333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_deq_valid", false,-1);
        vcdp->declQuad(c+49720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_deq_bits_vaddr", false,-1, 39,0);
        vcdp->declBit(c+12335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_deq_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+49722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_deq_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+12488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_deq_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_deq_bits_cols", false,-1, 15,0);
        vcdp->declBus(c+49728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_deq_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+49724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_deq_bits_scale", false,-1, 31,0);
        vcdp->declBit(c+49723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_deq_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+49730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_deq_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+49729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_deq_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+49731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_deq_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+49726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad read_issue_q_io_deq_bits_status_mxr", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_reset", false,-1);
        vcdp->declBit(c+12489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_req_ready", false,-1);
        vcdp->declBit(c+12490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_req_valid", false,-1);
        vcdp->declBit(c+11955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_req_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+11956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_req_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+11957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_req_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+11958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_req_bits_tag_cols", false,-1, 15,0);
        vcdp->declBus(c+11964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_req_bits_tag_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+11965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_req_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBus(c+12491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_req_bits_cols", false,-1, 6,0);
        vcdp->declBus(c+11963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_req_bits_block_stride", false,-1, 15,0);
    }
}

void VTestHarness::traceInitThis__413(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_ready", false,-1);
        vcdp->declBit(c+49788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_valid", false,-1);
        vcdp->declBus(c+49789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_tag_cols", false,-1, 15,0);
        vcdp->declBus(c+49790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_tag_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+49791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+49793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+49794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_laddr_data", false,-1, 13,0);
        vcdp->declBit(c+49795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_mask_0", false,-1);
        vcdp->declBit(c+49796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_mask_1", false,-1);
        vcdp->declBit(c+49797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_mask_2", false,-1);
        vcdp->declBit(c+49798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_mask_3", false,-1);
        vcdp->declBit(c+49799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_mask_4", false,-1);
        vcdp->declBit(c+49800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_mask_5", false,-1);
        vcdp->declBit(c+49801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_mask_6", false,-1);
        vcdp->declBit(c+49802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_mask_7", false,-1);
        vcdp->declBit(c+49803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_mask_8", false,-1);
        vcdp->declBit(c+49804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_mask_9", false,-1);
        vcdp->declBit(c+49805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_mask_10", false,-1);
        vcdp->declBit(c+49806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_mask_11", false,-1);
        vcdp->declBit(c+49807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_mask_12", false,-1);
        vcdp->declBit(c+49808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_mask_13", false,-1);
        vcdp->declBit(c+49809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_mask_14", false,-1);
        vcdp->declBit(c+49810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_mask_15", false,-1);
        vcdp->declBit(c+49811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_io_resp_bits_last", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_reset", false,-1);
        vcdp->declBit(c+12492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_ready", false,-1);
        vcdp->declBit(c+49788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_valid", false,-1);
        vcdp->declBit(c+49795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_mask_0", false,-1);
        vcdp->declBit(c+49796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_mask_1", false,-1);
        vcdp->declBit(c+49797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_mask_2", false,-1);
        vcdp->declBit(c+49798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_mask_3", false,-1);
        vcdp->declBit(c+49799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_mask_4", false,-1);
        vcdp->declBit(c+49800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_mask_5", false,-1);
        vcdp->declBit(c+49801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_mask_6", false,-1);
        vcdp->declBit(c+49802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_mask_7", false,-1);
        vcdp->declBit(c+49803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_mask_8", false,-1);
        vcdp->declBit(c+49804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_mask_9", false,-1);
        vcdp->declBit(c+49805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_mask_10", false,-1);
        vcdp->declBit(c+49806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_mask_11", false,-1);
        vcdp->declBit(c+49807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_mask_12", false,-1);
        vcdp->declBit(c+49808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_mask_13", false,-1);
        vcdp->declBit(c+49809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_mask_14", false,-1);
        vcdp->declBit(c+49810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_mask_15", false,-1);
        vcdp->declBit(c+49792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+49793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+49794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_len", false,-1, 4,0);
        vcdp->declBus(c+49790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBit(c+49811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_last", false,-1);
        vcdp->declBus(c+49789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_tag_cols", false,-1, 15,0);
        vcdp->declBus(c+49791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_req_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+12493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_ready", false,-1);
        vcdp->declBit(c+12494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_valid", false,-1);
        vcdp->declBit(c+12495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_mask_0", false,-1);
        vcdp->declBit(c+12496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_mask_1", false,-1);
        vcdp->declBit(c+12497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_mask_2", false,-1);
        vcdp->declBit(c+12498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_mask_3", false,-1);
        vcdp->declBit(c+12499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_mask_4", false,-1);
        vcdp->declBit(c+12500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_mask_5", false,-1);
        vcdp->declBit(c+12501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_mask_6", false,-1);
        vcdp->declBit(c+12502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_mask_7", false,-1);
        vcdp->declBit(c+12503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_mask_8", false,-1);
        vcdp->declBit(c+12504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_mask_9", false,-1);
        vcdp->declBit(c+12505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_mask_10", false,-1);
        vcdp->declBit(c+12506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_mask_11", false,-1);
        vcdp->declBit(c+12507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_mask_12", false,-1);
        vcdp->declBit(c+12508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_mask_13", false,-1);
        vcdp->declBit(c+12509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_mask_14", false,-1);
        vcdp->declBit(c+12510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_mask_15", false,-1);
        vcdp->declBit(c+49813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBit(c+49814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_laddr_accumulate", false,-1);
        vcdp->declBus(c+12511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_laddr_data", false,-1, 13,0);
        vcdp->declBit(c+49815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_last", false,-1);
        vcdp->declBus(c+49816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_tag_cols", false,-1, 15,0);
        vcdp->declBus(c+49817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_pixel_repeater_io_resp_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_reset", false,-1);
        vcdp->declBit(c+12512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_ready", false,-1);
        vcdp->declBit(c+12513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_valid", false,-1);
        vcdp->declBus(c+12514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_in_0", false,-1, 7,0);
        vcdp->declBus(c+12515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_in_1", false,-1, 7,0);
        vcdp->declBus(c+12516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_in_2", false,-1, 7,0);
        vcdp->declBus(c+12517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_in_3", false,-1, 7,0);
        vcdp->declBus(c+12518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_in_4", false,-1, 7,0);
        vcdp->declBus(c+12519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_in_5", false,-1, 7,0);
        vcdp->declBus(c+12520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_in_6", false,-1, 7,0);
        vcdp->declBus(c+12521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_in_7", false,-1, 7,0);
        vcdp->declBus(c+12522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_in_8", false,-1, 7,0);
        vcdp->declBus(c+12523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_in_9", false,-1, 7,0);
        vcdp->declBus(c+12524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_in_10", false,-1, 7,0);
        vcdp->declBus(c+12525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_in_11", false,-1, 7,0);
        vcdp->declBus(c+12526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_in_12", false,-1, 7,0);
        vcdp->declBus(c+12527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_in_13", false,-1, 7,0);
        vcdp->declBus(c+12528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_in_14", false,-1, 7,0);
        vcdp->declBus(c+12529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_in_15", false,-1, 7,0);
        vcdp->declBus(c+49735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+49736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_repeats", false,-1, 15,0);
        vcdp->declBit(c+12419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_last", false,-1);
        vcdp->declBus(c+12354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_addr", false,-1, 13,0);
    }
}

void VTestHarness::traceInitThis__414(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_mask_0", false,-1);
        vcdp->declBit(c+12356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_mask_1", false,-1);
        vcdp->declBit(c+12357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_mask_2", false,-1);
        vcdp->declBit(c+12358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_mask_3", false,-1);
        vcdp->declBit(c+12359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_mask_4", false,-1);
        vcdp->declBit(c+12360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_mask_5", false,-1);
        vcdp->declBit(c+12361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_mask_6", false,-1);
        vcdp->declBit(c+12362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_mask_7", false,-1);
        vcdp->declBit(c+12363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_mask_8", false,-1);
        vcdp->declBit(c+12364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_mask_9", false,-1);
        vcdp->declBit(c+12365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_mask_10", false,-1);
        vcdp->declBit(c+12366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_mask_11", false,-1);
        vcdp->declBit(c+12367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_mask_12", false,-1);
        vcdp->declBit(c+12368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_mask_13", false,-1);
        vcdp->declBit(c+12369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_mask_14", false,-1);
        vcdp->declBit(c+12370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_mask_15", false,-1);
        vcdp->declBit(c+49732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_pixel_repeats", false,-1, 15,0);
        vcdp->declBus(c+49738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_len", false,-1, 15,0);
        vcdp->declBus(c+49739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_req_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+12530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_ready", false,-1);
        vcdp->declBit(c+12531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_valid", false,-1);
        vcdp->declBus(c+49818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_out_0", false,-1, 7,0);
        vcdp->declBus(c+49819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_out_1", false,-1, 7,0);
        vcdp->declBus(c+49820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_out_2", false,-1, 7,0);
        vcdp->declBus(c+49821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_out_3", false,-1, 7,0);
        vcdp->declBus(c+49822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_out_4", false,-1, 7,0);
        vcdp->declBus(c+49823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_out_5", false,-1, 7,0);
        vcdp->declBus(c+49824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_out_6", false,-1, 7,0);
        vcdp->declBus(c+49825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_out_7", false,-1, 7,0);
        vcdp->declBus(c+49826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_out_8", false,-1, 7,0);
        vcdp->declBus(c+49827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_out_9", false,-1, 7,0);
        vcdp->declBus(c+49828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_out_10", false,-1, 7,0);
        vcdp->declBus(c+49829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_out_11", false,-1, 7,0);
        vcdp->declBus(c+49830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_out_12", false,-1, 7,0);
        vcdp->declBus(c+49831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_out_13", false,-1, 7,0);
        vcdp->declBus(c+49832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_out_14", false,-1, 7,0);
        vcdp->declBus(c+49833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_out_15", false,-1, 7,0);
        vcdp->declBus(c+49834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_row", false,-1, 15,0);
        vcdp->declBit(c+49835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_last", false,-1);
        vcdp->declBus(c+12532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_addr", false,-1, 13,0);
        vcdp->declBit(c+49836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_mask_0", false,-1);
        vcdp->declBit(c+49837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_mask_1", false,-1);
        vcdp->declBit(c+49838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_mask_2", false,-1);
        vcdp->declBit(c+49839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_mask_3", false,-1);
        vcdp->declBit(c+49840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_mask_4", false,-1);
        vcdp->declBit(c+49841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_mask_5", false,-1);
        vcdp->declBit(c+49842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_mask_6", false,-1);
        vcdp->declBit(c+49843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_mask_7", false,-1);
        vcdp->declBit(c+49844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_mask_8", false,-1);
        vcdp->declBit(c+49845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_mask_9", false,-1);
        vcdp->declBit(c+49846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_mask_10", false,-1);
        vcdp->declBit(c+49847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_mask_11", false,-1);
        vcdp->declBit(c+49848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_mask_12", false,-1);
        vcdp->declBit(c+49849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_mask_13", false,-1);
        vcdp->declBit(c+49850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_mask_14", false,-1);
        vcdp->declBit(c+49851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_mask_15", false,-1);
        vcdp->declBit(c+49852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_pixel_repeats", false,-1, 15,0);
        vcdp->declBus(c+49855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_len", false,-1, 15,0);
        vcdp->declBus(c+49856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_io_resp_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_reset", false,-1);
        vcdp->declBit(c+12533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_ready", false,-1);
        vcdp->declBit(c+12534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_valid", false,-1);
        vcdp->declBus(c+12535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_in_0", false,-1, 31,0);
        vcdp->declBus(c+12536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_in_1", false,-1, 31,0);
        vcdp->declBus(c+12537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_in_2", false,-1, 31,0);
        vcdp->declBus(c+12538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_in_3", false,-1, 31,0);
        vcdp->declBus(c+12539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_in_4", false,-1, 31,0);
        vcdp->declBus(c+12540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_in_5", false,-1, 31,0);
        vcdp->declBus(c+12541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_in_6", false,-1, 31,0);
        vcdp->declBus(c+12542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_in_7", false,-1, 31,0);
        vcdp->declBus(c+12543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_in_8", false,-1, 31,0);
        vcdp->declBus(c+12544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_in_9", false,-1, 31,0);
        vcdp->declBus(c+12545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_in_10", false,-1, 31,0);
        vcdp->declBus(c+12546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_in_11", false,-1, 31,0);
        vcdp->declBus(c+12547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_in_12", false,-1, 31,0);
        vcdp->declBus(c+12548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_in_13", false,-1, 31,0);
        vcdp->declBus(c+12549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_in_14", false,-1, 31,0);
        vcdp->declBus(c+12550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_in_15", false,-1, 31,0);
        vcdp->declBus(c+49736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_repeats", false,-1, 15,0);
        vcdp->declBit(c+12419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_last", false,-1);
        vcdp->declBus(c+12354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_addr", false,-1, 13,0);
        vcdp->declBit(c+12355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_0", false,-1);
        vcdp->declBit(c+12356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_1", false,-1);
        vcdp->declBit(c+12357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_2", false,-1);
        vcdp->declBit(c+12358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_3", false,-1);
        vcdp->declBit(c+12359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_4", false,-1);
        vcdp->declBit(c+12360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_5", false,-1);
        vcdp->declBit(c+12361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_6", false,-1);
        vcdp->declBit(c+12362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_7", false,-1);
        vcdp->declBit(c+12363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_8", false,-1);
        vcdp->declBit(c+12364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_9", false,-1);
        vcdp->declBit(c+12365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_10", false,-1);
        vcdp->declBit(c+12366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_11", false,-1);
        vcdp->declBit(c+12367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_12", false,-1);
    }
}

void VTestHarness::traceInitThis__415(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_13", false,-1);
        vcdp->declBit(c+12369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_14", false,-1);
        vcdp->declBit(c+12370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_15", false,-1);
        vcdp->declBit(c+12371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_16", false,-1);
        vcdp->declBit(c+12372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_17", false,-1);
        vcdp->declBit(c+12373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_18", false,-1);
        vcdp->declBit(c+12374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_19", false,-1);
        vcdp->declBit(c+12375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_20", false,-1);
        vcdp->declBit(c+12376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_21", false,-1);
        vcdp->declBit(c+12377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_22", false,-1);
        vcdp->declBit(c+12378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_23", false,-1);
        vcdp->declBit(c+12379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_24", false,-1);
        vcdp->declBit(c+12380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_25", false,-1);
        vcdp->declBit(c+12381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_26", false,-1);
        vcdp->declBit(c+12382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_27", false,-1);
        vcdp->declBit(c+12383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_28", false,-1);
        vcdp->declBit(c+12384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_29", false,-1);
        vcdp->declBit(c+12385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_30", false,-1);
        vcdp->declBit(c+12386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_31", false,-1);
        vcdp->declBit(c+12387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_32", false,-1);
        vcdp->declBit(c+12388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_33", false,-1);
        vcdp->declBit(c+12389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_34", false,-1);
        vcdp->declBit(c+12390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_35", false,-1);
        vcdp->declBit(c+12391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_36", false,-1);
        vcdp->declBit(c+12392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_37", false,-1);
        vcdp->declBit(c+12393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_38", false,-1);
        vcdp->declBit(c+12394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_39", false,-1);
        vcdp->declBit(c+12395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_40", false,-1);
        vcdp->declBit(c+12396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_41", false,-1);
        vcdp->declBit(c+12397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_42", false,-1);
        vcdp->declBit(c+12398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_43", false,-1);
        vcdp->declBit(c+12399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_44", false,-1);
        vcdp->declBit(c+12400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_45", false,-1);
        vcdp->declBit(c+12401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_46", false,-1);
        vcdp->declBit(c+12402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_47", false,-1);
        vcdp->declBit(c+12403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_48", false,-1);
        vcdp->declBit(c+12404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_49", false,-1);
        vcdp->declBit(c+12405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_50", false,-1);
        vcdp->declBit(c+12406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_51", false,-1);
        vcdp->declBit(c+12407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_52", false,-1);
        vcdp->declBit(c+12408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_53", false,-1);
        vcdp->declBit(c+12409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_54", false,-1);
        vcdp->declBit(c+12410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_55", false,-1);
        vcdp->declBit(c+12411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_56", false,-1);
        vcdp->declBit(c+12412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_57", false,-1);
        vcdp->declBit(c+12413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_58", false,-1);
        vcdp->declBit(c+12414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_59", false,-1);
        vcdp->declBit(c+12415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_60", false,-1);
        vcdp->declBit(c+12416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_61", false,-1);
        vcdp->declBit(c+12417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_62", false,-1);
        vcdp->declBit(c+12418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_mask_63", false,-1);
        vcdp->declBit(c+49732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_req_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+12551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_ready", false,-1);
        vcdp->declBit(c+49858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_valid", false,-1);
        vcdp->declBus(c+49859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_out_0", false,-1, 31,0);
        vcdp->declBus(c+49860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_out_1", false,-1, 31,0);
        vcdp->declBus(c+49861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_out_2", false,-1, 31,0);
        vcdp->declBus(c+49862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_out_3", false,-1, 31,0);
        vcdp->declBus(c+49863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_out_4", false,-1, 31,0);
        vcdp->declBus(c+49864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_out_5", false,-1, 31,0);
        vcdp->declBus(c+49865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_out_6", false,-1, 31,0);
        vcdp->declBus(c+49866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_out_7", false,-1, 31,0);
        vcdp->declBus(c+49867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_out_8", false,-1, 31,0);
        vcdp->declBus(c+49868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_out_9", false,-1, 31,0);
        vcdp->declBus(c+49869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_out_10", false,-1, 31,0);
        vcdp->declBus(c+49870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_out_11", false,-1, 31,0);
        vcdp->declBus(c+49871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_out_12", false,-1, 31,0);
        vcdp->declBus(c+49872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_out_13", false,-1, 31,0);
        vcdp->declBus(c+49873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_out_14", false,-1, 31,0);
        vcdp->declBus(c+49874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_out_15", false,-1, 31,0);
        vcdp->declBus(c+49875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_row", false,-1, 15,0);
        vcdp->declBit(c+12552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_last", false,-1);
        vcdp->declBus(c+49876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_addr", false,-1, 13,0);
        vcdp->declBit(c+49877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_0", false,-1);
        vcdp->declBit(c+49878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_1", false,-1);
        vcdp->declBit(c+49879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_2", false,-1);
        vcdp->declBit(c+49880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_3", false,-1);
        vcdp->declBit(c+49881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_4", false,-1);
        vcdp->declBit(c+49882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_5", false,-1);
        vcdp->declBit(c+49883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_6", false,-1);
        vcdp->declBit(c+49884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_7", false,-1);
        vcdp->declBit(c+49885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_8", false,-1);
        vcdp->declBit(c+49886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_9", false,-1);
        vcdp->declBit(c+49887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_10", false,-1);
        vcdp->declBit(c+49888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_11", false,-1);
        vcdp->declBit(c+49889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_12", false,-1);
        vcdp->declBit(c+49890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_13", false,-1);
        vcdp->declBit(c+49891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_14", false,-1);
        vcdp->declBit(c+49892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_15", false,-1);
        vcdp->declBit(c+49893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_16", false,-1);
        vcdp->declBit(c+49894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_17", false,-1);
        vcdp->declBit(c+49895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_18", false,-1);
        vcdp->declBit(c+49896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_19", false,-1);
        vcdp->declBit(c+49897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_20", false,-1);
        vcdp->declBit(c+49898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_21", false,-1);
        vcdp->declBit(c+49899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_22", false,-1);
        vcdp->declBit(c+49900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_23", false,-1);
        vcdp->declBit(c+49901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_24", false,-1);
    }
}

void VTestHarness::traceInitThis__416(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_25", false,-1);
        vcdp->declBit(c+49903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_26", false,-1);
        vcdp->declBit(c+49904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_27", false,-1);
        vcdp->declBit(c+49905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_28", false,-1);
        vcdp->declBit(c+49906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_29", false,-1);
        vcdp->declBit(c+49907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_30", false,-1);
        vcdp->declBit(c+49908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_31", false,-1);
        vcdp->declBit(c+49909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_32", false,-1);
        vcdp->declBit(c+49910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_33", false,-1);
        vcdp->declBit(c+49911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_34", false,-1);
        vcdp->declBit(c+49912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_35", false,-1);
        vcdp->declBit(c+49913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_36", false,-1);
        vcdp->declBit(c+49914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_37", false,-1);
        vcdp->declBit(c+49915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_38", false,-1);
        vcdp->declBit(c+49916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_39", false,-1);
        vcdp->declBit(c+49917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_40", false,-1);
        vcdp->declBit(c+49918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_41", false,-1);
        vcdp->declBit(c+49919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_42", false,-1);
        vcdp->declBit(c+49920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_43", false,-1);
        vcdp->declBit(c+49921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_44", false,-1);
        vcdp->declBit(c+49922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_45", false,-1);
        vcdp->declBit(c+49923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_46", false,-1);
        vcdp->declBit(c+49924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_47", false,-1);
        vcdp->declBit(c+49925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_48", false,-1);
        vcdp->declBit(c+49926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_49", false,-1);
        vcdp->declBit(c+49927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_50", false,-1);
        vcdp->declBit(c+49928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_51", false,-1);
        vcdp->declBit(c+49929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_52", false,-1);
        vcdp->declBit(c+49930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_53", false,-1);
        vcdp->declBit(c+49931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_54", false,-1);
        vcdp->declBit(c+49932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_55", false,-1);
        vcdp->declBit(c+49933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_56", false,-1);
        vcdp->declBit(c+49934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_57", false,-1);
        vcdp->declBit(c+49935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_58", false,-1);
        vcdp->declBit(c+49936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_59", false,-1);
        vcdp->declBit(c+49937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_60", false,-1);
        vcdp->declBit(c+49938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_61", false,-1);
        vcdp->declBit(c+49939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_62", false,-1);
        vcdp->declBit(c+49940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_mask_63", false,-1);
        vcdp->declBit(c+49941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad vsm_1_io_resp_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_reset", false,-1);
        vcdp->declBit(c+12530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_ready", false,-1);
        vcdp->declBit(c+12531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_valid", false,-1);
        vcdp->declBus(c+49818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_in_0", false,-1, 7,0);
        vcdp->declBus(c+49819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_in_1", false,-1, 7,0);
        vcdp->declBus(c+49820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_in_2", false,-1, 7,0);
        vcdp->declBus(c+49821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_in_3", false,-1, 7,0);
        vcdp->declBus(c+49822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_in_4", false,-1, 7,0);
        vcdp->declBus(c+49823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_in_5", false,-1, 7,0);
        vcdp->declBus(c+49824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_in_6", false,-1, 7,0);
        vcdp->declBus(c+49825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_in_7", false,-1, 7,0);
        vcdp->declBus(c+49826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_in_8", false,-1, 7,0);
        vcdp->declBus(c+49827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_in_9", false,-1, 7,0);
        vcdp->declBus(c+49828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_in_10", false,-1, 7,0);
        vcdp->declBus(c+49829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_in_11", false,-1, 7,0);
        vcdp->declBus(c+49830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_in_12", false,-1, 7,0);
        vcdp->declBus(c+49831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_in_13", false,-1, 7,0);
        vcdp->declBus(c+49832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_in_14", false,-1, 7,0);
        vcdp->declBus(c+49833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_in_15", false,-1, 7,0);
        vcdp->declBit(c+49836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_mask_0", false,-1);
        vcdp->declBit(c+49837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_mask_1", false,-1);
        vcdp->declBit(c+49838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_mask_2", false,-1);
        vcdp->declBit(c+49839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_mask_3", false,-1);
        vcdp->declBit(c+49840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_mask_4", false,-1);
        vcdp->declBit(c+49841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_mask_5", false,-1);
        vcdp->declBit(c+49842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_mask_6", false,-1);
        vcdp->declBit(c+49843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_mask_7", false,-1);
        vcdp->declBit(c+49844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_mask_8", false,-1);
        vcdp->declBit(c+49845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_mask_9", false,-1);
        vcdp->declBit(c+49846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_mask_10", false,-1);
        vcdp->declBit(c+49847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_mask_11", false,-1);
        vcdp->declBit(c+49848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_mask_12", false,-1);
        vcdp->declBit(c+49849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_mask_13", false,-1);
        vcdp->declBit(c+49850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_mask_14", false,-1);
        vcdp->declBit(c+49851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_mask_15", false,-1);
        vcdp->declBit(c+12553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_laddr_is_acc_addr", false,-1);
        vcdp->declBus(c+12554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_laddr_data", false,-1, 13,0);
        vcdp->declBus(c+49945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_len", false,-1, 4,0);
        vcdp->declBus(c+49946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBit(c+49835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_last", false,-1);
        vcdp->declBit(c+49852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_req_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+12555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_ready", false,-1);
        vcdp->declBit(c+12556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_valid", false,-1);
        vcdp->declBus(c+12557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_out_0", false,-1, 7,0);
        vcdp->declBus(c+12558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_out_1", false,-1, 7,0);
        vcdp->declBus(c+12559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_out_2", false,-1, 7,0);
        vcdp->declBus(c+12560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_out_3", false,-1, 7,0);
        vcdp->declBus(c+12561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_out_4", false,-1, 7,0);
        vcdp->declBus(c+12562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_out_5", false,-1, 7,0);
        vcdp->declBus(c+12563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_out_6", false,-1, 7,0);
        vcdp->declBus(c+12564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_out_7", false,-1, 7,0);
        vcdp->declBus(c+12565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_out_8", false,-1, 7,0);
        vcdp->declBus(c+12566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_out_9", false,-1, 7,0);
        vcdp->declBus(c+12567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_out_10", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__417(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+12568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_out_11", false,-1, 7,0);
        vcdp->declBus(c+12569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_out_12", false,-1, 7,0);
        vcdp->declBus(c+12570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_out_13", false,-1, 7,0);
        vcdp->declBus(c+12571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_out_14", false,-1, 7,0);
        vcdp->declBus(c+12572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_out_15", false,-1, 7,0);
        vcdp->declBit(c+12573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_mask_0", false,-1);
        vcdp->declBit(c+12574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_mask_1", false,-1);
        vcdp->declBit(c+12575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_mask_2", false,-1);
        vcdp->declBit(c+12576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_mask_3", false,-1);
        vcdp->declBit(c+12577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_mask_4", false,-1);
        vcdp->declBit(c+12578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_mask_5", false,-1);
        vcdp->declBit(c+12579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_mask_6", false,-1);
        vcdp->declBit(c+12580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_mask_7", false,-1);
        vcdp->declBit(c+12581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_mask_8", false,-1);
        vcdp->declBit(c+12582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_mask_9", false,-1);
        vcdp->declBit(c+12583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_mask_10", false,-1);
        vcdp->declBit(c+12584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_mask_11", false,-1);
        vcdp->declBit(c+12585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_mask_12", false,-1);
        vcdp->declBit(c+12586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_mask_13", false,-1);
        vcdp->declBit(c+12587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_mask_14", false,-1);
        vcdp->declBit(c+12588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_mask_15", false,-1);
        vcdp->declBus(c+12589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_laddr_data", false,-1, 13,0);
        vcdp->declBit(c+12590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_last", false,-1);
        vcdp->declBit(c+49947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_tag_is_acc", false,-1);
        vcdp->declBit(c+49948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_tag_accumulate", false,-1);
        vcdp->declBus(c+49949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_tag_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_pixel_repeater_io_resp_bits_tag_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_reset", false,-1);
        vcdp->declBit(c+11983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_read_req_ready", false,-1);
        vcdp->declBit(c+12591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_read_req_valid", false,-1);
        vcdp->declBus(c+12592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_read_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+12593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_read_req_bits_fromDMA", false,-1);
        vcdp->declBit(c+12594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_read_resp_ready", false,-1);
        vcdp->declBit(c+12595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_read_resp_valid", false,-1);
        vcdp->declArray(c+12596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_read_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_read_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+12601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_en", false,-1);
        vcdp->declBus(c+12602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_addr", false,-1, 11,0);
        vcdp->declBit(c+12603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_mask_0", false,-1);
        vcdp->declBit(c+12604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_mask_1", false,-1);
        vcdp->declBit(c+12605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_mask_2", false,-1);
        vcdp->declBit(c+12606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_mask_3", false,-1);
        vcdp->declBit(c+12607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_mask_4", false,-1);
        vcdp->declBit(c+12608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_mask_5", false,-1);
        vcdp->declBit(c+12609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_mask_6", false,-1);
        vcdp->declBit(c+12610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_mask_7", false,-1);
        vcdp->declBit(c+12611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_mask_8", false,-1);
        vcdp->declBit(c+12612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_mask_9", false,-1);
        vcdp->declBit(c+12613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_mask_10", false,-1);
        vcdp->declBit(c+12614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_mask_11", false,-1);
        vcdp->declBit(c+12615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_mask_12", false,-1);
        vcdp->declBit(c+12616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_mask_13", false,-1);
        vcdp->declBit(c+12617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_mask_14", false,-1);
        vcdp->declBit(c+12618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_mask_15", false,-1);
        vcdp->declArray(c+12619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_0_io_write_data", false,-1, 127,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_reset", false,-1);
        vcdp->declBit(c+11987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_read_req_ready", false,-1);
        vcdp->declBit(c+12623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_read_req_valid", false,-1);
        vcdp->declBus(c+12624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_read_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+12625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_read_req_bits_fromDMA", false,-1);
        vcdp->declBit(c+12626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_read_resp_ready", false,-1);
        vcdp->declBit(c+12627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_read_resp_valid", false,-1);
        vcdp->declArray(c+12628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_read_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_read_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+12633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_en", false,-1);
        vcdp->declBus(c+12634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_addr", false,-1, 11,0);
        vcdp->declBit(c+12635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_mask_0", false,-1);
        vcdp->declBit(c+12636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_mask_1", false,-1);
        vcdp->declBit(c+12637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_mask_2", false,-1);
        vcdp->declBit(c+12638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_mask_3", false,-1);
        vcdp->declBit(c+12639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_mask_4", false,-1);
        vcdp->declBit(c+12640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_mask_5", false,-1);
        vcdp->declBit(c+12641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_mask_6", false,-1);
        vcdp->declBit(c+12642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_mask_7", false,-1);
        vcdp->declBit(c+12643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_mask_8", false,-1);
        vcdp->declBit(c+12644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_mask_9", false,-1);
        vcdp->declBit(c+12645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_mask_10", false,-1);
        vcdp->declBit(c+12646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_mask_11", false,-1);
        vcdp->declBit(c+12647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_mask_12", false,-1);
        vcdp->declBit(c+12648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_mask_13", false,-1);
        vcdp->declBit(c+12649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_mask_14", false,-1);
        vcdp->declBit(c+12650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_mask_15", false,-1);
        vcdp->declArray(c+12651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_1_io_write_data", false,-1, 127,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_reset", false,-1);
        vcdp->declBit(c+11991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_read_req_ready", false,-1);
        vcdp->declBit(c+12655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_read_req_valid", false,-1);
        vcdp->declBus(c+12656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_read_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+12657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_read_req_bits_fromDMA", false,-1);
        vcdp->declBit(c+12658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_read_resp_ready", false,-1);
        vcdp->declBit(c+12659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_read_resp_valid", false,-1);
        vcdp->declArray(c+12660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_read_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_read_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+12665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_en", false,-1);
        vcdp->declBus(c+12666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_addr", false,-1, 11,0);
        vcdp->declBit(c+12667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_mask_0", false,-1);
        vcdp->declBit(c+12668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_mask_1", false,-1);
        vcdp->declBit(c+12669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_mask_2", false,-1);
        vcdp->declBit(c+12670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_mask_3", false,-1);
    }
}

void VTestHarness::traceInitThis__418(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_mask_4", false,-1);
        vcdp->declBit(c+12672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_mask_5", false,-1);
        vcdp->declBit(c+12673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_mask_6", false,-1);
        vcdp->declBit(c+12674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_mask_7", false,-1);
        vcdp->declBit(c+12675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_mask_8", false,-1);
        vcdp->declBit(c+12676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_mask_9", false,-1);
        vcdp->declBit(c+12677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_mask_10", false,-1);
        vcdp->declBit(c+12678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_mask_11", false,-1);
        vcdp->declBit(c+12679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_mask_12", false,-1);
        vcdp->declBit(c+12680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_mask_13", false,-1);
        vcdp->declBit(c+12681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_mask_14", false,-1);
        vcdp->declBit(c+12682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_mask_15", false,-1);
        vcdp->declArray(c+12683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_2_io_write_data", false,-1, 127,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_reset", false,-1);
        vcdp->declBit(c+11995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_read_req_ready", false,-1);
        vcdp->declBit(c+12687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_read_req_valid", false,-1);
        vcdp->declBus(c+12688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_read_req_bits_addr", false,-1, 11,0);
        vcdp->declBit(c+12689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_read_req_bits_fromDMA", false,-1);
        vcdp->declBit(c+12690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_read_resp_ready", false,-1);
        vcdp->declBit(c+12691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_read_resp_valid", false,-1);
        vcdp->declArray(c+12692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_read_resp_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_read_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+12697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_en", false,-1);
        vcdp->declBus(c+12698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_addr", false,-1, 11,0);
        vcdp->declBit(c+12699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_mask_0", false,-1);
        vcdp->declBit(c+12700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_mask_1", false,-1);
        vcdp->declBit(c+12701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_mask_2", false,-1);
        vcdp->declBit(c+12702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_mask_3", false,-1);
        vcdp->declBit(c+12703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_mask_4", false,-1);
        vcdp->declBit(c+12704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_mask_5", false,-1);
        vcdp->declBit(c+12705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_mask_6", false,-1);
        vcdp->declBit(c+12706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_mask_7", false,-1);
        vcdp->declBit(c+12707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_mask_8", false,-1);
        vcdp->declBit(c+12708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_mask_9", false,-1);
        vcdp->declBit(c+12709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_mask_10", false,-1);
        vcdp->declBit(c+12710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_mask_11", false,-1);
        vcdp->declBit(c+12711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_mask_12", false,-1);
        vcdp->declBit(c+12712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_mask_13", false,-1);
        vcdp->declBit(c+12713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_mask_14", false,-1);
        vcdp->declBit(c+12714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_mask_15", false,-1);
        vcdp->declArray(c+12715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_mems_3_io_write_data", false,-1, 127,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_reset", false,-1);
        vcdp->declBit(c+12719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_io_in_ready", false,-1);
        vcdp->declBit(c+12720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_io_in_valid", false,-1);
        vcdp->declArray(c+12596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_io_in_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_io_in_bits_fromDMA", false,-1);
        vcdp->declBit(c+12721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_io_out_ready", false,-1);
        vcdp->declBit(c+49951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_io_out_valid", false,-1);
        vcdp->declArray(c+49952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_io_out_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_io_out_bits_fromDMA", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_reset", false,-1);
        vcdp->declBit(c+12722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_io_in_ready", false,-1);
        vcdp->declBit(c+12723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_io_in_valid", false,-1);
        vcdp->declArray(c+12596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_io_in_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_io_in_bits_fromDMA", false,-1);
        vcdp->declBit(c+11986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_io_out_ready", false,-1);
        vcdp->declBit(c+49474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_io_out_valid", false,-1);
        vcdp->declArray(c+49475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_io_out_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_io_out_bits_fromDMA", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_1_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_1_reset", false,-1);
        vcdp->declBit(c+12724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_1_io_in_ready", false,-1);
        vcdp->declBit(c+12725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_1_io_in_valid", false,-1);
        vcdp->declArray(c+12628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_1_io_in_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_1_io_in_bits_fromDMA", false,-1);
        vcdp->declBit(c+12726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_1_io_out_ready", false,-1);
        vcdp->declBit(c+49957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_1_io_out_valid", false,-1);
        vcdp->declArray(c+49958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_1_io_out_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_1_io_out_bits_fromDMA", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_1_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_1_reset", false,-1);
        vcdp->declBit(c+12727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_1_io_in_ready", false,-1);
        vcdp->declBit(c+12728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_1_io_in_valid", false,-1);
        vcdp->declArray(c+12628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_1_io_in_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_1_io_in_bits_fromDMA", false,-1);
        vcdp->declBit(c+11990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_1_io_out_ready", false,-1);
        vcdp->declBit(c+49480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_1_io_out_valid", false,-1);
        vcdp->declArray(c+49481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_1_io_out_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_1_io_out_bits_fromDMA", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_2_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_2_reset", false,-1);
        vcdp->declBit(c+12729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_2_io_in_ready", false,-1);
        vcdp->declBit(c+12730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_2_io_in_valid", false,-1);
        vcdp->declArray(c+12660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_2_io_in_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_2_io_in_bits_fromDMA", false,-1);
        vcdp->declBit(c+12731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_2_io_out_ready", false,-1);
        vcdp->declBit(c+49963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_2_io_out_valid", false,-1);
        vcdp->declArray(c+49964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_2_io_out_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_2_io_out_bits_fromDMA", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_2_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_2_reset", false,-1);
        vcdp->declBit(c+12732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_2_io_in_ready", false,-1);
        vcdp->declBit(c+12733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_2_io_in_valid", false,-1);
        vcdp->declArray(c+12660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_2_io_in_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_2_io_in_bits_fromDMA", false,-1);
        vcdp->declBit(c+11994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_2_io_out_ready", false,-1);
        vcdp->declBit(c+49486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_2_io_out_valid", false,-1);
        vcdp->declArray(c+49487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_2_io_out_bits_data", false,-1, 127,0);
    }
}

void VTestHarness::traceInitThis__419(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+49491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_2_io_out_bits_fromDMA", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_3_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_3_reset", false,-1);
        vcdp->declBit(c+12734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_3_io_in_ready", false,-1);
        vcdp->declBit(c+12735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_3_io_in_valid", false,-1);
        vcdp->declArray(c+12692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_3_io_in_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_3_io_in_bits_fromDMA", false,-1);
        vcdp->declBit(c+12736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_3_io_out_ready", false,-1);
        vcdp->declBit(c+49969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_3_io_out_valid", false,-1);
        vcdp->declArray(c+49970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_3_io_out_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_pipe_p_3_io_out_bits_fromDMA", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_3_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_3_reset", false,-1);
        vcdp->declBit(c+12737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_3_io_in_ready", false,-1);
        vcdp->declBit(c+12738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_3_io_in_valid", false,-1);
        vcdp->declArray(c+12692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_3_io_in_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_3_io_in_bits_fromDMA", false,-1);
        vcdp->declBit(c+11998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_3_io_out_ready", false,-1);
        vcdp->declBit(c+49492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_3_io_out_valid", false,-1);
        vcdp->declArray(c+49493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_3_io_out_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_pipe_p_3_io_out_bits_fromDMA", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_reset", false,-1);
        vcdp->declBit(c+12739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_ready", false,-1);
        vcdp->declBit(c+12740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_valid", false,-1);
        vcdp->declBus(c+12741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+12757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_fromDMA", false,-1);
        vcdp->declBus(c+12758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+12759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+12760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+12761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+12762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+12763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_act", false,-1, 2,0);
        vcdp->declBus(c+12764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_enq_bits_acc_read_resp_acc_bank_id", false,-1, 1,0);
        vcdp->declBit(c+12765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_ready", false,-1);
        vcdp->declBit(c+12766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_valid", false,-1);
        vcdp->declBus(c+12767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+49975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_fromDMA", false,-1);
        vcdp->declBus(c+12783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+12784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+49976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+12785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+12786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+12787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_act", false,-1, 2,0);
        vcdp->declBus(c+49977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad norm_unit_passthru_q_io_deq_bits_acc_read_resp_acc_bank_id", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_reset", false,-1);
        vcdp->declBit(c+12788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_ready", false,-1);
        vcdp->declBit(c+12789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_valid", false,-1);
        vcdp->declBus(c+12767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+49975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_fromDMA", false,-1);
        vcdp->declBus(c+12783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+12784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+49976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+12785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+12786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_iexp_qln2_inv", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__420(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+12787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_act", false,-1, 2,0);
        vcdp->declBus(c+49977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_in_bits_acc_read_resp_acc_bank_id", false,-1, 1,0);
        vcdp->declBit(c+12790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_ready", false,-1);
        vcdp->declBit(c+49978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_valid", false,-1);
        vcdp->declBus(c+49979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_full_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+49980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_full_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+49981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_full_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+49982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_full_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+49983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_full_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+49984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_full_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+49985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_full_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+49986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_full_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+49987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_full_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+49988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_full_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+49989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_full_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+49990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_full_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+49991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_full_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+49992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_full_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+49993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_full_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+49994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_full_data_15_0", false,-1, 31,0);
        vcdp->declBus(c+49995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_data_0_0", false,-1, 7,0);
        vcdp->declBus(c+49996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_data_1_0", false,-1, 7,0);
        vcdp->declBus(c+49997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_data_2_0", false,-1, 7,0);
        vcdp->declBus(c+49998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_data_3_0", false,-1, 7,0);
        vcdp->declBus(c+49999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_data_4_0", false,-1, 7,0);
        vcdp->declBus(c+50000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_data_5_0", false,-1, 7,0);
        vcdp->declBus(c+50001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_data_6_0", false,-1, 7,0);
        vcdp->declBus(c+50002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_data_7_0", false,-1, 7,0);
        vcdp->declBus(c+50003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_data_8_0", false,-1, 7,0);
        vcdp->declBus(c+50004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_data_9_0", false,-1, 7,0);
        vcdp->declBus(c+50005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_data_10_0", false,-1, 7,0);
        vcdp->declBus(c+50006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_data_11_0", false,-1, 7,0);
        vcdp->declBus(c+50007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_data_12_0", false,-1, 7,0);
        vcdp->declBus(c+50008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_data_13_0", false,-1, 7,0);
        vcdp->declBus(c+50009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_data_14_0", false,-1, 7,0);
        vcdp->declBus(c+50010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_data_15_0", false,-1, 7,0);
        vcdp->declBus(c+50011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_acc_bank_id", false,-1, 1,0);
        vcdp->declBit(c+49517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_scale_unit_io_out_bits_fromDMA", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_clock", false,-1);
        vcdp->declBit(c+12791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_in_sel_0", false,-1);
        vcdp->declBit(c+12792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_in_sel_1", false,-1);
        vcdp->declBus(c+12793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_0_0_0", false,-1, 31,0);
        vcdp->declBus(c+12794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_0_1_0", false,-1, 31,0);
        vcdp->declBus(c+12795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_0_2_0", false,-1, 31,0);
        vcdp->declBus(c+12796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_0_3_0", false,-1, 31,0);
        vcdp->declBus(c+12797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_0_4_0", false,-1, 31,0);
        vcdp->declBus(c+12798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_0_5_0", false,-1, 31,0);
        vcdp->declBus(c+12799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_0_6_0", false,-1, 31,0);
        vcdp->declBus(c+12800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_0_7_0", false,-1, 31,0);
        vcdp->declBus(c+12801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_0_8_0", false,-1, 31,0);
        vcdp->declBus(c+12802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_0_9_0", false,-1, 31,0);
        vcdp->declBus(c+12803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_0_10_0", false,-1, 31,0);
        vcdp->declBus(c+12804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_0_11_0", false,-1, 31,0);
        vcdp->declBus(c+12805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_0_12_0", false,-1, 31,0);
        vcdp->declBus(c+12806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_0_13_0", false,-1, 31,0);
        vcdp->declBus(c+12807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_0_14_0", false,-1, 31,0);
        vcdp->declBus(c+12808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_0_15_0", false,-1, 31,0);
        vcdp->declBus(c+12809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_1_0_0", false,-1, 31,0);
        vcdp->declBus(c+12810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_1_1_0", false,-1, 31,0);
        vcdp->declBus(c+12811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_1_2_0", false,-1, 31,0);
        vcdp->declBus(c+12812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_1_3_0", false,-1, 31,0);
        vcdp->declBus(c+12813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_1_4_0", false,-1, 31,0);
        vcdp->declBus(c+12814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_1_5_0", false,-1, 31,0);
        vcdp->declBus(c+12815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_1_6_0", false,-1, 31,0);
        vcdp->declBus(c+12816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_1_7_0", false,-1, 31,0);
        vcdp->declBus(c+12817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_1_8_0", false,-1, 31,0);
        vcdp->declBus(c+12818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_1_9_0", false,-1, 31,0);
        vcdp->declBus(c+12819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_1_10_0", false,-1, 31,0);
        vcdp->declBus(c+12820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_1_11_0", false,-1, 31,0);
        vcdp->declBus(c+12821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_1_12_0", false,-1, 31,0);
        vcdp->declBus(c+12822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_1_13_0", false,-1, 31,0);
        vcdp->declBus(c+12823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_1_14_0", false,-1, 31,0);
        vcdp->declBus(c+12824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_ina_1_15_0", false,-1, 31,0);
        vcdp->declBus(c+50012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_0_0_0", false,-1, 31,0);
        vcdp->declBus(c+50013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_0_1_0", false,-1, 31,0);
        vcdp->declBus(c+50014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_0_2_0", false,-1, 31,0);
        vcdp->declBus(c+50015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_0_3_0", false,-1, 31,0);
        vcdp->declBus(c+50016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_0_4_0", false,-1, 31,0);
        vcdp->declBus(c+50017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_0_5_0", false,-1, 31,0);
        vcdp->declBus(c+50018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_0_6_0", false,-1, 31,0);
        vcdp->declBus(c+50019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_0_7_0", false,-1, 31,0);
        vcdp->declBus(c+50020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_0_8_0", false,-1, 31,0);
        vcdp->declBus(c+50021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_0_9_0", false,-1, 31,0);
        vcdp->declBus(c+50022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_0_10_0", false,-1, 31,0);
        vcdp->declBus(c+50023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_0_11_0", false,-1, 31,0);
        vcdp->declBus(c+50024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_0_12_0", false,-1, 31,0);
        vcdp->declBus(c+50025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_0_13_0", false,-1, 31,0);
        vcdp->declBus(c+50026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_0_14_0", false,-1, 31,0);
        vcdp->declBus(c+50027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_0_15_0", false,-1, 31,0);
        vcdp->declBus(c+50028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_1_0_0", false,-1, 31,0);
        vcdp->declBus(c+50029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_1_1_0", false,-1, 31,0);
        vcdp->declBus(c+50030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_1_2_0", false,-1, 31,0);
        vcdp->declBus(c+50031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_1_3_0", false,-1, 31,0);
        vcdp->declBus(c+50032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_1_4_0", false,-1, 31,0);
        vcdp->declBus(c+50033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_1_5_0", false,-1, 31,0);
        vcdp->declBus(c+50034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_1_6_0", false,-1, 31,0);
        vcdp->declBus(c+50035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_1_7_0", false,-1, 31,0);
        vcdp->declBus(c+50036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_1_8_0", false,-1, 31,0);
        vcdp->declBus(c+50037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_1_9_0", false,-1, 31,0);
        vcdp->declBus(c+50038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_1_10_0", false,-1, 31,0);
        vcdp->declBus(c+50039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_1_11_0", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__421(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+50040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_1_12_0", false,-1, 31,0);
        vcdp->declBus(c+50041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_1_13_0", false,-1, 31,0);
        vcdp->declBus(c+50042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_1_14_0", false,-1, 31,0);
        vcdp->declBus(c+50043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_inb_1_15_0", false,-1, 31,0);
        vcdp->declBus(c+50044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_out_0_0", false,-1, 31,0);
        vcdp->declBus(c+50045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_out_1_0", false,-1, 31,0);
        vcdp->declBus(c+50046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_out_2_0", false,-1, 31,0);
        vcdp->declBus(c+50047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_out_3_0", false,-1, 31,0);
        vcdp->declBus(c+50048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_out_4_0", false,-1, 31,0);
        vcdp->declBus(c+50049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_out_5_0", false,-1, 31,0);
        vcdp->declBus(c+50050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_out_6_0", false,-1, 31,0);
        vcdp->declBus(c+50051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_out_7_0", false,-1, 31,0);
        vcdp->declBus(c+50052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_out_8_0", false,-1, 31,0);
        vcdp->declBus(c+50053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_out_9_0", false,-1, 31,0);
        vcdp->declBus(c+50054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_out_10_0", false,-1, 31,0);
        vcdp->declBus(c+50055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_out_11_0", false,-1, 31,0);
        vcdp->declBus(c+50056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_out_12_0", false,-1, 31,0);
        vcdp->declBus(c+50057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_out_13_0", false,-1, 31,0);
        vcdp->declBus(c+50058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_out_14_0", false,-1, 31,0);
        vcdp->declBus(c+50059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_adders_io_out_15_0", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_reset", false,-1);
        vcdp->declBit(c+12024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_req_ready", false,-1);
        vcdp->declBit(c+12825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_req_valid", false,-1);
        vcdp->declBus(c+12826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_req_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+12827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_req_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+12828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_req_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+12829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_req_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+12830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_req_bits_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+12831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_req_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+12832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_req_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_req_bits_fromDMA", false,-1);
        vcdp->declBit(c+12834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_ready", false,-1);
        vcdp->declBit(c+12835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_valid", false,-1);
        vcdp->declBus(c+12836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+50060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_fromDMA", false,-1);
        vcdp->declBus(c+50061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+50062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+50063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+50064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+50065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+50066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_read_resp_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_ready", false,-1);
        vcdp->declBit(c+12853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_valid", false,-1);
        vcdp->declBus(c+12854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+12855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+12871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_acc", false,-1);
        vcdp->declBit(c+12872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_0", false,-1);
        vcdp->declBit(c+12873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_1", false,-1);
        vcdp->declBit(c+12874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_2", false,-1);
        vcdp->declBit(c+12875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_3", false,-1);
        vcdp->declBit(c+12876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_4", false,-1);
        vcdp->declBit(c+12877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_5", false,-1);
        vcdp->declBit(c+12878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_6", false,-1);
        vcdp->declBit(c+12879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_7", false,-1);
        vcdp->declBit(c+12880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_8", false,-1);
        vcdp->declBit(c+12881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_9", false,-1);
        vcdp->declBit(c+12882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_10", false,-1);
        vcdp->declBit(c+12883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_11", false,-1);
        vcdp->declBit(c+12884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_12", false,-1);
        vcdp->declBit(c+12885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_13", false,-1);
        vcdp->declBit(c+12886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_14", false,-1);
        vcdp->declBit(c+12887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_15", false,-1);
        vcdp->declBit(c+12888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_16", false,-1);
        vcdp->declBit(c+12889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_17", false,-1);
        vcdp->declBit(c+12890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_18", false,-1);
        vcdp->declBit(c+12891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_19", false,-1);
        vcdp->declBit(c+12892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_20", false,-1);
        vcdp->declBit(c+12893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_21", false,-1);
        vcdp->declBit(c+12894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_22", false,-1);
        vcdp->declBit(c+12895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_23", false,-1);
    }
}

void VTestHarness::traceInitThis__422(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_24", false,-1);
        vcdp->declBit(c+12897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_25", false,-1);
        vcdp->declBit(c+12898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_26", false,-1);
        vcdp->declBit(c+12899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_27", false,-1);
        vcdp->declBit(c+12900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_28", false,-1);
        vcdp->declBit(c+12901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_29", false,-1);
        vcdp->declBit(c+12902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_30", false,-1);
        vcdp->declBit(c+12903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_31", false,-1);
        vcdp->declBit(c+12904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_32", false,-1);
        vcdp->declBit(c+12905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_33", false,-1);
        vcdp->declBit(c+12906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_34", false,-1);
        vcdp->declBit(c+12907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_35", false,-1);
        vcdp->declBit(c+12908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_36", false,-1);
        vcdp->declBit(c+12909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_37", false,-1);
        vcdp->declBit(c+12910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_38", false,-1);
        vcdp->declBit(c+12911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_39", false,-1);
        vcdp->declBit(c+12912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_40", false,-1);
        vcdp->declBit(c+12913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_41", false,-1);
        vcdp->declBit(c+12914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_42", false,-1);
        vcdp->declBit(c+12915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_43", false,-1);
        vcdp->declBit(c+12916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_44", false,-1);
        vcdp->declBit(c+12917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_45", false,-1);
        vcdp->declBit(c+12918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_46", false,-1);
        vcdp->declBit(c+12919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_47", false,-1);
        vcdp->declBit(c+12920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_48", false,-1);
        vcdp->declBit(c+12921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_49", false,-1);
        vcdp->declBit(c+12922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_50", false,-1);
        vcdp->declBit(c+12923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_51", false,-1);
        vcdp->declBit(c+12924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_52", false,-1);
        vcdp->declBit(c+12925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_53", false,-1);
        vcdp->declBit(c+12926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_54", false,-1);
        vcdp->declBit(c+12927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_55", false,-1);
        vcdp->declBit(c+12928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_56", false,-1);
        vcdp->declBit(c+12929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_57", false,-1);
        vcdp->declBit(c+12930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_58", false,-1);
        vcdp->declBit(c+12931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_59", false,-1);
        vcdp->declBit(c+12932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_60", false,-1);
        vcdp->declBit(c+12933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_61", false,-1);
        vcdp->declBit(c+12934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_62", false,-1);
        vcdp->declBit(c+12935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_write_bits_mask_63", false,-1);
        vcdp->declBit(c+12791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_valid", false,-1);
        vcdp->declBus(c+12793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op1_0_0", false,-1, 31,0);
        vcdp->declBus(c+12794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op1_1_0", false,-1, 31,0);
        vcdp->declBus(c+12795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op1_2_0", false,-1, 31,0);
        vcdp->declBus(c+12796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op1_3_0", false,-1, 31,0);
        vcdp->declBus(c+12797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op1_4_0", false,-1, 31,0);
        vcdp->declBus(c+12798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op1_5_0", false,-1, 31,0);
        vcdp->declBus(c+12799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op1_6_0", false,-1, 31,0);
        vcdp->declBus(c+12800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op1_7_0", false,-1, 31,0);
        vcdp->declBus(c+12801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op1_8_0", false,-1, 31,0);
        vcdp->declBus(c+12802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op1_9_0", false,-1, 31,0);
        vcdp->declBus(c+12803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op1_10_0", false,-1, 31,0);
        vcdp->declBus(c+12804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op1_11_0", false,-1, 31,0);
        vcdp->declBus(c+12805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op1_12_0", false,-1, 31,0);
        vcdp->declBus(c+12806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op1_13_0", false,-1, 31,0);
        vcdp->declBus(c+12807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op1_14_0", false,-1, 31,0);
        vcdp->declBus(c+12808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op1_15_0", false,-1, 31,0);
        vcdp->declBus(c+50012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op2_0_0", false,-1, 31,0);
        vcdp->declBus(c+50013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op2_1_0", false,-1, 31,0);
        vcdp->declBus(c+50014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op2_2_0", false,-1, 31,0);
        vcdp->declBus(c+50015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op2_3_0", false,-1, 31,0);
        vcdp->declBus(c+50016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op2_4_0", false,-1, 31,0);
        vcdp->declBus(c+50017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op2_5_0", false,-1, 31,0);
        vcdp->declBus(c+50018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op2_6_0", false,-1, 31,0);
        vcdp->declBus(c+50019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op2_7_0", false,-1, 31,0);
        vcdp->declBus(c+50020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op2_8_0", false,-1, 31,0);
        vcdp->declBus(c+50021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op2_9_0", false,-1, 31,0);
        vcdp->declBus(c+50022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op2_10_0", false,-1, 31,0);
        vcdp->declBus(c+50023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op2_11_0", false,-1, 31,0);
        vcdp->declBus(c+50024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op2_12_0", false,-1, 31,0);
        vcdp->declBus(c+50025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op2_13_0", false,-1, 31,0);
        vcdp->declBus(c+50026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op2_14_0", false,-1, 31,0);
        vcdp->declBus(c+50027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_op2_15_0", false,-1, 31,0);
        vcdp->declBus(c+50044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_sum_0_0", false,-1, 31,0);
        vcdp->declBus(c+50045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_sum_1_0", false,-1, 31,0);
        vcdp->declBus(c+50046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_sum_2_0", false,-1, 31,0);
        vcdp->declBus(c+50047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_sum_3_0", false,-1, 31,0);
        vcdp->declBus(c+50048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_sum_4_0", false,-1, 31,0);
        vcdp->declBus(c+50049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_sum_5_0", false,-1, 31,0);
        vcdp->declBus(c+50050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_sum_6_0", false,-1, 31,0);
        vcdp->declBus(c+50051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_sum_7_0", false,-1, 31,0);
        vcdp->declBus(c+50052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_sum_8_0", false,-1, 31,0);
        vcdp->declBus(c+50053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_sum_9_0", false,-1, 31,0);
        vcdp->declBus(c+50054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_sum_10_0", false,-1, 31,0);
        vcdp->declBus(c+50055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_sum_11_0", false,-1, 31,0);
        vcdp->declBus(c+50056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_sum_12_0", false,-1, 31,0);
        vcdp->declBus(c+50057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_sum_13_0", false,-1, 31,0);
        vcdp->declBus(c+50058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_sum_14_0", false,-1, 31,0);
        vcdp->declBus(c+50059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_0_io_adder_sum_15_0", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_reset", false,-1);
        vcdp->declBit(c+12027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_req_ready", false,-1);
        vcdp->declBit(c+12936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_req_valid", false,-1);
        vcdp->declBus(c+12937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_req_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+12938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_req_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+12939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_req_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+12940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_req_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+12941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_req_bits_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+12942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_req_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+12943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_req_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_req_bits_fromDMA", false,-1);
    }
}

void VTestHarness::traceInitThis__423(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_ready", false,-1);
        vcdp->declBit(c+12946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_valid", false,-1);
        vcdp->declBus(c+12947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+50067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_fromDMA", false,-1);
        vcdp->declBus(c+50068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_scale_bits", false,-1, 31,0);
        vcdp->declBus(c+50069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+50070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+50071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+50072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+50073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_read_resp_bits_act", false,-1, 2,0);
        vcdp->declBit(c+12963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_ready", false,-1);
        vcdp->declBit(c+12964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_valid", false,-1);
        vcdp->declBus(c+12965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_addr", false,-1, 8,0);
        vcdp->declBus(c+12966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+12982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_acc", false,-1);
        vcdp->declBit(c+12983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_0", false,-1);
        vcdp->declBit(c+12984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_1", false,-1);
        vcdp->declBit(c+12985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_2", false,-1);
        vcdp->declBit(c+12986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_3", false,-1);
        vcdp->declBit(c+12987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_4", false,-1);
        vcdp->declBit(c+12988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_5", false,-1);
        vcdp->declBit(c+12989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_6", false,-1);
        vcdp->declBit(c+12990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_7", false,-1);
        vcdp->declBit(c+12991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_8", false,-1);
        vcdp->declBit(c+12992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_9", false,-1);
        vcdp->declBit(c+12993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_10", false,-1);
        vcdp->declBit(c+12994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_11", false,-1);
        vcdp->declBit(c+12995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_12", false,-1);
        vcdp->declBit(c+12996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_13", false,-1);
        vcdp->declBit(c+12997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_14", false,-1);
        vcdp->declBit(c+12998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_15", false,-1);
        vcdp->declBit(c+12999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_16", false,-1);
        vcdp->declBit(c+13000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_17", false,-1);
        vcdp->declBit(c+13001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_18", false,-1);
        vcdp->declBit(c+13002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_19", false,-1);
        vcdp->declBit(c+13003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_20", false,-1);
        vcdp->declBit(c+13004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_21", false,-1);
        vcdp->declBit(c+13005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_22", false,-1);
        vcdp->declBit(c+13006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_23", false,-1);
        vcdp->declBit(c+13007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_24", false,-1);
        vcdp->declBit(c+13008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_25", false,-1);
        vcdp->declBit(c+13009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_26", false,-1);
        vcdp->declBit(c+13010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_27", false,-1);
        vcdp->declBit(c+13011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_28", false,-1);
        vcdp->declBit(c+13012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_29", false,-1);
        vcdp->declBit(c+13013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_30", false,-1);
        vcdp->declBit(c+13014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_31", false,-1);
        vcdp->declBit(c+13015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_32", false,-1);
        vcdp->declBit(c+13016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_33", false,-1);
        vcdp->declBit(c+13017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_34", false,-1);
        vcdp->declBit(c+13018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_35", false,-1);
        vcdp->declBit(c+13019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_36", false,-1);
        vcdp->declBit(c+13020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_37", false,-1);
        vcdp->declBit(c+13021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_38", false,-1);
        vcdp->declBit(c+13022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_39", false,-1);
        vcdp->declBit(c+13023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_40", false,-1);
        vcdp->declBit(c+13024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_41", false,-1);
        vcdp->declBit(c+13025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_42", false,-1);
        vcdp->declBit(c+13026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_43", false,-1);
        vcdp->declBit(c+13027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_44", false,-1);
        vcdp->declBit(c+13028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_45", false,-1);
        vcdp->declBit(c+13029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_46", false,-1);
        vcdp->declBit(c+13030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_47", false,-1);
        vcdp->declBit(c+13031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_48", false,-1);
        vcdp->declBit(c+13032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_49", false,-1);
        vcdp->declBit(c+13033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_50", false,-1);
        vcdp->declBit(c+13034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_51", false,-1);
        vcdp->declBit(c+13035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_52", false,-1);
        vcdp->declBit(c+13036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_53", false,-1);
        vcdp->declBit(c+13037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_54", false,-1);
        vcdp->declBit(c+13038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_55", false,-1);
    }
}

void VTestHarness::traceInitThis__424(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+13039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_56", false,-1);
        vcdp->declBit(c+13040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_57", false,-1);
        vcdp->declBit(c+13041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_58", false,-1);
        vcdp->declBit(c+13042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_59", false,-1);
        vcdp->declBit(c+13043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_60", false,-1);
        vcdp->declBit(c+13044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_61", false,-1);
        vcdp->declBit(c+13045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_62", false,-1);
        vcdp->declBit(c+13046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_write_bits_mask_63", false,-1);
        vcdp->declBit(c+12792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_valid", false,-1);
        vcdp->declBus(c+12809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op1_0_0", false,-1, 31,0);
        vcdp->declBus(c+12810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op1_1_0", false,-1, 31,0);
        vcdp->declBus(c+12811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op1_2_0", false,-1, 31,0);
        vcdp->declBus(c+12812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op1_3_0", false,-1, 31,0);
        vcdp->declBus(c+12813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op1_4_0", false,-1, 31,0);
        vcdp->declBus(c+12814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op1_5_0", false,-1, 31,0);
        vcdp->declBus(c+12815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op1_6_0", false,-1, 31,0);
        vcdp->declBus(c+12816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op1_7_0", false,-1, 31,0);
        vcdp->declBus(c+12817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op1_8_0", false,-1, 31,0);
        vcdp->declBus(c+12818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op1_9_0", false,-1, 31,0);
        vcdp->declBus(c+12819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op1_10_0", false,-1, 31,0);
        vcdp->declBus(c+12820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op1_11_0", false,-1, 31,0);
        vcdp->declBus(c+12821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op1_12_0", false,-1, 31,0);
        vcdp->declBus(c+12822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op1_13_0", false,-1, 31,0);
        vcdp->declBus(c+12823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op1_14_0", false,-1, 31,0);
        vcdp->declBus(c+12824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op1_15_0", false,-1, 31,0);
        vcdp->declBus(c+50028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op2_0_0", false,-1, 31,0);
        vcdp->declBus(c+50029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op2_1_0", false,-1, 31,0);
        vcdp->declBus(c+50030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op2_2_0", false,-1, 31,0);
        vcdp->declBus(c+50031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op2_3_0", false,-1, 31,0);
        vcdp->declBus(c+50032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op2_4_0", false,-1, 31,0);
        vcdp->declBus(c+50033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op2_5_0", false,-1, 31,0);
        vcdp->declBus(c+50034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op2_6_0", false,-1, 31,0);
        vcdp->declBus(c+50035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op2_7_0", false,-1, 31,0);
        vcdp->declBus(c+50036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op2_8_0", false,-1, 31,0);
        vcdp->declBus(c+50037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op2_9_0", false,-1, 31,0);
        vcdp->declBus(c+50038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op2_10_0", false,-1, 31,0);
        vcdp->declBus(c+50039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op2_11_0", false,-1, 31,0);
        vcdp->declBus(c+50040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op2_12_0", false,-1, 31,0);
        vcdp->declBus(c+50041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op2_13_0", false,-1, 31,0);
        vcdp->declBus(c+50042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op2_14_0", false,-1, 31,0);
        vcdp->declBus(c+50043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_op2_15_0", false,-1, 31,0);
        vcdp->declBus(c+50044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_sum_0_0", false,-1, 31,0);
        vcdp->declBus(c+50045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_sum_1_0", false,-1, 31,0);
        vcdp->declBus(c+50046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_sum_2_0", false,-1, 31,0);
        vcdp->declBus(c+50047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_sum_3_0", false,-1, 31,0);
        vcdp->declBus(c+50048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_sum_4_0", false,-1, 31,0);
        vcdp->declBus(c+50049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_sum_5_0", false,-1, 31,0);
        vcdp->declBus(c+50050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_sum_6_0", false,-1, 31,0);
        vcdp->declBus(c+50051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_sum_7_0", false,-1, 31,0);
        vcdp->declBus(c+50052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_sum_8_0", false,-1, 31,0);
        vcdp->declBus(c+50053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_sum_9_0", false,-1, 31,0);
        vcdp->declBus(c+50054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_sum_10_0", false,-1, 31,0);
        vcdp->declBus(c+50055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_sum_11_0", false,-1, 31,0);
        vcdp->declBus(c+50056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_sum_12_0", false,-1, 31,0);
        vcdp->declBus(c+50057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_sum_13_0", false,-1, 31,0);
        vcdp->declBus(c+50058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_sum_14_0", false,-1, 31,0);
        vcdp->declBus(c+50059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_mems_1_io_adder_sum_15_0", false,-1, 31,0);
        vcdp->declBit(c+13047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writeData_is_full_width", false,-1);
        vcdp->declBit(c+13048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_resp_ready", false,-1);
        vcdp->declBit(c+13049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writeData_valid", false,-1);
        vcdp->declArray(c+50074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad fullAccWriteData_lo", false,-1, 255,0);
        vcdp->declArray(c+50082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad fullAccWriteData", false,-1, 511,0);
        vcdp->declQuad(c+50098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writeData_bits_lo", false,-1, 63,0);
        vcdp->declArray(c+13050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writeData_bits", false,-1, 511,0);
        vcdp->declBit(c+13066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_finished", false,-1);
        vcdp->declBit(c+13067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_acc_finished", false,-1);
        vcdp->declBit(c+13068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_finished", false,-1);
        vcdp->declBus(c+50100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zero_writer_bytes_read", false,-1, 18,0);
        vcdp->declBit(c+13069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dmaread", false,-1);
        vcdp->declBit(c+13070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zerowrite", false,-1);
        vcdp->declBit(c+13071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__0_write_en", false,-1);
        vcdp->declBit(c+13072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dmawrite", false,-1);
        vcdp->declBit(c+13073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__0_read_req_valid", false,-1);
        vcdp->declBit(c+11983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__0_read_req_ready", false,-1);
        vcdp->declBit(c+12595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__0_read_resp_valid", false,-1);
        vcdp->declBit(c+12600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__0_read_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+12719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_resp_ready", false,-1);
        vcdp->declBit(c+12722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_resp_ready", false,-1);
        vcdp->declBit(c+13074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dmaread_1", false,-1);
        vcdp->declBit(c+13075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zerowrite_1", false,-1);
        vcdp->declBit(c+13076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__1_write_en", false,-1);
        vcdp->declBit(c+13077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dmawrite_1", false,-1);
        vcdp->declBit(c+13078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__1_read_req_valid", false,-1);
        vcdp->declBit(c+11987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__1_read_req_ready", false,-1);
        vcdp->declBit(c+12627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__1_read_resp_valid", false,-1);
        vcdp->declBit(c+12632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__1_read_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+12724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_resp_1_ready", false,-1);
        vcdp->declBit(c+12727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_resp_1_ready", false,-1);
        vcdp->declBit(c+13079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dmaread_2", false,-1);
        vcdp->declBit(c+13080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zerowrite_2", false,-1);
        vcdp->declBit(c+13081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__2_write_en", false,-1);
        vcdp->declBit(c+13082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dmawrite_2", false,-1);
        vcdp->declBit(c+13083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__2_read_req_valid", false,-1);
        vcdp->declBit(c+11991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__2_read_req_ready", false,-1);
        vcdp->declBit(c+12659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__2_read_resp_valid", false,-1);
        vcdp->declBit(c+12664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__2_read_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+12729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_resp_2_ready", false,-1);
        vcdp->declBit(c+12732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_resp_2_ready", false,-1);
        vcdp->declBit(c+13084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dmaread_3", false,-1);
        vcdp->declBit(c+13085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zerowrite_3", false,-1);
        vcdp->declBit(c+13086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__3_write_en", false,-1);
    }
}

void VTestHarness::traceInitThis__425(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+13087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dmawrite_3", false,-1);
        vcdp->declBit(c+13088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__3_read_req_valid", false,-1);
        vcdp->declBit(c+11995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__3_read_req_ready", false,-1);
        vcdp->declBit(c+12691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__3_read_resp_valid", false,-1);
        vcdp->declBit(c+12696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios__3_read_resp_bits_fromDMA", false,-1);
        vcdp->declBit(c+12734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dma_read_resp_3_ready", false,-1);
        vcdp->declBit(c+12737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad ex_read_resp_3_ready", false,-1);
        vcdp->declQuad(c+13089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_0_write_data_lo", false,-1, 63,0);
        vcdp->declBit(c+13091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_waiting_to_be_scaled", false,-1);
        vcdp->declBit(c+12766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad acc_norm_unit_out_valid", false,-1);
        vcdp->declBit(c+13092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dmawrite_4", false,-1);
        vcdp->declBit(c+13093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_req_valid", false,-1);
        vcdp->declBit(c+12024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_req_ready", false,-1);
        vcdp->declBit(c+12835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_valid", false,-1);
        vcdp->declBit(c+13094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_ready", false,-1);
        vcdp->declBus(c+50066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_act", false,-1, 2,0);
        vcdp->declBus(c+50065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+50064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+50063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+50062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+50061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_scale_bits", false,-1, 31,0);
        vcdp->declBit(c+50060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_fromDMA", false,-1);
        vcdp->declBus(c+12836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_read_resp_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+13095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dmawrite_5", false,-1);
        vcdp->declBit(c+13096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_req_valid", false,-1);
        vcdp->declBit(c+12027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_req_ready", false,-1);
        vcdp->declBit(c+12946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_valid", false,-1);
        vcdp->declBit(c+13097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_ready", false,-1);
        vcdp->declBus(c+50073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_act", false,-1, 2,0);
        vcdp->declBus(c+50072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_iexp_qln2_inv", false,-1, 31,0);
        vcdp->declBus(c+50071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_iexp_qln2", false,-1, 31,0);
        vcdp->declBus(c+50070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_igelu_qc", false,-1, 31,0);
        vcdp->declBus(c+50069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_igelu_qb", false,-1, 31,0);
        vcdp->declBus(c+50068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_scale_bits", false,-1, 31,0);
        vcdp->declBit(c+50067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_fromDMA", false,-1);
        vcdp->declBus(c+12947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_data_0_0", false,-1, 31,0);
        vcdp->declBus(c+12948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_data_1_0", false,-1, 31,0);
        vcdp->declBus(c+12949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_data_2_0", false,-1, 31,0);
        vcdp->declBus(c+12950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_data_3_0", false,-1, 31,0);
        vcdp->declBus(c+12951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_data_4_0", false,-1, 31,0);
        vcdp->declBus(c+12952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_data_5_0", false,-1, 31,0);
        vcdp->declBus(c+12953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_data_6_0", false,-1, 31,0);
        vcdp->declBus(c+12954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_data_7_0", false,-1, 31,0);
        vcdp->declBus(c+12955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_data_8_0", false,-1, 31,0);
        vcdp->declBus(c+12956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_data_9_0", false,-1, 31,0);
        vcdp->declBus(c+12957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_data_10_0", false,-1, 31,0);
        vcdp->declBus(c+12958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_data_11_0", false,-1, 31,0);
        vcdp->declBus(c+12959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_data_12_0", false,-1, 31,0);
        vcdp->declBus(c+12960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_data_13_0", false,-1, 31,0);
        vcdp->declBus(c+12961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_data_14_0", false,-1, 31,0);
        vcdp->declBus(c+12962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_read_resp_bits_data_15_0", false,-1, 31,0);
        vcdp->declBit(c+12852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_0_write_ready", false,-1);
        vcdp->declBit(c+13098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad from_mvin_scale", false,-1);
        vcdp->declBit(c+13099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad from_mvin_scale_acc", false,-1);
        vcdp->declBus(c+13100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad mvin_scale_acc_laddr_data", false,-1, 13,0);
        vcdp->declBit(c+13101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dmaread_bank", false,-1);
        vcdp->declBus(c+13102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dmaread_row", false,-1, 8,0);
        vcdp->declBit(c+13103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad spad_last", false,-1);
        vcdp->declBit(c+13104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dmaread_4", false,-1);
        vcdp->declBit(c+13105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zerowrite_4", false,-1);
        vcdp->declBit(c+13106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad sign", false,-1);
        vcdp->declBus(c+13107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_lo", false,-1, 5,0);
        vcdp->declBus(c+13108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo", false,-1, 11,0);
        vcdp->declBit(c+13109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad sign_1", false,-1);
        vcdp->declBus(c+13110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_lo_1", false,-1, 5,0);
        vcdp->declBus(c+13111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_2", false,-1, 11,0);
        vcdp->declBit(c+13112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad sign_2", false,-1);
        vcdp->declBus(c+13113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_lo_2", false,-1, 5,0);
        vcdp->declBus(c+13114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_4", false,-1, 11,0);
        vcdp->declBit(c+13115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad sign_3", false,-1);
        vcdp->declBus(c+13116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_lo_3", false,-1, 5,0);
        vcdp->declBus(c+13117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_6", false,-1, 11,0);
        vcdp->declBit(c+13118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad sign_4", false,-1);
        vcdp->declBus(c+13119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_lo_4", false,-1, 5,0);
        vcdp->declBus(c+13120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_8", false,-1, 11,0);
        vcdp->declBit(c+13121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad sign_5", false,-1);
        vcdp->declBus(c+13122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_lo_5", false,-1, 5,0);
        vcdp->declBus(c+13123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_10", false,-1, 11,0);
        vcdp->declBit(c+13124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad sign_6", false,-1);
        vcdp->declBus(c+13125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_lo_6", false,-1, 5,0);
        vcdp->declBus(c+13126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_12", false,-1, 11,0);
        vcdp->declBit(c+13127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad sign_7", false,-1);
        vcdp->declBus(c+13128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_lo_7", false,-1, 5,0);
        vcdp->declBus(c+13129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_14", false,-1, 11,0);
        vcdp->declBit(c+13130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad sign_8", false,-1);
        vcdp->declBus(c+13131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_lo_8", false,-1, 5,0);
    }
}

void VTestHarness::traceInitThis__426(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+13132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_16", false,-1, 11,0);
        vcdp->declBit(c+13133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad sign_9", false,-1);
        vcdp->declBus(c+13134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_lo_9", false,-1, 5,0);
        vcdp->declBus(c+13135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_18", false,-1, 11,0);
        vcdp->declBit(c+13136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad sign_10", false,-1);
        vcdp->declBus(c+13137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_lo_10", false,-1, 5,0);
        vcdp->declBus(c+13138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_20", false,-1, 11,0);
        vcdp->declBit(c+13139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad sign_11", false,-1);
        vcdp->declBus(c+13140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_lo_11", false,-1, 5,0);
        vcdp->declBus(c+13141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_22", false,-1, 11,0);
        vcdp->declBit(c+13142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad sign_12", false,-1);
        vcdp->declBus(c+13143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_lo_12", false,-1, 5,0);
        vcdp->declBus(c+13144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_24", false,-1, 11,0);
        vcdp->declBit(c+13145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad sign_13", false,-1);
        vcdp->declBus(c+13146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_lo_13", false,-1, 5,0);
        vcdp->declBus(c+13147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_26", false,-1, 11,0);
        vcdp->declBit(c+13148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad sign_14", false,-1);
        vcdp->declBus(c+13149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_lo_14", false,-1, 5,0);
        vcdp->declBus(c+13150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_28", false,-1, 11,0);
        vcdp->declBit(c+13151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad sign_15", false,-1);
        vcdp->declBus(c+13152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_lo_15", false,-1, 5,0);
        vcdp->declBus(c+13153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_30", false,-1, 11,0);
        vcdp->declArray(c+13154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_32", false,-1, 255,0);
        vcdp->declArray(c+50101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad lo_33", false,-1, 255,0);
        vcdp->declBit(c+12573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad expanded_1_0", false,-1);
        vcdp->declBit(c+12574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad expanded_1_4", false,-1);
        vcdp->declBit(c+12575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad expanded_1_8", false,-1);
        vcdp->declBit(c+12576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad expanded_1_12", false,-1);
        vcdp->declBit(c+12577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad expanded_1_16", false,-1);
        vcdp->declBit(c+12578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad expanded_1_20", false,-1);
        vcdp->declBit(c+12579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad expanded_1_24", false,-1);
        vcdp->declBit(c+12580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad expanded_1_28", false,-1);
        vcdp->declBit(c+12581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad expanded_1_32", false,-1);
        vcdp->declBit(c+12582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad expanded_1_36", false,-1);
        vcdp->declBit(c+12583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad expanded_1_40", false,-1);
        vcdp->declBit(c+12584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad expanded_1_44", false,-1);
        vcdp->declBit(c+12585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad expanded_1_48", false,-1);
        vcdp->declBit(c+12586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad expanded_1_52", false,-1);
        vcdp->declBit(c+12587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad expanded_1_56", false,-1);
        vcdp->declBit(c+12588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad expanded_1_60", false,-1);
        vcdp->declBit(c+12963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad bank_ios_1_1_write_ready", false,-1);
        vcdp->declBit(c+13162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad dmaread_5", false,-1);
        vcdp->declBit(c+13163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad zerowrite_5", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar reset", false,-1);
        vcdp->declBit(c+12280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_a_ready", false,-1);
        vcdp->declBit(c+12281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_a_valid", false,-1);
        vcdp->declBus(c+12282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_d_ready", false,-1);
        vcdp->declBit(c+12288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_d_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+12300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_a_ready", false,-1);
        vcdp->declBit(c+12301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_a_valid", false,-1);
        vcdp->declBus(c+12302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_d_ready", false,-1);
        vcdp->declBit(c+12308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_d_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_in_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+12309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_a_ready", false,-1);
        vcdp->declBit(c+12310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_a_valid", false,-1);
        vcdp->declBus(c+12311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+12315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+12316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+12317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_d_ready", false,-1);
        vcdp->declBit(c+12323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_d_bits_source", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__427(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_d_bits_denied", false,-1);
        vcdp->declArray(c+12295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar auto_out_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_reset", false,-1);
        vcdp->declBit(c+13164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+12301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+12302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+49705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+13165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_reset", false,-1);
        vcdp->declBit(c+13166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_a_ready", false,-1);
        vcdp->declBit(c+12281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_a_valid", false,-1);
        vcdp->declBus(c+12282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+49699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_d_ready", false,-1);
        vcdp->declBit(c+13167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1_io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+13168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar in_0_a_bits_source", false,-1, 4,0);
        vcdp->declBit(c+13169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar requestDOI_0_0", false,-1);
        vcdp->declBit(c+13170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar requestDOI_0_1", false,-1);
        vcdp->declBus(c+13171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar beatsAI_decode", false,-1, 7,0);
        vcdp->declBit(c+13172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar beatsAI_opdata", false,-1);
        vcdp->declBus(c+13173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar beatsAI_0", false,-1, 7,0);
        vcdp->declBus(c+13174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar beatsAI_decode_1", false,-1, 7,0);
        vcdp->declBit(c+13175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar beatsAI_opdata_1", false,-1);
        vcdp->declBus(c+13176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar beatsAI_1", false,-1, 7,0);
        vcdp->declBus(c+50109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar beatsLeft", false,-1, 7,0);
        vcdp->declBit(c+50110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar idle", false,-1);
        vcdp->declBit(c+13177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar latch", false,-1);
        vcdp->declBus(c+13178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar readys_valid", false,-1, 1,0);
        vcdp->declBus(c+50111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar readys_mask", false,-1, 1,0);
        vcdp->declBus(c+13179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar readys_filter", false,-1, 3,0);
        vcdp->declBus(c+13180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar readys_unready", false,-1, 3,0);
        vcdp->declBus(c+13181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar readys_readys", false,-1, 1,0);
        vcdp->declBit(c+13182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar readys_0", false,-1);
        vcdp->declBit(c+13183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar readys_1", false,-1);
        vcdp->declBit(c+13184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar earlyWinner_0", false,-1);
        vcdp->declBit(c+13185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar earlyWinner_1", false,-1);
        vcdp->declBus(c+13186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar maskedBeats_0", false,-1, 7,0);
        vcdp->declBus(c+13187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar maskedBeats_1", false,-1, 7,0);
        vcdp->declBus(c+13188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar initBeats", false,-1, 7,0);
        vcdp->declBit(c+50112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar state_0", false,-1);
        vcdp->declBit(c+13189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar muxStateEarly_0", false,-1);
        vcdp->declBit(c+50113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar state_1", false,-1);
        vcdp->declBit(c+13190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar muxStateEarly_1", false,-1);
        vcdp->declBit(c+13191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar out_2_0_a_earlyValid", false,-1);
        vcdp->declBit(c+13192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar allowed_0", false,-1);
        vcdp->declBit(c+13193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar allowed_1", false,-1);
        vcdp->declBus(c+13194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar in_1_a_bits_source", false,-1, 4,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor reset", false,-1);
        vcdp->declBit(c+13164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+12301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+12302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+49705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+13165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+13195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor is_aligned_mask", false,-1, 11,0);
        vcdp->declBit(c+13196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor is_aligned", false,-1);
        vcdp->declBus(c+13197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__428(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+13198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_sizeOH", false,-1, 3,0);
        vcdp->declBit(c+13199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_size", false,-1);
        vcdp->declBit(c+13200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_bit", false,-1);
        vcdp->declBit(c+13201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_nbit", false,-1);
        vcdp->declBit(c+13202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc", false,-1);
        vcdp->declBit(c+13203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_1", false,-1);
        vcdp->declBit(c+13204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_size_1", false,-1);
        vcdp->declBit(c+13205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_bit_1", false,-1);
        vcdp->declBit(c+13206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+13207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_2", false,-1);
        vcdp->declBit(c+13208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_2", false,-1);
        vcdp->declBit(c+13209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_3", false,-1);
        vcdp->declBit(c+13210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_3", false,-1);
        vcdp->declBit(c+13211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_4", false,-1);
        vcdp->declBit(c+13212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_4", false,-1);
        vcdp->declBit(c+13213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_5", false,-1);
        vcdp->declBit(c+13214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_5", false,-1);
        vcdp->declBit(c+13215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_size_2", false,-1);
        vcdp->declBit(c+13216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_bit_2", false,-1);
        vcdp->declBit(c+13217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+13218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_6", false,-1);
        vcdp->declBit(c+13219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_6", false,-1);
        vcdp->declBit(c+13220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_7", false,-1);
        vcdp->declBit(c+13221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_7", false,-1);
        vcdp->declBit(c+13222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_8", false,-1);
        vcdp->declBit(c+13223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_8", false,-1);
        vcdp->declBit(c+13224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_9", false,-1);
        vcdp->declBit(c+13225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_9", false,-1);
        vcdp->declBit(c+13226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_10", false,-1);
        vcdp->declBit(c+13227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_10", false,-1);
        vcdp->declBit(c+13228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_11", false,-1);
        vcdp->declBit(c+13229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_11", false,-1);
        vcdp->declBit(c+13230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_12", false,-1);
        vcdp->declBit(c+13231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_12", false,-1);
        vcdp->declBit(c+13232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_13", false,-1);
        vcdp->declBit(c+13233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_13", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_size_3", false,-1);
        vcdp->declBit(c+13234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_bit_3", false,-1);
        vcdp->declBit(c+13235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_nbit_3", false,-1);
        vcdp->declBit(c+13236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_14", false,-1);
        vcdp->declBit(c+13237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_14", false,-1);
        vcdp->declBit(c+13238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_15", false,-1);
        vcdp->declBit(c+13239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_15", false,-1);
        vcdp->declBit(c+13240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_16", false,-1);
        vcdp->declBit(c+13241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_16", false,-1);
        vcdp->declBit(c+13242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_17", false,-1);
        vcdp->declBit(c+13243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_17", false,-1);
        vcdp->declBit(c+13244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_18", false,-1);
        vcdp->declBit(c+13245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_18", false,-1);
        vcdp->declBit(c+13246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_19", false,-1);
        vcdp->declBit(c+13247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_19", false,-1);
        vcdp->declBit(c+13248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_20", false,-1);
        vcdp->declBit(c+13249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_20", false,-1);
        vcdp->declBit(c+13250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_21", false,-1);
        vcdp->declBit(c+13251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_21", false,-1);
        vcdp->declBit(c+13252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_22", false,-1);
        vcdp->declBit(c+13253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_22", false,-1);
        vcdp->declBit(c+13254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_23", false,-1);
        vcdp->declBit(c+13255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_23", false,-1);
        vcdp->declBit(c+13256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_24", false,-1);
        vcdp->declBit(c+13257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_24", false,-1);
        vcdp->declBit(c+13258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_25", false,-1);
        vcdp->declBit(c+13259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_25", false,-1);
        vcdp->declBit(c+13260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_26", false,-1);
        vcdp->declBit(c+13261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_26", false,-1);
        vcdp->declBit(c+13262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_27", false,-1);
        vcdp->declBit(c+13263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_27", false,-1);
        vcdp->declBit(c+13264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_28", false,-1);
        vcdp->declBit(c+13265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_28", false,-1);
        vcdp->declBit(c+13266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_eq_29", false,-1);
        vcdp->declBit(c+13267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_acc_29", false,-1);
        vcdp->declBus(c+13268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask_lo", false,-1, 7,0);
        vcdp->declBus(c+13269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor mask", false,-1, 15,0);
        vcdp->declBus(c+13171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor a_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+13172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+50114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor a_first_counter", false,-1, 7,0);
        vcdp->declBus(c+50115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor a_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+50116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor a_first", false,-1);
        vcdp->declBus(c+50117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+50118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor param", false,-1, 2,0);
        vcdp->declBus(c+50119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor size", false,-1, 3,0);
        vcdp->declBus(c+50120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor source", false,-1, 3,0);
        vcdp->declBus(c+50121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor address", false,-1, 31,0);
        vcdp->declBus(c+13270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor d_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+13271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+50122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor d_first_counter", false,-1, 7,0);
        vcdp->declBus(c+50123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor d_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+50124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor d_first", false,-1);
        vcdp->declBus(c+50125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+50126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+50127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor size_1", false,-1, 3,0);
        vcdp->declBus(c+50128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor source_1", false,-1, 3,0);
        vcdp->declBus(c+50129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor sink", false,-1, 3,0);
        vcdp->declBit(c+50130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor denied", false,-1);
        vcdp->declBus(c+50131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor inflight", false,-1, 15,0);
        vcdp->declQuad(c+50132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor inflight_opcodes", false,-1, 63,0);
        vcdp->declArray(c+50134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor inflight_sizes", false,-1, 127,0);
        vcdp->declBus(c+50138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor a_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+50139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor a_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+50140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor a_first_1", false,-1);
        vcdp->declBus(c+50141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor d_first_counter_1", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__429(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+50142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor d_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+50143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor d_first_1", false,-1);
        vcdp->declBus(c+13272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor a_set_wo_ready", false,-1, 15,0);
        vcdp->declBus(c+13273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+13274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor a_sizes_set_interm", false,-1, 4,0);
        vcdp->declBus(c+13275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor a_set", false,-1, 15,0);
        vcdp->declBus(c+13276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor d_clr_wo_ready", false,-1, 15,0);
        vcdp->declBus(c+13277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor d_clr", false,-1, 15,0);
        vcdp->declBit(c+13278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+13279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+13280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor a_size_lookup", false,-1, 7,0);
        vcdp->declQuad(c+13281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor a_opcodes_set", false,-1, 63,0);
        vcdp->declQuad(c+13283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor d_opcodes_clr", false,-1, 63,0);
        vcdp->declArray(c+13285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor a_sizes_set", false,-1, 127,0);
        vcdp->declArray(c+13289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor d_sizes_clr", false,-1, 127,0);
        vcdp->declBus(c+50144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+50145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor inflight_1", false,-1, 15,0);
        vcdp->declArray(c+50146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor inflight_sizes_1", false,-1, 127,0);
        vcdp->declBus(c+50150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor d_first_counter_2", false,-1, 7,0);
        vcdp->declBus(c+50151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor d_first_counter1_2", false,-1, 7,0);
        vcdp->declBit(c+50152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor d_first_2", false,-1);
        vcdp->declBus(c+13293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor d_clr_1", false,-1, 15,0);
        vcdp->declBus(c+13294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor c_size_lookup", false,-1, 7,0);
        vcdp->declArray(c+13295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor d_sizes_clr_1", false,-1, 127,0);
        vcdp->declBus(c+50153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 reset", false,-1);
        vcdp->declBit(c+13166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_a_ready", false,-1);
        vcdp->declBit(c+12281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_a_valid", false,-1);
        vcdp->declBus(c+12282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+12284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+49699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_d_ready", false,-1);
        vcdp->declBit(c+13167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_d_valid", false,-1);
        vcdp->declBus(c+12289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+12291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_d_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+12294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+12299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBus(c+13299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 is_aligned_mask", false,-1, 11,0);
        vcdp->declBit(c+13300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 is_aligned", false,-1);
        vcdp->declBus(c+13301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+13302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_sizeOH", false,-1, 3,0);
        vcdp->declBit(c+13303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_size", false,-1);
        vcdp->declBit(c+13304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_bit", false,-1);
        vcdp->declBit(c+13305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_nbit", false,-1);
        vcdp->declBit(c+13306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc", false,-1);
        vcdp->declBit(c+13307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_1", false,-1);
        vcdp->declBit(c+13308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_size_1", false,-1);
        vcdp->declBit(c+13309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_bit_1", false,-1);
        vcdp->declBit(c+13310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_nbit_1", false,-1);
        vcdp->declBit(c+13311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_2", false,-1);
        vcdp->declBit(c+13312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_2", false,-1);
        vcdp->declBit(c+13313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_3", false,-1);
        vcdp->declBit(c+13314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_3", false,-1);
        vcdp->declBit(c+13315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_4", false,-1);
        vcdp->declBit(c+13316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_4", false,-1);
        vcdp->declBit(c+13317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_5", false,-1);
        vcdp->declBit(c+13318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_5", false,-1);
        vcdp->declBit(c+13319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_size_2", false,-1);
        vcdp->declBit(c+13320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_bit_2", false,-1);
        vcdp->declBit(c+13321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_nbit_2", false,-1);
        vcdp->declBit(c+13322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_6", false,-1);
        vcdp->declBit(c+13323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_6", false,-1);
        vcdp->declBit(c+13324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_7", false,-1);
        vcdp->declBit(c+13325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_7", false,-1);
        vcdp->declBit(c+13326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_8", false,-1);
        vcdp->declBit(c+13327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_8", false,-1);
        vcdp->declBit(c+13328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_9", false,-1);
        vcdp->declBit(c+13329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_9", false,-1);
        vcdp->declBit(c+13330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_10", false,-1);
        vcdp->declBit(c+13331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_10", false,-1);
        vcdp->declBit(c+13332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_11", false,-1);
        vcdp->declBit(c+13333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_11", false,-1);
        vcdp->declBit(c+13334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_12", false,-1);
        vcdp->declBit(c+13335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_12", false,-1);
        vcdp->declBit(c+13336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_13", false,-1);
        vcdp->declBit(c+13337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_13", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_size_3", false,-1);
        vcdp->declBit(c+13338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_bit_3", false,-1);
        vcdp->declBit(c+13339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_nbit_3", false,-1);
        vcdp->declBit(c+13340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_14", false,-1);
        vcdp->declBit(c+13341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_14", false,-1);
    }
}

void VTestHarness::traceInitThis__430(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+13342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_15", false,-1);
        vcdp->declBit(c+13343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_15", false,-1);
        vcdp->declBit(c+13344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_16", false,-1);
        vcdp->declBit(c+13345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_16", false,-1);
        vcdp->declBit(c+13346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_17", false,-1);
        vcdp->declBit(c+13347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_17", false,-1);
        vcdp->declBit(c+13348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_18", false,-1);
        vcdp->declBit(c+13349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_18", false,-1);
        vcdp->declBit(c+13350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_19", false,-1);
        vcdp->declBit(c+13351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_19", false,-1);
        vcdp->declBit(c+13352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_20", false,-1);
        vcdp->declBit(c+13353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_20", false,-1);
        vcdp->declBit(c+13354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_21", false,-1);
        vcdp->declBit(c+13355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_21", false,-1);
        vcdp->declBit(c+13356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_22", false,-1);
        vcdp->declBit(c+13357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_22", false,-1);
        vcdp->declBit(c+13358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_23", false,-1);
        vcdp->declBit(c+13359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_23", false,-1);
        vcdp->declBit(c+13360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_24", false,-1);
        vcdp->declBit(c+13361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_24", false,-1);
        vcdp->declBit(c+13362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_25", false,-1);
        vcdp->declBit(c+13363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_25", false,-1);
        vcdp->declBit(c+13364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_26", false,-1);
        vcdp->declBit(c+13365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_26", false,-1);
        vcdp->declBit(c+13366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_27", false,-1);
        vcdp->declBit(c+13367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_27", false,-1);
        vcdp->declBit(c+13368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_28", false,-1);
        vcdp->declBit(c+13369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_28", false,-1);
        vcdp->declBit(c+13370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_eq_29", false,-1);
        vcdp->declBit(c+13371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_acc_29", false,-1);
        vcdp->declBus(c+13372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask_lo", false,-1, 7,0);
        vcdp->declBus(c+13373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 mask", false,-1, 15,0);
        vcdp->declBus(c+13174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 a_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+13175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+50154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 a_first_counter", false,-1, 7,0);
        vcdp->declBus(c+50155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 a_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+50156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 a_first", false,-1);
        vcdp->declBus(c+50157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 opcode", false,-1, 2,0);
        vcdp->declBus(c+50158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 param", false,-1, 2,0);
        vcdp->declBus(c+50159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 size", false,-1, 3,0);
        vcdp->declBus(c+50160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 source", false,-1, 3,0);
        vcdp->declBus(c+50161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 address", false,-1, 31,0);
        vcdp->declBus(c+13270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 d_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+13271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+50162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 d_first_counter", false,-1, 7,0);
        vcdp->declBus(c+50163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 d_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+50164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 d_first", false,-1);
        vcdp->declBus(c+50165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 opcode_1", false,-1, 2,0);
        vcdp->declBus(c+50166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 param_1", false,-1, 1,0);
        vcdp->declBus(c+50167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 size_1", false,-1, 3,0);
        vcdp->declBus(c+50168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 source_1", false,-1, 3,0);
        vcdp->declBus(c+50169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 sink", false,-1, 3,0);
        vcdp->declBit(c+50170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 denied", false,-1);
        vcdp->declBus(c+50171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 inflight", false,-1, 15,0);
        vcdp->declQuad(c+50172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 inflight_opcodes", false,-1, 63,0);
        vcdp->declArray(c+50174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 inflight_sizes", false,-1, 127,0);
        vcdp->declBus(c+50178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 a_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+50179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 a_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+50180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 a_first_1", false,-1);
        vcdp->declBus(c+50181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 d_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+50182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 d_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+50183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 d_first_1", false,-1);
        vcdp->declBus(c+13374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 a_set_wo_ready", false,-1, 15,0);
        vcdp->declBus(c+13375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+13376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 a_sizes_set_interm", false,-1, 4,0);
        vcdp->declBus(c+13377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 a_set", false,-1, 15,0);
        vcdp->declBus(c+13378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 d_clr_wo_ready", false,-1, 15,0);
        vcdp->declBus(c+13379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 d_clr", false,-1, 15,0);
        vcdp->declBit(c+13380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 same_cycle_resp", false,-1);
        vcdp->declBus(c+13381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+13382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 a_size_lookup", false,-1, 7,0);
        vcdp->declQuad(c+13383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 a_opcodes_set", false,-1, 63,0);
        vcdp->declQuad(c+13385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 d_opcodes_clr", false,-1, 63,0);
        vcdp->declArray(c+13387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 a_sizes_set", false,-1, 127,0);
        vcdp->declArray(c+13391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 d_sizes_clr", false,-1, 127,0);
        vcdp->declBus(c+50184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 watchdog", false,-1, 31,0);
        vcdp->declBus(c+50185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 inflight_1", false,-1, 15,0);
        vcdp->declArray(c+50186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 inflight_sizes_1", false,-1, 127,0);
        vcdp->declBus(c+50190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 d_first_counter_2", false,-1, 7,0);
        vcdp->declBus(c+50191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 d_first_counter1_2", false,-1, 7,0);
        vcdp->declBit(c+50192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 d_first_2", false,-1);
        vcdp->declBus(c+13395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 d_clr_1", false,-1, 15,0);
        vcdp->declBus(c+13396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 c_size_lookup", false,-1, 7,0);
        vcdp->declArray(c+13397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 d_sizes_clr_1", false,-1, 127,0);
        vcdp->declBus(c+50193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad xbar monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader reset", false,-1);
        vcdp->declBit(c+12325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader auto_core_out_a_ready", false,-1);
        vcdp->declBit(c+12326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader auto_core_out_a_valid", false,-1);
        vcdp->declBus(c+49706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader auto_core_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+49707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader auto_core_out_a_bits_param", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__431(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+49708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader auto_core_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader auto_core_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader auto_core_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader auto_core_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader auto_core_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader auto_core_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader auto_core_out_d_ready", false,-1);
        vcdp->declBit(c+12328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader auto_core_out_d_valid", false,-1);
        vcdp->declBus(c+12329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader auto_core_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader auto_core_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader auto_core_out_d_bits_source", false,-1, 3,0);
        vcdp->declArray(c+49716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader auto_core_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_req_ready", false,-1);
        vcdp->declBit(c+12333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_req_valid", false,-1);
        vcdp->declQuad(c+49720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBus(c+12334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_req_bits_spaddr", false,-1, 13,0);
        vcdp->declBit(c+12335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_req_bits_is_acc", false,-1);
        vcdp->declBit(c+49722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_req_bits_accumulate", false,-1);
        vcdp->declBit(c+49723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_req_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+49724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_req_bits_scale", false,-1, 31,0);
        vcdp->declBit(c+49725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_req_bits_status_mxr", false,-1);
        vcdp->declBus(c+49727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_req_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_req_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+49729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_req_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+49730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_req_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+49731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_req_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+12336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_ready", false,-1);
        vcdp->declBit(c+12337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_valid", false,-1);
        vcdp->declArray(c+12338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_data", false,-1, 511,0);
        vcdp->declBus(c+12354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+12355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_0", false,-1);
        vcdp->declBit(c+12356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_1", false,-1);
        vcdp->declBit(c+12357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_2", false,-1);
        vcdp->declBit(c+12358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_3", false,-1);
        vcdp->declBit(c+12359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_4", false,-1);
        vcdp->declBit(c+12360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_5", false,-1);
        vcdp->declBit(c+12361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_6", false,-1);
        vcdp->declBit(c+12362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_7", false,-1);
        vcdp->declBit(c+12363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_8", false,-1);
        vcdp->declBit(c+12364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_9", false,-1);
        vcdp->declBit(c+12365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_10", false,-1);
        vcdp->declBit(c+12366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_11", false,-1);
        vcdp->declBit(c+12367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_12", false,-1);
        vcdp->declBit(c+12368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_13", false,-1);
        vcdp->declBit(c+12369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_14", false,-1);
        vcdp->declBit(c+12370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_15", false,-1);
        vcdp->declBit(c+12371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_16", false,-1);
        vcdp->declBit(c+12372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_17", false,-1);
        vcdp->declBit(c+12373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_18", false,-1);
        vcdp->declBit(c+12374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_19", false,-1);
        vcdp->declBit(c+12375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_20", false,-1);
        vcdp->declBit(c+12376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_21", false,-1);
        vcdp->declBit(c+12377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_22", false,-1);
        vcdp->declBit(c+12378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_23", false,-1);
        vcdp->declBit(c+12379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_24", false,-1);
        vcdp->declBit(c+12380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_25", false,-1);
        vcdp->declBit(c+12381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_26", false,-1);
        vcdp->declBit(c+12382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_27", false,-1);
        vcdp->declBit(c+12383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_28", false,-1);
        vcdp->declBit(c+12384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_29", false,-1);
        vcdp->declBit(c+12385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_30", false,-1);
        vcdp->declBit(c+12386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_31", false,-1);
        vcdp->declBit(c+12387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_32", false,-1);
        vcdp->declBit(c+12388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_33", false,-1);
        vcdp->declBit(c+12389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_34", false,-1);
        vcdp->declBit(c+12390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_35", false,-1);
        vcdp->declBit(c+12391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_36", false,-1);
        vcdp->declBit(c+12392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_37", false,-1);
        vcdp->declBit(c+12393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_38", false,-1);
        vcdp->declBit(c+12394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_39", false,-1);
        vcdp->declBit(c+12395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_40", false,-1);
        vcdp->declBit(c+12396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_41", false,-1);
        vcdp->declBit(c+12397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_42", false,-1);
        vcdp->declBit(c+12398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_43", false,-1);
        vcdp->declBit(c+12399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_44", false,-1);
        vcdp->declBit(c+12400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_45", false,-1);
        vcdp->declBit(c+12401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_46", false,-1);
        vcdp->declBit(c+12402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_47", false,-1);
        vcdp->declBit(c+12403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_48", false,-1);
        vcdp->declBit(c+12404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_49", false,-1);
        vcdp->declBit(c+12405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_50", false,-1);
        vcdp->declBit(c+12406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_51", false,-1);
        vcdp->declBit(c+12407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_52", false,-1);
        vcdp->declBit(c+12408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_53", false,-1);
        vcdp->declBit(c+12409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_54", false,-1);
        vcdp->declBit(c+12410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_55", false,-1);
        vcdp->declBit(c+12411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_56", false,-1);
        vcdp->declBit(c+12412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_57", false,-1);
        vcdp->declBit(c+12413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_58", false,-1);
        vcdp->declBit(c+12414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_59", false,-1);
        vcdp->declBit(c+12415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_60", false,-1);
        vcdp->declBit(c+12416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_61", false,-1);
        vcdp->declBit(c+12417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_62", false,-1);
        vcdp->declBit(c+12418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_mask_63", false,-1);
        vcdp->declBit(c+49732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_is_acc", false,-1);
        vcdp->declBit(c+49733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_accumulate", false,-1);
        vcdp->declBit(c+49734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+49735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_scale", false,-1, 31,0);
        vcdp->declBus(c+49736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+49737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_pixel_repeats", false,-1, 15,0);
    }
}

void VTestHarness::traceInitThis__432(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+49738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_len", false,-1, 15,0);
        vcdp->declBit(c+12419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_last", false,-1);
        vcdp->declBus(c+49739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_bytes_read", false,-1, 7,0);
        vcdp->declBus(c+49740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_tlb_req_valid", false,-1);
        vcdp->declQuad(c+49539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_tlb_req_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+49541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_tlb_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_tlb_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_tlb_resp_miss", false,-1);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_tlb_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+49741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_busy", false,-1);
        vcdp->declBit(c+49543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_counter_event_signal_18", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_counter_event_signal_19", false,-1);
        vcdp->declBit(c+12043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_counter_event_signal_20", false,-1);
        vcdp->declBus(c+49545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_counter_external_values_4", false,-1, 31,0);
        vcdp->declBus(c+49547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_counter_external_values_6", false,-1, 31,0);
        vcdp->declBit(c+12045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_counter_external_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_reset", false,-1);
        vcdp->declBit(c+12325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_auto_out_a_ready", false,-1);
        vcdp->declBit(c+12326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_auto_out_a_valid", false,-1);
        vcdp->declBus(c+49706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+49707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+49708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_auto_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_auto_out_d_ready", false,-1);
        vcdp->declBit(c+12328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_auto_out_d_valid", false,-1);
        vcdp->declBus(c+12329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_auto_out_d_bits_source", false,-1, 3,0);
        vcdp->declArray(c+49716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_req_ready", false,-1);
        vcdp->declBit(c+12333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_req_valid", false,-1);
        vcdp->declQuad(c+49720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBus(c+12334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_req_bits_spaddr", false,-1, 13,0);
        vcdp->declBit(c+12335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_req_bits_is_acc", false,-1);
        vcdp->declBit(c+49722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_req_bits_accumulate", false,-1);
        vcdp->declBit(c+49723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_req_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+49724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_req_bits_scale", false,-1, 31,0);
        vcdp->declBit(c+49725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_req_bits_status_mxr", false,-1);
        vcdp->declBus(c+49727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_req_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_req_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+49729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_req_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+49730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_req_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+49731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_req_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+13401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_reserve_valid", false,-1);
        vcdp->declBit(c+13402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_reserve_ready", false,-1);
        vcdp->declBus(c+13403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_reserve_xactid", false,-1, 3,0);
        vcdp->declBus(c+13404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_reserve_entry_shift", false,-1, 5,0);
        vcdp->declBus(c+13405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_reserve_entry_addr", false,-1, 13,0);
        vcdp->declBit(c+50194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_reserve_entry_is_acc", false,-1);
        vcdp->declBit(c+50195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_reserve_entry_accumulate", false,-1);
        vcdp->declBit(c+50196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_reserve_entry_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_reserve_entry_scale", false,-1, 31,0);
        vcdp->declBus(c+50198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_reserve_entry_repeats", false,-1, 15,0);
        vcdp->declBus(c+50199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_reserve_entry_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_reserve_entry_len", false,-1, 15,0);
        vcdp->declBus(c+50201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_reserve_entry_block_stride", false,-1, 15,0);
        vcdp->declBus(c+13406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_reserve_entry_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+13407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_reserve_entry_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_reserve_entry_cmd_id", false,-1);
        vcdp->declBit(c+12327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_beatData_ready", false,-1);
        vcdp->declBit(c+12328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_beatData_valid", false,-1);
        vcdp->declBus(c+12331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_beatData_bits_xactid", false,-1, 3,0);
        vcdp->declArray(c+49716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_beatData_bits_data", false,-1, 127,0);
        vcdp->declBus(c+13408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_beatData_bits_lg_len_req", false,-1, 2,0);
        vcdp->declBit(c+13409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_beatData_bits_last", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_tlb_req_valid", false,-1);
        vcdp->declQuad(c+49539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_tlb_req_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+49541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_tlb_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_tlb_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_tlb_resp_miss", false,-1);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_tlb_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+49543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_counter_event_signal_18", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_counter_event_signal_19", false,-1);
        vcdp->declBit(c+12043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_counter_event_signal_20", false,-1);
        vcdp->declBus(c+49545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_counter_external_values_4", false,-1, 31,0);
        vcdp->declBit(c+12045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core_io_counter_external_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_reset", false,-1);
        vcdp->declBit(c+13401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_alloc_valid", false,-1);
        vcdp->declBit(c+13402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_alloc_ready", false,-1);
        vcdp->declBus(c+13403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_alloc_xactid", false,-1, 3,0);
        vcdp->declBus(c+13404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_alloc_entry_shift", false,-1, 5,0);
        vcdp->declBus(c+13405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_alloc_entry_addr", false,-1, 13,0);
        vcdp->declBit(c+50194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_alloc_entry_is_acc", false,-1);
        vcdp->declBit(c+50195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_alloc_entry_accumulate", false,-1);
        vcdp->declBit(c+50196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_alloc_entry_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_alloc_entry_scale", false,-1, 31,0);
        vcdp->declBus(c+50198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_alloc_entry_repeats", false,-1, 15,0);
        vcdp->declBus(c+50199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_alloc_entry_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_alloc_entry_len", false,-1, 15,0);
        vcdp->declBus(c+50201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_alloc_entry_block_stride", false,-1, 15,0);
        vcdp->declBus(c+13406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_alloc_entry_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+13407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_alloc_entry_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_alloc_entry_cmd_id", false,-1);
    }
}

void VTestHarness::traceInitThis__433(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+13410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_peek_xactid", false,-1, 3,0);
        vcdp->declBit(c+13411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_peek_pop", false,-1);
        vcdp->declBus(c+13412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_peek_entry_shift", false,-1, 5,0);
        vcdp->declBus(c+13413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_peek_entry_addr", false,-1, 13,0);
        vcdp->declBit(c+13414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_peek_entry_is_acc", false,-1);
        vcdp->declBit(c+13415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_peek_entry_accumulate", false,-1);
        vcdp->declBit(c+13416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_peek_entry_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+13417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_peek_entry_scale", false,-1, 31,0);
        vcdp->declBus(c+13418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_peek_entry_repeats", false,-1, 15,0);
        vcdp->declBus(c+13419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_peek_entry_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+13420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_peek_entry_len", false,-1, 15,0);
        vcdp->declBus(c+13421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_peek_entry_block_stride", false,-1, 15,0);
        vcdp->declBus(c+13422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_peek_entry_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+13423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_peek_entry_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+13424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_peek_entry_cmd_id", false,-1);
        vcdp->declBit(c+49741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_busy", false,-1);
        vcdp->declBus(c+49547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_counter_external_values_6", false,-1, 31,0);
        vcdp->declBit(c+12045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_counter_external_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_reset", false,-1);
        vcdp->declBit(c+13425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_req_ready", false,-1);
        vcdp->declBit(c+12328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_req_valid", false,-1);
        vcdp->declBus(c+13412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_req_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+13413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_req_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+13414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_req_bits_is_acc", false,-1);
        vcdp->declBit(c+13415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_req_bits_accumulate", false,-1);
        vcdp->declBit(c+13416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_req_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+13421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_req_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+13422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_req_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+13408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_req_bits_lg_len_req", false,-1, 2,0);
        vcdp->declBus(c+13423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_req_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+12327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_in_ready", false,-1);
        vcdp->declBit(c+12328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_in_valid", false,-1);
        vcdp->declArray(c+49716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_in_bits", false,-1, 127,0);
        vcdp->declBit(c+12336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_ready", false,-1);
        vcdp->declBit(c+12337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_valid", false,-1);
        vcdp->declArray(c+12338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_data", false,-1, 511,0);
        vcdp->declBus(c+12354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+49732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_is_acc", false,-1);
        vcdp->declBit(c+49733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_accumulate", false,-1);
        vcdp->declBit(c+49734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_has_acc_bitwidth", false,-1);
        vcdp->declBit(c+12355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_0", false,-1);
        vcdp->declBit(c+12356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_1", false,-1);
        vcdp->declBit(c+12357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_2", false,-1);
        vcdp->declBit(c+12358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_3", false,-1);
        vcdp->declBit(c+12359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_4", false,-1);
        vcdp->declBit(c+12360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_5", false,-1);
        vcdp->declBit(c+12361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_6", false,-1);
        vcdp->declBit(c+12362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_7", false,-1);
        vcdp->declBit(c+12363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_8", false,-1);
        vcdp->declBit(c+12364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_9", false,-1);
        vcdp->declBit(c+12365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_10", false,-1);
        vcdp->declBit(c+12366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_11", false,-1);
        vcdp->declBit(c+12367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_12", false,-1);
        vcdp->declBit(c+12368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_13", false,-1);
        vcdp->declBit(c+12369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_14", false,-1);
        vcdp->declBit(c+12370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_15", false,-1);
        vcdp->declBit(c+12371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_16", false,-1);
        vcdp->declBit(c+12372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_17", false,-1);
        vcdp->declBit(c+12373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_18", false,-1);
        vcdp->declBit(c+12374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_19", false,-1);
        vcdp->declBit(c+12375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_20", false,-1);
        vcdp->declBit(c+12376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_21", false,-1);
        vcdp->declBit(c+12377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_22", false,-1);
        vcdp->declBit(c+12378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_23", false,-1);
        vcdp->declBit(c+12379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_24", false,-1);
        vcdp->declBit(c+12380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_25", false,-1);
        vcdp->declBit(c+12381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_26", false,-1);
        vcdp->declBit(c+12382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_27", false,-1);
        vcdp->declBit(c+12383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_28", false,-1);
        vcdp->declBit(c+12384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_29", false,-1);
        vcdp->declBit(c+12385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_30", false,-1);
        vcdp->declBit(c+12386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_31", false,-1);
        vcdp->declBit(c+12387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_32", false,-1);
        vcdp->declBit(c+12388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_33", false,-1);
        vcdp->declBit(c+12389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_34", false,-1);
        vcdp->declBit(c+12390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_35", false,-1);
        vcdp->declBit(c+12391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_36", false,-1);
        vcdp->declBit(c+12392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_37", false,-1);
        vcdp->declBit(c+12393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_38", false,-1);
        vcdp->declBit(c+12394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_39", false,-1);
        vcdp->declBit(c+12395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_40", false,-1);
        vcdp->declBit(c+12396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_41", false,-1);
        vcdp->declBit(c+12397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_42", false,-1);
        vcdp->declBit(c+12398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_43", false,-1);
        vcdp->declBit(c+12399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_44", false,-1);
        vcdp->declBit(c+12400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_45", false,-1);
        vcdp->declBit(c+12401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_46", false,-1);
        vcdp->declBit(c+12402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_47", false,-1);
        vcdp->declBit(c+12403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_48", false,-1);
        vcdp->declBit(c+12404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_49", false,-1);
        vcdp->declBit(c+12405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_50", false,-1);
        vcdp->declBit(c+12406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_51", false,-1);
        vcdp->declBit(c+12407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_52", false,-1);
        vcdp->declBit(c+12408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_53", false,-1);
        vcdp->declBit(c+12409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_54", false,-1);
        vcdp->declBit(c+12410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_55", false,-1);
        vcdp->declBit(c+12411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_56", false,-1);
        vcdp->declBit(c+12412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_57", false,-1);
        vcdp->declBit(c+12413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_58", false,-1);
        vcdp->declBit(c+12414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_59", false,-1);
    }
}

void VTestHarness::traceInitThis__434(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_60", false,-1);
        vcdp->declBit(c+12416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_61", false,-1);
        vcdp->declBit(c+12417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_62", false,-1);
        vcdp->declBit(c+12418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_mask_63", false,-1);
        vcdp->declBit(c+12419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker_io_out_bits_last", false,-1);
        vcdp->declBus(c+50203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker_io_peek_xactid_buf", false,-1, 3,0);
        vcdp->declBus(c+49735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_scale_r", false,-1, 31,0);
        vcdp->declBus(c+49736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_repeats_r", false,-1, 15,0);
        vcdp->declBus(c+50204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_pixel_repeats_r", false,-1, 7,0);
        vcdp->declBus(c+49738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_len_r", false,-1, 15,0);
        vcdp->declBit(c+50205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_cmd_id_r", false,-1);
        vcdp->declBus(c+50206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader io_resp_bits_bytes_read_r", false,-1, 6,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core reset", false,-1);
        vcdp->declBit(c+12325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core auto_out_a_ready", false,-1);
        vcdp->declBit(c+12326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core auto_out_a_valid", false,-1);
        vcdp->declBus(c+49706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+49707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+49708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core auto_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+12327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core auto_out_d_ready", false,-1);
        vcdp->declBit(c+12328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core auto_out_d_valid", false,-1);
        vcdp->declBus(c+12329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core auto_out_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+12330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core auto_out_d_bits_source", false,-1, 3,0);
        vcdp->declArray(c+49716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core auto_out_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+12332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_req_ready", false,-1);
        vcdp->declBit(c+12333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_req_valid", false,-1);
        vcdp->declQuad(c+49720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_req_bits_vaddr", false,-1, 39,0);
        vcdp->declBus(c+12334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_req_bits_spaddr", false,-1, 13,0);
        vcdp->declBit(c+12335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_req_bits_is_acc", false,-1);
        vcdp->declBit(c+49722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_req_bits_accumulate", false,-1);
        vcdp->declBit(c+49723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_req_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+49724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_req_bits_scale", false,-1, 31,0);
        vcdp->declBit(c+49725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_req_bits_status_mxr", false,-1);
        vcdp->declBus(c+49727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_req_bits_len", false,-1, 15,0);
        vcdp->declBus(c+49728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_req_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+49729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_req_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+49730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_req_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+49731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_req_bits_cmd_id", false,-1, 7,0);
        vcdp->declBit(c+13401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_reserve_valid", false,-1);
        vcdp->declBit(c+13402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_reserve_ready", false,-1);
        vcdp->declBus(c+13403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_reserve_xactid", false,-1, 3,0);
        vcdp->declBus(c+13404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_reserve_entry_shift", false,-1, 5,0);
        vcdp->declBus(c+13405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_reserve_entry_addr", false,-1, 13,0);
        vcdp->declBit(c+50194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_reserve_entry_is_acc", false,-1);
        vcdp->declBit(c+50195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_reserve_entry_accumulate", false,-1);
        vcdp->declBit(c+50196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_reserve_entry_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_reserve_entry_scale", false,-1, 31,0);
        vcdp->declBus(c+50198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_reserve_entry_repeats", false,-1, 15,0);
        vcdp->declBus(c+50199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_reserve_entry_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_reserve_entry_len", false,-1, 15,0);
        vcdp->declBus(c+50201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_reserve_entry_block_stride", false,-1, 15,0);
        vcdp->declBus(c+13406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_reserve_entry_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+13407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_reserve_entry_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_reserve_entry_cmd_id", false,-1);
        vcdp->declBit(c+12327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_beatData_ready", false,-1);
        vcdp->declBit(c+12328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_beatData_valid", false,-1);
        vcdp->declBus(c+12331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_beatData_bits_xactid", false,-1, 3,0);
        vcdp->declArray(c+49716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_beatData_bits_data", false,-1, 127,0);
        vcdp->declBus(c+13408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_beatData_bits_lg_len_req", false,-1, 2,0);
        vcdp->declBit(c+13409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_beatData_bits_last", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_tlb_req_valid", false,-1);
        vcdp->declQuad(c+49539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_tlb_req_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+49541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_tlb_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_tlb_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_tlb_resp_miss", false,-1);
        vcdp->declBus(c+12041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_tlb_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+49543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_counter_event_signal_18", false,-1);
        vcdp->declBit(c+12040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_counter_event_signal_19", false,-1);
        vcdp->declBit(c+12043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_counter_event_signal_20", false,-1);
        vcdp->declBus(c+49545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_counter_external_values_4", false,-1, 31,0);
        vcdp->declBit(c+12045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_counter_external_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_0_ready", false,-1);
        vcdp->declBit(c+13426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_0_valid", false,-1);
        vcdp->declBus(c+49706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_0_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+49707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_0_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+49708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_0_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+49709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_0_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+49710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_0_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+49711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_0_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+49715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_0_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_0_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+50209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_0_bits_status_debug", false,-1);
        vcdp->declBit(c+50210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_0_bits_status_mxr", false,-1);
        vcdp->declBit(c+13427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_1_ready", false,-1);
        vcdp->declBit(c+13428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_1_valid", false,-1);
        vcdp->declBus(c+13429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_1_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+13403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_1_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+13430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_1_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declQuad(c+13431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_1_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+50211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_1_bits_status_debug", false,-1);
        vcdp->declBit(c+50212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_in_1_bits_status_mxr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_out_ready", false,-1);
        vcdp->declBit(c+13433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_out_valid", false,-1);
        vcdp->declBus(c+13434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_out_bits_tl_a_opcode", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__435(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+13435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_out_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+13436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_out_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+13437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_out_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+13438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_out_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+13439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_out_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+13443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_out_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+13444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_out_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+13446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_out_bits_status_debug", false,-1);
        vcdp->declBit(c+13447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb_io_out_bits_status_mxr", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_enq_ready", false,-1);
        vcdp->declBit(c+13433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_enq_valid", false,-1);
        vcdp->declBus(c+13434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_enq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+13435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_enq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+13436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_enq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+13437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_enq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+13438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_enq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+13439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_enq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+13443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_enq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+13444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_enq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+13446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+13447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_deq_ready", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_deq_valid", false,-1);
        vcdp->declBus(c+50213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_deq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+50214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_deq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+50215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_deq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+50216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_deq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+50217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_deq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+50218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_deq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+50222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_deq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_deq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+49541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+49542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q_io_deq_bits_status_mxr", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_enq_ready", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_enq_valid", false,-1);
        vcdp->declBus(c+50213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_enq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+50214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_enq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+50215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_enq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+50216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_enq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+50217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_enq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+50218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_enq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+50222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_enq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_enq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+49541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+49542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_deq_ready", false,-1);
        vcdp->declBit(c+50225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_deq_valid", false,-1);
        vcdp->declBus(c+49706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_deq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+49707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_deq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+49708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_deq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+49709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_deq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+49710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_deq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+49711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_deq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+49715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_deq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_deq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+50209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+50210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q_io_deq_bits_status_mxr", false,-1);
        vcdp->declBit(c+49543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core state", false,-1);
        vcdp->declQuad(c+50226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core req_vaddr", false,-1, 39,0);
        vcdp->declBus(c+50228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core req_spaddr", false,-1, 13,0);
        vcdp->declBit(c+50194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core req_is_acc", false,-1);
        vcdp->declBit(c+50195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core req_accumulate", false,-1);
        vcdp->declBit(c+50196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core req_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core req_scale", false,-1, 31,0);
        vcdp->declBit(c+50211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core req_status_debug", false,-1);
        vcdp->declBit(c+50212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core req_status_mxr", false,-1);
        vcdp->declBus(c+50200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core req_len", false,-1, 15,0);
        vcdp->declBus(c+50198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core req_repeats", false,-1, 15,0);
        vcdp->declBus(c+50199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core req_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core req_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core req_cmd_id", false,-1, 7,0);
        vcdp->declBus(c+50230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core bytesRequested", false,-1, 5,0);
        vcdp->declBus(c+13448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core bytesLeft", false,-1, 18,0);
        vcdp->declQuad(c+50231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core read_packets_vaddr_aligned_to_size", false,-1, 38,0);
        vcdp->declBus(c+50233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core read_packets_vaddr_offset", false,-1, 3,0);
        vcdp->declQuad(c+50234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core read_packets_vaddr_aligned_to_size_1", false,-1, 38,0);
        vcdp->declBus(c+50236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core read_packets_vaddr_offset_1", false,-1, 4,0);
        vcdp->declQuad(c+50237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core read_packets_vaddr_aligned_to_size_2", false,-1, 38,0);
        vcdp->declBus(c+50239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core read_packets_vaddr_offset_2", false,-1, 5,0);
        vcdp->declBus(c+13449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core read_packets_1_bytes_read", false,-1, 6,0);
        vcdp->declBus(c+13450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core read_packets_0_bytes_read", false,-1, 6,0);
        vcdp->declBus(c+50240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core read_packets_0_shift", false,-1, 5,0);
        vcdp->declBus(c+13451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core read_packets_2_bytes_read", false,-1, 6,0);
        vcdp->declBus(c+13452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core read_packet_lg_size", false,-1, 2,0);
        vcdp->declBus(c+13453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core read_packet_bytes_read", false,-1, 6,0);
        vcdp->declBus(c+13454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core get_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+13455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core get_a_mask_sizeOH", false,-1, 3,0);
        vcdp->declBit(c+13456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core get_a_mask_acc_1", false,-1);
        vcdp->declBit(c+13457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core get_a_mask_size", false,-1);
        vcdp->declBit(c+13458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core get_a_mask_acc", false,-1);
        vcdp->declBit(c+13459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core get_a_mask_size_1", false,-1);
        vcdp->declBit(c+13460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core get_a_mask_acc_2", false,-1);
        vcdp->declBit(c+13461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core get_a_mask_size_2", false,-1);
        vcdp->declBit(c+13462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core get_a_mask_acc_6", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core get_a_mask_size_3", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core get_a_mask_acc_14", false,-1);
        vcdp->declBus(c+13463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core get_a_mask_lo", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__436(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+13464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core get_a_mask_hi", false,-1, 7,0);
        vcdp->declBit(c+13428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core untranslated_a_valid", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core retry_a_ready", false,-1);
        vcdp->declBit(c+13465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tl_a_valid", false,-1);
        vcdp->declBit(c+13427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core untranslated_a_ready", false,-1);
        vcdp->declQuad(c+13466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core next_vaddr", false,-1, 39,0);
        vcdp->declBus(c+13468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_beatData_bits_last_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+13469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_beatData_bits_last_beats1_opdata", false,-1);
        vcdp->declBus(c+13470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_beatData_bits_last_beats1", false,-1, 7,0);
        vcdp->declBus(c+50241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_beatData_bits_last_counter", false,-1, 7,0);
        vcdp->declBus(c+50242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_beatData_bits_last_counter1", false,-1, 7,0);
        vcdp->declBit(c+50243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core io_beatData_bits_last_first", false,-1);
        vcdp->declBus(c+49545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core total_bytes_read", false,-1, 31,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_0_ready", false,-1);
        vcdp->declBit(c+13426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_0_valid", false,-1);
        vcdp->declBus(c+49706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_0_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+49707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_0_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+49708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_0_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+49709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_0_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+49710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_0_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+49711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_0_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+49715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_0_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_0_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+50209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_0_bits_status_debug", false,-1);
        vcdp->declBit(c+50210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_0_bits_status_mxr", false,-1);
        vcdp->declBit(c+13427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_1_ready", false,-1);
        vcdp->declBit(c+13428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_1_valid", false,-1);
        vcdp->declBus(c+13429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_1_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+13403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_1_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+13430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_1_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declQuad(c+13431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_1_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+50211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_1_bits_status_debug", false,-1);
        vcdp->declBit(c+50212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_in_1_bits_status_mxr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_out_ready", false,-1);
        vcdp->declBit(c+13433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_out_valid", false,-1);
        vcdp->declBus(c+13434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_out_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+13435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_out_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+13436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_out_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+13437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_out_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+13438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_out_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+13439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_out_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+13443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_out_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+13444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_out_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+13446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_out_bits_status_debug", false,-1);
        vcdp->declBit(c+13447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb io_out_bits_status_mxr", false,-1);
        vcdp->declBit(c+13427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_arb grant_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_enq_ready", false,-1);
        vcdp->declBit(c+13433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_enq_valid", false,-1);
        vcdp->declBus(c+13434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_enq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+13435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_enq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+13436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_enq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+13437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_enq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+13438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_enq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+13439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_enq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+13443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_enq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+13444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_enq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+13446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+13447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_deq_ready", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_deq_valid", false,-1);
        vcdp->declBus(c+50213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_deq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+50214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_deq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+50215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_deq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+50216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_deq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+50217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_deq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+50218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_deq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+50222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_deq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_deq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+49541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+49542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q io_deq_bits_status_mxr", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50244+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+13434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+13433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50245+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+13435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_param_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_param_MPORT_mask", false,-1);
        vcdp->declBit(c+13433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50246+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+13436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_size_MPORT_mask", false,-1);
        vcdp->declBit(c+13433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50247+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_source", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+13437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_source_MPORT_data", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__437(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_source_MPORT_mask", false,-1);
        vcdp->declBit(c+13433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50248+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_mask", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_mask_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+50217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_mask_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+13438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_mask_MPORT_data", false,-1, 15,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+13433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declArray(c+50249+i*4,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+50218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+13439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_data_MPORT_mask", false,-1);
        vcdp->declBit(c+13433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+50253+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+50222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+13443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+13433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_tl_a_corrupt_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declQuad(c+50254+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_vaddr", true,(i+0), 38,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_vaddr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_vaddr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+50223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_vaddr_io_deq_bits_MPORT_data", false,-1, 38,0);
        vcdp->declQuad(c+13444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_vaddr_MPORT_data", false,-1, 38,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_vaddr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_vaddr_MPORT_mask", false,-1);
        vcdp->declBit(c+13433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_vaddr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+50256+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_status_debug", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_status_debug_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_status_debug_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_status_debug_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+13446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_status_debug_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_status_debug_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_status_debug_MPORT_mask", false,-1);
        vcdp->declBit(c+13433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_status_debug_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+50257+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_status_mxr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_status_mxr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_status_mxr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_status_mxr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+13447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_status_mxr_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_status_mxr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_status_mxr_MPORT_mask", false,-1);
        vcdp->declBit(c+13433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q ram_status_mxr_MPORT_en", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q maybe_full", false,-1);
        vcdp->declBit(c+50258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q empty", false,-1);
        vcdp->declBit(c+13433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q do_enq", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core tlb_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q reset", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_enq_ready", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_enq_valid", false,-1);
        vcdp->declBus(c+50213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_enq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+50214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_enq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+50215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_enq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+50216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_enq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+50217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_enq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+50218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_enq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+50222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_enq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_enq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+49541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+49542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_deq_ready", false,-1);
        vcdp->declBit(c+50225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_deq_valid", false,-1);
        vcdp->declBus(c+49706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_deq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+49707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_deq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+49708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_deq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+49709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_deq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+49710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_deq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+49711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_deq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+49715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_deq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_deq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+50209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+50210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q io_deq_bits_status_mxr", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50259+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_opcode", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+50213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_opcode_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50260+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_param", true,(i+0), 2,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_param_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_param_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        vcdp->declBus(c+50214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_param_MPORT_data", false,-1, 2,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_param_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_param_MPORT_mask", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50261+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_size", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_size_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_size_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__438(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+50215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_size_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_size_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_size_MPORT_mask", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50262+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_source", true,(i+0), 3,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_source_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_source_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        vcdp->declBus(c+50216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_source_MPORT_data", false,-1, 3,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_source_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_source_MPORT_mask", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBus(c+50263+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_mask", true,(i+0), 15,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_mask_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_mask_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+49710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_mask_io_deq_bits_MPORT_data", false,-1, 15,0);
        vcdp->declBus(c+50217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_mask_MPORT_data", false,-1, 15,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_mask_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_mask_MPORT_mask", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declArray(c+50264+i*4,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_data", true,(i+0), 127,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declArray(c+49711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_data_io_deq_bits_MPORT_data", false,-1, 127,0);
        vcdp->declArray(c+50218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_data_MPORT_data", false,-1, 127,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_data_MPORT_mask", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+50268+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_corrupt", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_corrupt_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_corrupt_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+49715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_corrupt_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+50222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_corrupt_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_corrupt_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_corrupt_MPORT_mask", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_tl_a_corrupt_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declQuad(c+50269+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_vaddr", true,(i+0), 38,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_vaddr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_vaddr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+50207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_vaddr_io_deq_bits_MPORT_data", false,-1, 38,0);
        vcdp->declQuad(c+50223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_vaddr_MPORT_data", false,-1, 38,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_vaddr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_vaddr_MPORT_mask", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_vaddr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+50271+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_status_debug", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_status_debug_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_status_debug_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+50209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_status_debug_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_status_debug_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_status_debug_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_status_debug_MPORT_mask", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_status_debug_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                vcdp->declBit(c+50272+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_status_mxr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_status_mxr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_status_mxr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+50210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_status_mxr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+49542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_status_mxr_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_status_mxr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_status_mxr_MPORT_mask", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q ram_status_mxr_MPORT_en", false,-1);
        vcdp->declBit(c+50225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q maybe_full", false,-1);
        vcdp->declBit(c+50273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q empty", false,-1);
        vcdp->declBit(c+49538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q do_enq", false,-1);
        vcdp->declBit(c+50225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader core translate_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker reset", false,-1);
        vcdp->declBit(c+13401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_alloc_valid", false,-1);
        vcdp->declBit(c+13402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_alloc_ready", false,-1);
        vcdp->declBus(c+13403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_alloc_xactid", false,-1, 3,0);
        vcdp->declBus(c+13404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_alloc_entry_shift", false,-1, 5,0);
        vcdp->declBus(c+13405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_alloc_entry_addr", false,-1, 13,0);
        vcdp->declBit(c+50194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_alloc_entry_is_acc", false,-1);
        vcdp->declBit(c+50195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_alloc_entry_accumulate", false,-1);
        vcdp->declBit(c+50196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_alloc_entry_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_alloc_entry_scale", false,-1, 31,0);
        vcdp->declBus(c+50198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_alloc_entry_repeats", false,-1, 15,0);
        vcdp->declBus(c+50199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_alloc_entry_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_alloc_entry_len", false,-1, 15,0);
        vcdp->declBus(c+50201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_alloc_entry_block_stride", false,-1, 15,0);
        vcdp->declBus(c+13406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_alloc_entry_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+13407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_alloc_entry_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_alloc_entry_cmd_id", false,-1);
        vcdp->declBus(c+13410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_peek_xactid", false,-1, 3,0);
        vcdp->declBit(c+13411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_peek_pop", false,-1);
        vcdp->declBus(c+13412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_peek_entry_shift", false,-1, 5,0);
        vcdp->declBus(c+13413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_peek_entry_addr", false,-1, 13,0);
        vcdp->declBit(c+13414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_peek_entry_is_acc", false,-1);
        vcdp->declBit(c+13415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_peek_entry_accumulate", false,-1);
        vcdp->declBit(c+13416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_peek_entry_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+13417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_peek_entry_scale", false,-1, 31,0);
        vcdp->declBus(c+13418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_peek_entry_repeats", false,-1, 15,0);
        vcdp->declBus(c+13419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_peek_entry_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+13420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_peek_entry_len", false,-1, 15,0);
        vcdp->declBus(c+13421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_peek_entry_block_stride", false,-1, 15,0);
        vcdp->declBus(c+13422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_peek_entry_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+13423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_peek_entry_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+13424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_peek_entry_cmd_id", false,-1);
        vcdp->declBit(c+49741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_busy", false,-1);
        vcdp->declBus(c+49547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_counter_external_values_6", false,-1, 31,0);
        vcdp->declBit(c+12045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker io_counter_external_reset", false,-1);
        vcdp->declBit(c+50274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_0_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__439(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+50275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_0_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+50276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_0_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+50277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_0_bits_is_acc", false,-1);
        vcdp->declBit(c+50278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_0_bits_accumulate", false,-1);
        vcdp->declBit(c+50279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_0_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_0_bits_scale", false,-1, 31,0);
        vcdp->declBus(c+50281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_0_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+50282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_0_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_0_bits_len", false,-1, 15,0);
        vcdp->declBus(c+50284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_0_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_0_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+50286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_0_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_0_bits_cmd_id", false,-1);
        vcdp->declBit(c+50288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_1_valid", false,-1);
        vcdp->declBus(c+50289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_1_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+50290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_1_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+50291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_1_bits_is_acc", false,-1);
        vcdp->declBit(c+50292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_1_bits_accumulate", false,-1);
        vcdp->declBit(c+50293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_1_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_1_bits_scale", false,-1, 31,0);
        vcdp->declBus(c+50295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_1_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+50296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_1_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_1_bits_len", false,-1, 15,0);
        vcdp->declBus(c+50298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_1_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_1_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+50300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_1_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_1_bits_cmd_id", false,-1);
        vcdp->declBit(c+50302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_2_valid", false,-1);
        vcdp->declBus(c+50303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_2_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+50304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_2_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+50305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_2_bits_is_acc", false,-1);
        vcdp->declBit(c+50306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_2_bits_accumulate", false,-1);
        vcdp->declBit(c+50307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_2_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_2_bits_scale", false,-1, 31,0);
        vcdp->declBus(c+50309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_2_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+50310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_2_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_2_bits_len", false,-1, 15,0);
        vcdp->declBus(c+50312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_2_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_2_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+50314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_2_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_2_bits_cmd_id", false,-1);
        vcdp->declBit(c+50316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_3_valid", false,-1);
        vcdp->declBus(c+50317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_3_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+50318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_3_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+50319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_3_bits_is_acc", false,-1);
        vcdp->declBit(c+50320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_3_bits_accumulate", false,-1);
        vcdp->declBit(c+50321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_3_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_3_bits_scale", false,-1, 31,0);
        vcdp->declBus(c+50323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_3_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+50324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_3_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_3_bits_len", false,-1, 15,0);
        vcdp->declBus(c+50326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_3_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_3_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+50328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_3_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_3_bits_cmd_id", false,-1);
        vcdp->declBit(c+50330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_4_valid", false,-1);
        vcdp->declBus(c+50331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_4_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+50332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_4_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+50333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_4_bits_is_acc", false,-1);
        vcdp->declBit(c+50334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_4_bits_accumulate", false,-1);
        vcdp->declBit(c+50335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_4_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_4_bits_scale", false,-1, 31,0);
        vcdp->declBus(c+50337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_4_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+50338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_4_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_4_bits_len", false,-1, 15,0);
        vcdp->declBus(c+50340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_4_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_4_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+50342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_4_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_4_bits_cmd_id", false,-1);
        vcdp->declBit(c+50344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_5_valid", false,-1);
        vcdp->declBus(c+50345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_5_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+50346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_5_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+50347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_5_bits_is_acc", false,-1);
        vcdp->declBit(c+50348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_5_bits_accumulate", false,-1);
        vcdp->declBit(c+50349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_5_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_5_bits_scale", false,-1, 31,0);
        vcdp->declBus(c+50351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_5_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+50352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_5_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_5_bits_len", false,-1, 15,0);
        vcdp->declBus(c+50354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_5_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_5_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+50356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_5_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_5_bits_cmd_id", false,-1);
        vcdp->declBit(c+50358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_6_valid", false,-1);
        vcdp->declBus(c+50359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_6_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+50360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_6_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+50361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_6_bits_is_acc", false,-1);
        vcdp->declBit(c+50362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_6_bits_accumulate", false,-1);
        vcdp->declBit(c+50363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_6_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_6_bits_scale", false,-1, 31,0);
        vcdp->declBus(c+50365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_6_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+50366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_6_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_6_bits_len", false,-1, 15,0);
        vcdp->declBus(c+50368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_6_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_6_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+50370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_6_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_6_bits_cmd_id", false,-1);
        vcdp->declBit(c+50372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_7_valid", false,-1);
        vcdp->declBus(c+50373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_7_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+50374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_7_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+50375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_7_bits_is_acc", false,-1);
    }
}

void VTestHarness::traceInitThis__440(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+50376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_7_bits_accumulate", false,-1);
        vcdp->declBit(c+50377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_7_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_7_bits_scale", false,-1, 31,0);
        vcdp->declBus(c+50379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_7_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+50380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_7_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_7_bits_len", false,-1, 15,0);
        vcdp->declBus(c+50382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_7_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_7_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+50384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_7_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_7_bits_cmd_id", false,-1);
        vcdp->declBit(c+50386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_8_valid", false,-1);
        vcdp->declBus(c+50387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_8_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+50388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_8_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+50389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_8_bits_is_acc", false,-1);
        vcdp->declBit(c+50390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_8_bits_accumulate", false,-1);
        vcdp->declBit(c+50391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_8_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_8_bits_scale", false,-1, 31,0);
        vcdp->declBus(c+50393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_8_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+50394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_8_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_8_bits_len", false,-1, 15,0);
        vcdp->declBus(c+50396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_8_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_8_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+50398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_8_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_8_bits_cmd_id", false,-1);
        vcdp->declBit(c+50400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_9_valid", false,-1);
        vcdp->declBus(c+50401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_9_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+50402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_9_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+50403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_9_bits_is_acc", false,-1);
        vcdp->declBit(c+50404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_9_bits_accumulate", false,-1);
        vcdp->declBit(c+50405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_9_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_9_bits_scale", false,-1, 31,0);
        vcdp->declBus(c+50407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_9_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+50408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_9_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_9_bits_len", false,-1, 15,0);
        vcdp->declBus(c+50410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_9_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_9_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+50412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_9_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_9_bits_cmd_id", false,-1);
        vcdp->declBit(c+50414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_10_valid", false,-1);
        vcdp->declBus(c+50415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_10_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+50416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_10_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+50417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_10_bits_is_acc", false,-1);
        vcdp->declBit(c+50418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_10_bits_accumulate", false,-1);
        vcdp->declBit(c+50419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_10_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_10_bits_scale", false,-1, 31,0);
        vcdp->declBus(c+50421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_10_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+50422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_10_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_10_bits_len", false,-1, 15,0);
        vcdp->declBus(c+50424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_10_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_10_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+50426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_10_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_10_bits_cmd_id", false,-1);
        vcdp->declBit(c+50428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_11_valid", false,-1);
        vcdp->declBus(c+50429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_11_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+50430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_11_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+50431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_11_bits_is_acc", false,-1);
        vcdp->declBit(c+50432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_11_bits_accumulate", false,-1);
        vcdp->declBit(c+50433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_11_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_11_bits_scale", false,-1, 31,0);
        vcdp->declBus(c+50435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_11_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+50436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_11_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_11_bits_len", false,-1, 15,0);
        vcdp->declBus(c+50438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_11_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_11_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+50440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_11_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_11_bits_cmd_id", false,-1);
        vcdp->declBit(c+50442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_12_valid", false,-1);
        vcdp->declBus(c+50443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_12_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+50444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_12_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+50445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_12_bits_is_acc", false,-1);
        vcdp->declBit(c+50446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_12_bits_accumulate", false,-1);
        vcdp->declBit(c+50447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_12_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_12_bits_scale", false,-1, 31,0);
        vcdp->declBus(c+50449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_12_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+50450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_12_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_12_bits_len", false,-1, 15,0);
        vcdp->declBus(c+50452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_12_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_12_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+50454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_12_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_12_bits_cmd_id", false,-1);
        vcdp->declBit(c+50456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_13_valid", false,-1);
        vcdp->declBus(c+50457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_13_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+50458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_13_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+50459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_13_bits_is_acc", false,-1);
        vcdp->declBit(c+50460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_13_bits_accumulate", false,-1);
        vcdp->declBit(c+50461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_13_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_13_bits_scale", false,-1, 31,0);
        vcdp->declBus(c+50463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_13_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+50464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_13_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_13_bits_len", false,-1, 15,0);
        vcdp->declBus(c+50466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_13_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_13_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+50468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_13_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_13_bits_cmd_id", false,-1);
        vcdp->declBit(c+50470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_14_valid", false,-1);
        vcdp->declBus(c+50471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_14_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+50472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_14_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+50473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_14_bits_is_acc", false,-1);
        vcdp->declBit(c+50474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_14_bits_accumulate", false,-1);
        vcdp->declBit(c+50475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_14_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_14_bits_scale", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__441(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+50477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_14_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+50478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_14_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_14_bits_len", false,-1, 15,0);
        vcdp->declBus(c+50480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_14_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_14_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+50482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_14_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_14_bits_cmd_id", false,-1);
        vcdp->declBit(c+50484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_15_valid", false,-1);
        vcdp->declBus(c+50485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_15_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+50486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_15_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+50487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_15_bits_is_acc", false,-1);
        vcdp->declBit(c+50488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_15_bits_accumulate", false,-1);
        vcdp->declBit(c+50489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_15_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_15_bits_scale", false,-1, 31,0);
        vcdp->declBus(c+50491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_15_bits_repeats", false,-1, 15,0);
        vcdp->declBus(c+50492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_15_bits_pixel_repeats", false,-1, 7,0);
        vcdp->declBus(c+50493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_15_bits_len", false,-1, 15,0);
        vcdp->declBus(c+50494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_15_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_15_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+50496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_15_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+50497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker entries_15_bits_cmd_id", false,-1);
        vcdp->declBus(c+13471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker free_entry", false,-1, 3,0);
        vcdp->declBus(c+49547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader xactTracker total_latency", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker reset", false,-1);
        vcdp->declBit(c+13425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_req_ready", false,-1);
        vcdp->declBit(c+12328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_req_valid", false,-1);
        vcdp->declBus(c+13412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_req_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+13413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_req_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+13414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_req_bits_is_acc", false,-1);
        vcdp->declBit(c+13415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_req_bits_accumulate", false,-1);
        vcdp->declBit(c+13416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_req_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+13421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_req_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+13422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_req_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+13408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_req_bits_lg_len_req", false,-1, 2,0);
        vcdp->declBus(c+13423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_req_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declBit(c+12327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_in_ready", false,-1);
        vcdp->declBit(c+12328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_in_valid", false,-1);
        vcdp->declArray(c+49716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_in_bits", false,-1, 127,0);
        vcdp->declBit(c+12336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_ready", false,-1);
        vcdp->declBit(c+12337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_valid", false,-1);
        vcdp->declArray(c+12338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_data", false,-1, 511,0);
        vcdp->declBus(c+12354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+49732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_is_acc", false,-1);
        vcdp->declBit(c+49733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_accumulate", false,-1);
        vcdp->declBit(c+49734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_has_acc_bitwidth", false,-1);
        vcdp->declBit(c+12355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_0", false,-1);
        vcdp->declBit(c+12356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_1", false,-1);
        vcdp->declBit(c+12357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_2", false,-1);
        vcdp->declBit(c+12358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_3", false,-1);
        vcdp->declBit(c+12359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_4", false,-1);
        vcdp->declBit(c+12360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_5", false,-1);
        vcdp->declBit(c+12361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_6", false,-1);
        vcdp->declBit(c+12362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_7", false,-1);
        vcdp->declBit(c+12363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_8", false,-1);
        vcdp->declBit(c+12364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_9", false,-1);
        vcdp->declBit(c+12365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_10", false,-1);
        vcdp->declBit(c+12366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_11", false,-1);
        vcdp->declBit(c+12367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_12", false,-1);
        vcdp->declBit(c+12368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_13", false,-1);
        vcdp->declBit(c+12369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_14", false,-1);
        vcdp->declBit(c+12370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_15", false,-1);
        vcdp->declBit(c+12371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_16", false,-1);
        vcdp->declBit(c+12372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_17", false,-1);
        vcdp->declBit(c+12373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_18", false,-1);
        vcdp->declBit(c+12374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_19", false,-1);
        vcdp->declBit(c+12375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_20", false,-1);
        vcdp->declBit(c+12376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_21", false,-1);
        vcdp->declBit(c+12377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_22", false,-1);
        vcdp->declBit(c+12378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_23", false,-1);
        vcdp->declBit(c+12379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_24", false,-1);
        vcdp->declBit(c+12380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_25", false,-1);
        vcdp->declBit(c+12381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_26", false,-1);
        vcdp->declBit(c+12382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_27", false,-1);
        vcdp->declBit(c+12383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_28", false,-1);
        vcdp->declBit(c+12384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_29", false,-1);
        vcdp->declBit(c+12385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_30", false,-1);
        vcdp->declBit(c+12386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_31", false,-1);
        vcdp->declBit(c+12387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_32", false,-1);
        vcdp->declBit(c+12388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_33", false,-1);
        vcdp->declBit(c+12389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_34", false,-1);
        vcdp->declBit(c+12390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_35", false,-1);
        vcdp->declBit(c+12391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_36", false,-1);
        vcdp->declBit(c+12392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_37", false,-1);
        vcdp->declBit(c+12393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_38", false,-1);
        vcdp->declBit(c+12394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_39", false,-1);
        vcdp->declBit(c+12395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_40", false,-1);
        vcdp->declBit(c+12396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_41", false,-1);
        vcdp->declBit(c+12397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_42", false,-1);
        vcdp->declBit(c+12398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_43", false,-1);
        vcdp->declBit(c+12399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_44", false,-1);
        vcdp->declBit(c+12400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_45", false,-1);
        vcdp->declBit(c+12401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_46", false,-1);
        vcdp->declBit(c+12402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_47", false,-1);
        vcdp->declBit(c+12403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_48", false,-1);
        vcdp->declBit(c+12404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_49", false,-1);
        vcdp->declBit(c+12405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_50", false,-1);
        vcdp->declBit(c+12406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_51", false,-1);
        vcdp->declBit(c+12407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_52", false,-1);
        vcdp->declBit(c+12408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_53", false,-1);
        vcdp->declBit(c+12409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_54", false,-1);
    }
}

void VTestHarness::traceInitThis__442(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+12410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_55", false,-1);
        vcdp->declBit(c+12411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_56", false,-1);
        vcdp->declBit(c+12412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_57", false,-1);
        vcdp->declBit(c+12413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_58", false,-1);
        vcdp->declBit(c+12414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_59", false,-1);
        vcdp->declBit(c+12415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_60", false,-1);
        vcdp->declBit(c+12416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_61", false,-1);
        vcdp->declBit(c+12417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_62", false,-1);
        vcdp->declBit(c+12418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_mask_63", false,-1);
        vcdp->declBit(c+12419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_last", false,-1);
        vcdp->declBit(c+50498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker req_valid", false,-1);
        vcdp->declBus(c+50499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker req_bits_shift", false,-1, 5,0);
        vcdp->declBus(c+50500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker req_bits_addr", false,-1, 13,0);
        vcdp->declBit(c+49732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker req_bits_is_acc", false,-1);
        vcdp->declBit(c+49733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker req_bits_accumulate", false,-1);
        vcdp->declBit(c+49734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker req_bits_has_acc_bitwidth", false,-1);
        vcdp->declBus(c+50501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker req_bits_block_stride", false,-1, 15,0);
        vcdp->declBus(c+50502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker req_bits_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+50503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker req_bits_lg_len_req", false,-1, 2,0);
        vcdp->declBus(c+50504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker req_bits_bytes_to_read", false,-1, 6,0);
        vcdp->declArray(c+50505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker buffer", false,-1, 511,0);
        vcdp->declBus(c+50521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker rowBytes", false,-1, 6,0);
        vcdp->declBus(c+50522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker bytesSent", false,-1, 6,0);
        vcdp->declBus(c+50523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker bytesRead", false,-1, 6,0);
        vcdp->declBus(c+13472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker bytesReadAfterShift", false,-1, 6,0);
        vcdp->declBus(c+13473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker bytesDiscarded", false,-1, 6,0);
        vcdp->declBus(c+13474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker usefulBytesRead", false,-1, 6,0);
        vcdp->declBus(c+13475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker bytesSent_next_spad_row_offset", false,-1, 8,0);
        vcdp->declBus(c+13476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker bytesSent_next", false,-1, 8,0);
        vcdp->declBit(c+13477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker last_sending", false,-1);
        vcdp->declBit(c+50524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker last_reading", false,-1);
        vcdp->declBus(c+13478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker io_out_bits_addr_total_bytes_sent", false,-1, 8,0);
        vcdp->declBus(c+13479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker current_bytesDiscarded", false,-1, 6,0);
        vcdp->declBus(c+13480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker current_usefulBytesRead", false,-1, 6,0);
        vcdp->declBus(c+13481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker current_len_req", false,-1, 7,0);
        vcdp->declBus(c+13482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker rshift", false,-1, 10,0);
        vcdp->declBus(c+13483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker lshift", false,-1, 10,0);
        vcdp->declArray(c+13484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad reader beatPacker mask", false,-1, 2174,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer reset", false,-1);
        vcdp->declBit(c+12420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer auto_out_a_ready", false,-1);
        vcdp->declBit(c+12421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer auto_out_a_valid", false,-1);
        vcdp->declBus(c+49742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer auto_out_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+49743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer auto_out_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+49744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer auto_out_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+49745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer auto_out_a_bits_source", false,-1, 3,0);
        vcdp->declBus(c+12422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer auto_out_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+49746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer auto_out_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+49747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer auto_out_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+49751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer auto_out_a_bits_corrupt", false,-1);
        vcdp->declBit(c+49752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer auto_out_d_ready", false,-1);
        vcdp->declBit(c+12423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer auto_out_d_valid", false,-1);
        vcdp->declBus(c+12424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer auto_out_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+12425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer auto_out_d_bits_source", false,-1, 3,0);
        vcdp->declBit(c+12426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_req_ready", false,-1);
        vcdp->declBit(c+12427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_req_valid", false,-1);
        vcdp->declQuad(c+49753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_req_bits_vaddr", false,-1, 39,0);
        vcdp->declArray(c+12428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_req_bits_data", false,-1, 511,0);
        vcdp->declBus(c+12444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_req_bits_len", false,-1, 6,0);
        vcdp->declBus(c+12445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_req_bits_block", false,-1, 7,0);
        vcdp->declBit(c+49755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+49757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_req_bits_pool_en", false,-1);
        vcdp->declBit(c+49758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_req_bits_store_en", false,-1);
        vcdp->declBit(c+12037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_tlb_req_valid", false,-1);
        vcdp->declQuad(c+49534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_tlb_req_bits_tlb_req_vaddr", false,-1, 39,0);
        vcdp->declBit(c+49536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_tlb_req_bits_status_debug", false,-1);
        vcdp->declBit(c+49537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_tlb_req_bits_status_mxr", false,-1);
        vcdp->declBit(c+12038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_tlb_resp_miss", false,-1);
        vcdp->declBus(c+12039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_tlb_resp_paddr", false,-1, 31,0);
        vcdp->declBit(c+49759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_busy", false,-1);
        vcdp->declBit(c+49544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_counter_event_signal_21", false,-1);
        vcdp->declBit(c+12038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_counter_event_signal_22", false,-1);
        vcdp->declBit(c+12044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_counter_event_signal_23", false,-1);
        vcdp->declBus(c+49546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_counter_external_values_5", false,-1, 31,0);
        vcdp->declBus(c+49548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_counter_external_values_7", false,-1, 31,0);
        vcdp->declBit(c+12045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer io_counter_external_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_reset", false,-1);
        vcdp->declBit(c+50525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_enq_ready", false,-1);
        vcdp->declBit(c+13552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_enq_valid", false,-1);
        vcdp->declBus(c+50526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_enq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+50527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_enq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+50528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_enq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+50529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_enq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+50530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_enq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+50531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_enq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+50535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_enq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_enq_bits_vaddr", false,-1, 38,0);
        vcdp->declBit(c+49536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+49537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+13553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_deq_ready", false,-1);
        vcdp->declBit(c+50538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_deq_valid", false,-1);
        vcdp->declBus(c+50539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_deq_bits_tl_a_opcode", false,-1, 2,0);
        vcdp->declBus(c+50540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_deq_bits_tl_a_param", false,-1, 2,0);
        vcdp->declBus(c+50541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_deq_bits_tl_a_size", false,-1, 3,0);
        vcdp->declBus(c+50542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_deq_bits_tl_a_source", false,-1, 3,0);
        vcdp->declBus(c+50543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_deq_bits_tl_a_mask", false,-1, 15,0);
        vcdp->declArray(c+50544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_deq_bits_tl_a_data", false,-1, 127,0);
        vcdp->declBit(c+50548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_deq_bits_tl_a_corrupt", false,-1);
        vcdp->declQuad(c+50549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini spad writer shadow_retry_a_io_deq_bits_vaddr", false,-1, 38,0);
    }
}
