Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed Jul 17 14:18:13 2019
| Host              : DESKTOP-A4UJQGS running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.077        0.000                      0               134627        0.010        0.000                      0               134627        0.036        0.000                       0                 47575  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_pl_0                           {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 0.769}        1.538           650.000         
  clk_out2_design_1_clk_wiz_0_0    {0.000 1.538}        3.077           325.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                 4.217        0.000                      0                 9667        0.011        0.000                      0                 9667        3.498        0.000                       0                  3614  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    4.550        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.077        0.000                      0                42944        0.011        0.000                      0                42944        0.039        0.000                       0                 11218  
  clk_out2_design_1_clk_wiz_0_0          0.179        0.000                      0                78752        0.010        0.000                      0                78752        0.036        0.000                       0                 32742  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        0.635        0.000                      0                 1536        0.045        0.000                      0                 1536  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        0.320        0.000                      0                 1728        0.056        0.000                      0                 1728  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 0.297ns (5.474%)  route 5.129ns (94.526%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 11.676 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.616ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.558ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.709     1.916    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_axi_aclk
    SLICE_X7Y111         FDRE                                         r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.013 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/Q
                         net (fo=94, routed)          2.597     4.610    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_0ed98b04_reg
    SLICE_X6Y76          LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     4.710 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_2/O
                         net (fo=2, routed)           0.232     4.942    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_2_n_0
    SLICE_X6Y72          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     5.042 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_1/O
                         net (fo=32, routed)          2.300     7.342    design_1_i/dpu_eu_0/inst/u_0d076f16/s_60437e9a_reg[4]_rep_1[0]
    SLICE_X1Y41          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.509    11.676    design_1_i/dpu_eu_0/inst/u_0d076f16/s_axi_aclk
    SLICE_X1Y41          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[4]/C
                         clock pessimism              0.103    11.779    
                         clock uncertainty           -0.176    11.603    
    SLICE_X1Y41          FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044    11.559    design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[4]
  -------------------------------------------------------------------
                         required time                         11.559    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 0.297ns (5.659%)  route 4.951ns (94.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 11.671 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.616ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.558ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.709     1.916    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_axi_aclk
    SLICE_X7Y111         FDRE                                         r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.013 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/Q
                         net (fo=94, routed)          2.597     4.610    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_0ed98b04_reg
    SLICE_X6Y76          LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     4.710 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_2/O
                         net (fo=2, routed)           0.232     4.942    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_2_n_0
    SLICE_X6Y72          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     5.042 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_1/O
                         net (fo=32, routed)          2.122     7.164    design_1_i/dpu_eu_0/inst/u_0d076f16/s_60437e9a_reg[4]_rep_1[0]
    SLICE_X0Y37          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.504    11.671    design_1_i/dpu_eu_0/inst/u_0d076f16/s_axi_aclk
    SLICE_X0Y37          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[24]/C
                         clock pessimism              0.103    11.774    
                         clock uncertainty           -0.176    11.598    
    SLICE_X0Y37          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    11.555    design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[24]
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 0.297ns (5.659%)  route 4.951ns (94.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 11.671 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.616ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.558ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.709     1.916    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_axi_aclk
    SLICE_X7Y111         FDRE                                         r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.013 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/Q
                         net (fo=94, routed)          2.597     4.610    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_0ed98b04_reg
    SLICE_X6Y76          LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     4.710 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_2/O
                         net (fo=2, routed)           0.232     4.942    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_2_n_0
    SLICE_X6Y72          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     5.042 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_1/O
                         net (fo=32, routed)          2.122     7.164    design_1_i/dpu_eu_0/inst/u_0d076f16/s_60437e9a_reg[4]_rep_1[0]
    SLICE_X0Y37          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.504    11.671    design_1_i/dpu_eu_0/inst/u_0d076f16/s_axi_aclk
    SLICE_X0Y37          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[25]/C
                         clock pessimism              0.103    11.774    
                         clock uncertainty           -0.176    11.598    
    SLICE_X0Y37          FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043    11.555    design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[25]
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 0.297ns (5.659%)  route 4.951ns (94.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 11.671 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.616ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.558ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.709     1.916    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_axi_aclk
    SLICE_X7Y111         FDRE                                         r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.013 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/Q
                         net (fo=94, routed)          2.597     4.610    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_0ed98b04_reg
    SLICE_X6Y76          LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     4.710 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_2/O
                         net (fo=2, routed)           0.232     4.942    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_2_n_0
    SLICE_X6Y72          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     5.042 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_1/O
                         net (fo=32, routed)          2.122     7.164    design_1_i/dpu_eu_0/inst/u_0d076f16/s_60437e9a_reg[4]_rep_1[0]
    SLICE_X0Y37          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.504    11.671    design_1_i/dpu_eu_0/inst/u_0d076f16/s_axi_aclk
    SLICE_X0Y37          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[27]/C
                         clock pessimism              0.103    11.774    
                         clock uncertainty           -0.176    11.598    
    SLICE_X0Y37          FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043    11.555    design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[27]
  -------------------------------------------------------------------
                         required time                         11.555    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 0.297ns (5.677%)  route 4.935ns (94.323%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.616ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.558ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.709     1.916    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_axi_aclk
    SLICE_X7Y111         FDRE                                         r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.013 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/Q
                         net (fo=94, routed)          2.597     4.610    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_0ed98b04_reg
    SLICE_X6Y76          LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     4.710 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_2/O
                         net (fo=2, routed)           0.232     4.942    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_2_n_0
    SLICE_X6Y72          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     5.042 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_1/O
                         net (fo=32, routed)          2.106     7.148    design_1_i/dpu_eu_0/inst/u_0d076f16/s_60437e9a_reg[4]_rep_1[0]
    SLICE_X0Y33          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.493    11.660    design_1_i/dpu_eu_0/inst/u_0d076f16/s_axi_aclk
    SLICE_X0Y33          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[26]/C
                         clock pessimism              0.103    11.763    
                         clock uncertainty           -0.176    11.587    
    SLICE_X0Y33          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    11.544    design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[26]
  -------------------------------------------------------------------
                         required time                         11.544    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 0.297ns (5.689%)  route 4.924ns (94.311%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 11.681 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.616ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.558ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.709     1.916    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_axi_aclk
    SLICE_X7Y111         FDRE                                         r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.013 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/Q
                         net (fo=94, routed)          2.597     4.610    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_0ed98b04_reg
    SLICE_X6Y76          LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     4.710 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_2/O
                         net (fo=2, routed)           0.232     4.942    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_2_n_0
    SLICE_X6Y72          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     5.042 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_1/O
                         net (fo=32, routed)          2.095     7.137    design_1_i/dpu_eu_0/inst/u_0d076f16/s_60437e9a_reg[4]_rep_1[0]
    SLICE_X2Y42          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.514    11.681    design_1_i/dpu_eu_0/inst/u_0d076f16/s_axi_aclk
    SLICE_X2Y42          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[6]/C
                         clock pessimism              0.103    11.784    
                         clock uncertainty           -0.176    11.608    
    SLICE_X2Y42          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    11.565    design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[6]
  -------------------------------------------------------------------
                         required time                         11.565    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dpu_eu_0/inst/u_0d076f16/s_fbd52d07_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.316ns (6.134%)  route 4.836ns (93.866%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.661ns = ( 11.661 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.616ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.558ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.709     1.916    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_axi_aclk
    SLICE_X7Y111         FDRE                                         r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.013 f  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/Q
                         net (fo=94, routed)          2.272     4.285    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_0ed98b04_reg
    SLICE_X6Y73          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     4.383 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_d8fd4f23[31]_i_2/O
                         net (fo=2, routed)           0.150     4.533    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_d8fd4f23[31]_i_2_n_0
    SLICE_X6Y72          LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     4.654 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_fbd52d07[31]_i_1/O
                         net (fo=32, routed)          2.414     7.068    design_1_i/dpu_eu_0/inst/u_0d076f16/s_60437e9a_reg[5]_1[0]
    SLICE_X3Y31          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_fbd52d07_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.494    11.661    design_1_i/dpu_eu_0/inst/u_0d076f16/s_axi_aclk
    SLICE_X3Y31          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_fbd52d07_reg[26]/C
                         clock pessimism              0.103    11.764    
                         clock uncertainty           -0.176    11.588    
    SLICE_X3Y31          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    11.545    design_1_i/dpu_eu_0/inst/u_0d076f16/s_fbd52d07_reg[26]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dpu_eu_0/inst/u_0d076f16/s_f3d476c3_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 0.455ns (8.802%)  route 4.714ns (91.198%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 11.683 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.616ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.558ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.709     1.916    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_axi_aclk
    SLICE_X7Y111         FDRE                                         r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.013 f  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/Q
                         net (fo=94, routed)          2.275     4.288    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_0ed98b04_reg
    SLICE_X6Y73          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     4.388 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_0d5c0852[31]_i_2/O
                         net (fo=2, routed)           0.136     4.524    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_0d5c0852[31]_i_2_n_0
    SLICE_X6Y73          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     4.702 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_83d44641[31]_i_2/O
                         net (fo=2, routed)           0.099     4.801    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_83d44641[31]_i_2_n_0
    SLICE_X6Y72          LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     4.881 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_f3d476c3[31]_i_1/O
                         net (fo=32, routed)          2.204     7.085    design_1_i/dpu_eu_0/inst/u_0d076f16/s_60437e9a_reg[4]_rep_3[0]
    SLICE_X5Y36          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_f3d476c3_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.516    11.683    design_1_i/dpu_eu_0/inst/u_0d076f16/s_axi_aclk
    SLICE_X5Y36          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_f3d476c3_reg[24]/C
                         clock pessimism              0.103    11.786    
                         clock uncertainty           -0.176    11.610    
    SLICE_X5Y36          FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043    11.567    design_1_i/dpu_eu_0/inst/u_0d076f16/s_f3d476c3_reg[24]
  -------------------------------------------------------------------
                         required time                         11.567    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dpu_eu_0/inst/u_0d076f16/s_f3d476c3_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 0.455ns (8.802%)  route 4.714ns (91.198%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 11.683 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.616ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.558ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.709     1.916    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_axi_aclk
    SLICE_X7Y111         FDRE                                         r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.013 f  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/Q
                         net (fo=94, routed)          2.275     4.288    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_0ed98b04_reg
    SLICE_X6Y73          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     4.388 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_0d5c0852[31]_i_2/O
                         net (fo=2, routed)           0.136     4.524    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_0d5c0852[31]_i_2_n_0
    SLICE_X6Y73          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     4.702 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_83d44641[31]_i_2/O
                         net (fo=2, routed)           0.099     4.801    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_83d44641[31]_i_2_n_0
    SLICE_X6Y72          LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     4.881 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_f3d476c3[31]_i_1/O
                         net (fo=32, routed)          2.204     7.085    design_1_i/dpu_eu_0/inst/u_0d076f16/s_60437e9a_reg[4]_rep_3[0]
    SLICE_X5Y36          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_f3d476c3_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.516    11.683    design_1_i/dpu_eu_0/inst/u_0d076f16/s_axi_aclk
    SLICE_X5Y36          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_f3d476c3_reg[28]/C
                         clock pessimism              0.103    11.786    
                         clock uncertainty           -0.176    11.610    
    SLICE_X5Y36          FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.043    11.567    design_1_i/dpu_eu_0/inst/u_0d076f16/s_f3d476c3_reg[28]
  -------------------------------------------------------------------
                         required time                         11.567    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.297ns (5.756%)  route 4.863ns (94.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 11.679 - 10.000 ) 
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.616ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.558ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.709     1.916    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_axi_aclk
    SLICE_X7Y111         FDRE                                         r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.013 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_60437e9a_reg[2]_rep/Q
                         net (fo=94, routed)          2.597     4.610    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_0ed98b04_reg
    SLICE_X6Y76          LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     4.710 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_2/O
                         net (fo=2, routed)           0.232     4.942    design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_2_n_0
    SLICE_X6Y72          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     5.042 r  design_1_i/dpu_eu_0/inst/u_8d2f7c39/s_15264658[31]_i_1/O
                         net (fo=32, routed)          2.034     7.076    design_1_i/dpu_eu_0/inst/u_0d076f16/s_60437e9a_reg[4]_rep_1[0]
    SLICE_X2Y40          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.512    11.679    design_1_i/dpu_eu_0/inst/u_0d076f16/s_axi_aclk
    SLICE_X2Y40          FDRE                                         r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[22]/C
                         clock pessimism              0.103    11.782    
                         clock uncertainty           -0.176    11.606    
    SLICE_X2Y40          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    11.563    design_1_i/dpu_eu_0/inst/u_0d076f16/s_15264658_reg[22]
  -------------------------------------------------------------------
                         required time                         11.563    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  4.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[201]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.073ns (38.021%)  route 0.119ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.542ns (routing 0.558ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.616ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.542     1.709    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X6Y131         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.782 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[15]/Q
                         net (fo=2, routed)           0.119     1.901    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[15]
    SLICE_X8Y133         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[201]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.784     1.991    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X8Y133         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[201]/C
                         clock pessimism             -0.156     1.835    
    SLICE_X8Y133         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     1.890    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[201]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1081]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1081]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.070ns (36.649%)  route 0.121ns (63.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.538ns (routing 0.558ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.616ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.538     1.705    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X6Y137         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1081]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.775 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1081]/Q
                         net (fo=2, routed)           0.121     1.896    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[57]
    SLICE_X8Y137         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1081]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.781     1.988    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X8Y137         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1081]/C
                         clock pessimism             -0.156     1.832    
    SLICE_X8Y137         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     1.885    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1081]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1032]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1032]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.073ns (38.021%)  route 0.119ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.530ns (routing 0.558ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.616ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.530     1.697    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X0Y142         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1032]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.770 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1032]/Q
                         net (fo=2, routed)           0.119     1.889    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[24]
    SLICE_X1Y141         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1032]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.772     1.979    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X1Y141         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1032]/C
                         clock pessimism             -0.156     1.823    
    SLICE_X1Y141         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     1.878    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1032]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1094]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.070ns (44.025%)  route 0.089ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.553ns (routing 0.558ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.616ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.553     1.720    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X10Y137        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1094]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y137        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.790 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1094]/Q
                         net (fo=1, routed)           0.089     1.879    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIB0
    SLICE_X9Y138         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.796     2.003    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X9Y138         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB/CLK
                         clock pessimism             -0.217     1.786    
    SLICE_X9Y138         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     1.868    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMB
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1097]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1097]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.070ns (40.000%)  route 0.105ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.548ns (routing 0.558ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.616ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.548     1.715    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X8Y139         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1097]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.785 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1097]/Q
                         net (fo=3, routed)           0.105     1.890    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[73]
    SLICE_X10Y138        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1097]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.772     1.979    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X10Y138        FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1097]/C
                         clock pessimism             -0.156     1.823    
    SLICE_X10Y138        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     1.878    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1097]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.070ns (33.175%)  route 0.141ns (66.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.510ns (routing 0.558ns, distribution 0.952ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.616ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.510     1.677    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y117         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     1.747 r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[27]/Q
                         net (fo=1, routed)           0.141     1.888    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[12].srl_nx1/m_axi_rdata[0]
    SLICE_X4Y117         SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.766     1.973    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[12].srl_nx1/aclk
    SLICE_X4Y117         SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.152     1.821    
    SLICE_X4Y117         SRLC32E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.054     1.875    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.070ns (19.830%)  route 0.283ns (80.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      1.497ns (routing 0.558ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.616ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.497     1.664    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y117         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.734 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=53, routed)          0.283     2.017    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRH2
    SLICE_X5Y120         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.800     2.007    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X5Y120         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.098     1.909    
    SLICE_X5Y120         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.095     2.004    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.070ns (19.830%)  route 0.283ns (80.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      1.497ns (routing 0.558ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.616ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.497     1.664    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y117         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.734 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=53, routed)          0.283     2.017    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRH2
    SLICE_X5Y120         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.800     2.007    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X5Y120         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.098     1.909    
    SLICE_X5Y120         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.095     2.004    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.070ns (19.830%)  route 0.283ns (80.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      1.497ns (routing 0.558ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.616ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.497     1.664    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y117         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.734 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=53, routed)          0.283     2.017    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRH2
    SLICE_X5Y120         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.800     2.007    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X5Y120         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.098     1.909    
    SLICE_X5Y120         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR2)
                                                      0.095     2.004    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.070ns (19.830%)  route 0.283ns (80.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      1.497ns (routing 0.558ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.616ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.497     1.664    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y117         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.734 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=53, routed)          0.283     2.017    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRH2
    SLICE_X5Y120         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3615, routed)        1.800     2.007    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X5Y120         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.098     1.909    
    SLICE_X5Y120         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR2)
                                                      0.095     2.004    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.003         10.000      6.997      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.146         10.000      8.854      SLICE_X9Y152   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.146         10.000      8.854      SLICE_X4Y121   design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.146         10.000      8.854      SLICE_X4Y121   design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.146         10.000      8.854      SLICE_X4Y121   design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.146         10.000      8.854      SLICE_X4Y121   design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.146         10.000      8.854      SLICE_X14Y132  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.146         10.000      8.854      SLICE_X5Y142   design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.146         10.000      8.854      SLICE_X5Y142   design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.146         10.000      8.854      SLICE_X5Y141   design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.502         5.000       3.498      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.502         5.000       3.498      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X4Y121   design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X4Y121   design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X4Y121   design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X4Y121   design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X4Y117   design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X4Y117   design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X4Y117   design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[13].srl_nx1/shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X4Y117   design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.502         5.000       3.498      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.502         5.000       3.498      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y152   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.573         5.000       4.427      SLICE_X9Y152   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X14Y132  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X5Y141   design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X5Y141   design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X5Y141   design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X5Y141   design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.573         5.000       4.427      SLICE_X5Y141   design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y2  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[22]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out1_design_1_clk_wiz_0_0 rise@1.538ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.096ns (8.824%)  route 0.992ns (91.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 6.139 - 1.538 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 1.073ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.024ns (routing 0.976ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.249     4.308    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/dpu_2x_clk
    SLICE_X10Y129        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.404 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/Q
                         net (fo=20, routed)          0.992     5.396    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/D[22]
    DSP48E2_X0Y50        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     1.538 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     3.112    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     3.756 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     3.984    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.024     6.139    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/CLK
    DSP48E2_X0Y50        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.363     5.776    
                         clock uncertainty           -0.053     5.723    
    DSP48E2_X0Y50        DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_DIN[22])
                                                     -0.250     5.473    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.473    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[16]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out1_design_1_clk_wiz_0_0 rise@1.538ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.096ns (8.791%)  route 0.996ns (91.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 6.139 - 1.538 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 1.073ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.024ns (routing 0.976ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.249     4.308    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/dpu_2x_clk
    SLICE_X10Y129        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.404 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/Q
                         net (fo=20, routed)          0.996     5.400    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/D[16]
    DSP48E2_X0Y50        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     1.538 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     3.112    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     3.756 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     3.984    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.024     6.139    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/CLK
    DSP48E2_X0Y50        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.363     5.776    
                         clock uncertainty           -0.053     5.723    
    DSP48E2_X0Y50        DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_DIN[16])
                                                     -0.241     5.482    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.482    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].s_994fdc71_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[25]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out1_design_1_clk_wiz_0_0 rise@1.538ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.095ns (8.772%)  route 0.988ns (91.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 6.246 - 1.538 ) 
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    -0.290ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 1.073ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.976ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.383     4.442    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/dpu_2x_clk
    SLICE_X39Y132        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].s_994fdc71_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.537 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].s_994fdc71_reg[7]/Q
                         net (fo=20, routed)          0.988     5.525    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/D[25]
    DSP48E2_X3Y51        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     1.538 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     3.112    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     3.756 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     3.984    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.131     6.246    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/CLK
    DSP48E2_X3Y51        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.290     5.957    
                         clock uncertainty           -0.053     5.904    
    DSP48E2_X3Y51        DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_DIN[25])
                                                     -0.275     5.629    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.629    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[18]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out1_design_1_clk_wiz_0_0 rise@1.538ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.096ns (8.791%)  route 0.996ns (91.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 6.139 - 1.538 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 1.073ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.024ns (routing 0.976ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.249     4.308    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/dpu_2x_clk
    SLICE_X10Y129        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.404 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/Q
                         net (fo=20, routed)          0.996     5.400    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/D[18]
    DSP48E2_X0Y50        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     1.538 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     3.112    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     3.756 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     3.984    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.024     6.139    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/CLK
    DSP48E2_X0Y50        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.363     5.776    
                         clock uncertainty           -0.053     5.723    
    DSP48E2_X0Y50        DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_DIN[18])
                                                     -0.212     5.511    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.511    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[0].s_d467cc8f_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out1_design_1_clk_wiz_0_0 rise@1.538ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.276ns (23.116%)  route 0.918ns (76.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.644ns = ( 6.182 - 1.538 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.433ns (routing 1.073ns, distribution 1.360ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.976ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.433     4.492    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/CLK
    DSP48E2_X3Y55        DSP_OUTPUT                                   r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y55        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[20])
                                                      0.276     4.768 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_OUTPUT_INST/P[20]
                         net (fo=2, routed)           0.918     5.686    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[0].s_0eb90562[10]
    SLICE_X37Y138        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[0].s_d467cc8f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     1.538 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     3.112    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     3.756 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     3.984    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.067     6.182    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/dpu_2x_clk
    SLICE_X37Y138        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[0].s_d467cc8f_reg[10]/C
                         clock pessimism             -0.358     5.825    
                         clock uncertainty           -0.053     5.772    
    SLICE_X37Y138        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     5.799    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[0].s_d467cc8f_reg[10]
  -------------------------------------------------------------------
                         required time                          5.799    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[21]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out1_design_1_clk_wiz_0_0 rise@1.538ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.096ns (10.584%)  route 0.811ns (89.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 6.079 - 1.538 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.264ns (routing 1.073ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.976ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.264     4.323    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/dpu_2x_clk
    SLICE_X8Y120         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.419 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/Q
                         net (fo=20, routed)          0.811     5.230    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/D[21]
    DSP48E2_X0Y43        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     1.538 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     3.112    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     3.756 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     3.984    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.964     6.079    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/CLK
    DSP48E2_X0Y43        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.421     5.658    
                         clock uncertainty           -0.053     5.606    
    DSP48E2_X0Y43        DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_DIN[21])
                                                     -0.259     5.347    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.347    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[23]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out1_design_1_clk_wiz_0_0 rise@1.538ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.096ns (10.655%)  route 0.805ns (89.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 6.079 - 1.538 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.264ns (routing 1.073ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.976ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.264     4.323    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/dpu_2x_clk
    SLICE_X8Y120         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.419 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/Q
                         net (fo=20, routed)          0.805     5.224    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/D[23]
    DSP48E2_X0Y43        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     1.538 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     3.112    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     3.756 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     3.984    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.964     6.079    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/CLK
    DSP48E2_X0Y43        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.421     5.658    
                         clock uncertainty           -0.053     5.606    
    DSP48E2_X0Y43        DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_DIN[23])
                                                     -0.254     5.352    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[24]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out1_design_1_clk_wiz_0_0 rise@1.538ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.096ns (10.643%)  route 0.806ns (89.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 6.079 - 1.538 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.264ns (routing 1.073ns, distribution 1.191ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.976ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.264     4.323    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/dpu_2x_clk
    SLICE_X8Y120         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.419 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_994fdc71_reg[7]/Q
                         net (fo=20, routed)          0.806     5.225    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/D[24]
    DSP48E2_X0Y43        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     1.538 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     3.112    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     3.756 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     3.984    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.964     6.079    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/CLK
    DSP48E2_X0Y43        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.421     5.658    
                         clock uncertainty           -0.053     5.606    
    DSP48E2_X0Y43        DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_DIN[24])
                                                     -0.251     5.355    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.355    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].s_994fdc71_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[26]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out1_design_1_clk_wiz_0_0 rise@1.538ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.095ns (8.829%)  route 0.981ns (91.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 6.246 - 1.538 ) 
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    -0.290ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 1.073ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.976ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.383     4.442    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/dpu_2x_clk
    SLICE_X39Y132        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].s_994fdc71_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.537 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].s_994fdc71_reg[7]/Q
                         net (fo=20, routed)          0.981     5.518    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/D[26]
    DSP48E2_X3Y51        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     1.538 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     3.112    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     3.756 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     3.984    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.131     6.246    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/CLK
    DSP48E2_X3Y51        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.290     5.957    
                         clock uncertainty           -0.053     5.904    
    DSP48E2_X3Y51        DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_DIN[26])
                                                     -0.250     5.654    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.654    
                         arrival time                          -5.518    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].s_994fdc71_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[24]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (clk_out1_design_1_clk_wiz_0_0 rise@1.538ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.095ns (8.862%)  route 0.977ns (91.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 6.246 - 1.538 ) 
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    -0.290ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 1.073ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.976ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.383     4.442    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/dpu_2x_clk
    SLICE_X39Y132        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].s_994fdc71_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.537 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].s_994fdc71_reg[7]/Q
                         net (fo=20, routed)          0.977     5.514    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/D[24]
    DSP48E2_X3Y51        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/DIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     1.538 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     3.112    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     3.756 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     3.984    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     4.115 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.131     6.246    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/CLK
    DSP48E2_X3Y51        DSP_PREADD_DATA                              r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST/CLK
                         clock pessimism             -0.290     5.957    
                         clock uncertainty           -0.053     5.904    
    DSP48E2_X3Y51        DSP_PREADD_DATA (Setup_DSP_PREADD_DATA_DSP48E2_CLK_DIN[24])
                                                     -0.251     5.653    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].g_f380c80f.u_06cb6884/u_dsp/g_d4f57ac9.u_dsp48e2/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.653    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                  0.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[11].g_2f6ddd52[9].s_7709531a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[2].srl_reg[5]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.070ns (45.455%)  route 0.084ns (54.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.314ns
    Source Clock Delay      (SCD):    4.548ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Net Delay (Source):      1.971ns (routing 0.976ns, distribution 0.995ns)
  Clock Net Delay (Destination): 2.255ns (routing 1.073ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.577 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.971     4.548    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X15Y143        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[11].g_2f6ddd52[9].s_7709531a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y143        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     4.618 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[11].g_2f6ddd52[9].s_7709531a_reg[2]/Q
                         net (fo=1, routed)           0.084     4.702    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[2].u_0c9c8ab0/out[2]
    SLICE_X16Y144        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[2].srl_reg[5]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.255     4.314    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[2].u_0c9c8ab0/dpu_2x_clk
    SLICE_X16Y144        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[2].srl_reg[5]_srl6/CLK
                         clock pessimism              0.363     4.677    
    SLICE_X16Y144        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.014     4.691    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[2].srl_reg[5]_srl6
  -------------------------------------------------------------------
                         required time                         -4.691    
                         arrival time                           4.702    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[5].g_2f6ddd52[4].s_7709531a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_0c9c8ab0/g_1b2af016.g_9ff84249[12].srl_reg[5]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.070ns (25.830%)  route 0.201ns (74.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Net Delay (Source):      2.084ns (routing 0.976ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.427ns (routing 1.073ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.577 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.084     4.661    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X46Y119        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[5].g_2f6ddd52[4].s_7709531a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     4.731 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[5].g_2f6ddd52[4].s_7709531a_reg[4]/Q
                         net (fo=1, routed)           0.201     4.932    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_0c9c8ab0/g_49bb63a0[5].g_2f6ddd52[4].s_7709531a_reg[7][4]
    SLICE_X42Y121        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_0c9c8ab0/g_1b2af016.g_9ff84249[12].srl_reg[5]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.427     4.486    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_0c9c8ab0/dpu_2x_clk
    SLICE_X42Y121        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_0c9c8ab0/g_1b2af016.g_9ff84249[12].srl_reg[5]_srl6/CLK
                         clock pessimism              0.421     4.907    
    SLICE_X42Y121        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.014     4.921    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_0c9c8ab0/g_1b2af016.g_9ff84249[12].srl_reg[5]_srl6
  -------------------------------------------------------------------
                         required time                         -4.921    
                         arrival time                           4.932    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[2].s_7709531a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[13].srl_reg[4]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.072ns (44.720%)  route 0.089ns (55.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Net Delay (Source):      1.969ns (routing 0.976ns, distribution 0.993ns)
  Clock Net Delay (Destination): 2.259ns (routing 1.073ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.577 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.969     4.546    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X15Y141        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[2].s_7709531a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     4.618 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[2].s_7709531a_reg[5]/Q
                         net (fo=1, routed)           0.089     4.707    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_49bb63a0[10].g_2f6ddd52[2].s_7709531a_reg[7][5]
    SLICE_X16Y141        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[13].srl_reg[4]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.259     4.318    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/dpu_2x_clk
    SLICE_X16Y141        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[13].srl_reg[4]_srl5/CLK
                         clock pessimism              0.363     4.681    
    SLICE_X16Y141        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.014     4.695    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[13].srl_reg[4]_srl5
  -------------------------------------------------------------------
                         required time                         -4.695    
                         arrival time                           4.707    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[8].s_7709531a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[3].u_0c9c8ab0/g_1b2af016.g_9ff84249[6].srl_reg[4]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.072ns (47.368%)  route 0.080ns (52.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    4.540ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Net Delay (Source):      1.963ns (routing 0.976ns, distribution 0.987ns)
  Clock Net Delay (Destination): 2.245ns (routing 1.073ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.577 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.963     4.540    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X26Y155        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[8].s_7709531a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y155        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     4.612 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[8].s_7709531a_reg[6]/Q
                         net (fo=1, routed)           0.080     4.692    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[3].u_0c9c8ab0/out[6]
    SLICE_X28Y155        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[3].u_0c9c8ab0/g_1b2af016.g_9ff84249[6].srl_reg[4]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.245     4.304    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[3].u_0c9c8ab0/dpu_2x_clk
    SLICE_X28Y155        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[3].u_0c9c8ab0/g_1b2af016.g_9ff84249[6].srl_reg[4]_srl5/CLK
                         clock pessimism              0.363     4.667    
    SLICE_X28Y155        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.013     4.680    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[3].u_0c9c8ab0/g_1b2af016.g_9ff84249[6].srl_reg[4]_srl5
  -------------------------------------------------------------------
                         required time                         -4.680    
                         arrival time                           4.692    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[0].s_d467cc8f_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[0].s_74b43698_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.070ns (41.667%)  route 0.098ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.268ns
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Net Delay (Source):      1.952ns (routing 0.976ns, distribution 0.976ns)
  Clock Net Delay (Destination): 2.209ns (routing 1.073ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.577 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.952     4.529    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/dpu_2x_clk
    SLICE_X27Y149        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[0].s_d467cc8f_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y149        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     4.599 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[0].s_d467cc8f_reg[12]/Q
                         net (fo=1, routed)           0.098     4.697    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[0].s_d467cc8f_reg_n_0_[12]
    SLICE_X27Y151        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[0].s_74b43698_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.209     4.268    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/dpu_2x_clk
    SLICE_X27Y151        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[0].s_74b43698_reg[12]/C
                         clock pessimism              0.363     4.631    
    SLICE_X27Y151        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.053     4.684    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[0].s_74b43698_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.684    
                         arrival time                           4.697    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[4].g_ad89c331[1].s_bed04011_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].u_7eddb132/g_1b2af016.g_9ff84249[13].srl_reg[4]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.069ns (25.275%)  route 0.204ns (74.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.383ns
    Source Clock Delay      (SCD):    4.563ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Net Delay (Source):      1.986ns (routing 0.976ns, distribution 1.010ns)
  Clock Net Delay (Destination): 2.324ns (routing 1.073ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.577 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.986     4.563    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X30Y117        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[4].g_ad89c331[1].s_bed04011_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     4.632 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[4].g_ad89c331[1].s_bed04011_reg[5]/Q
                         net (fo=1, routed)           0.204     4.836    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].u_7eddb132/s_a496a42f[4]_95[13]
    SLICE_X29Y132        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].u_7eddb132/g_1b2af016.g_9ff84249[13].srl_reg[4]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.324     4.383    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].u_7eddb132/dpu_2x_clk
    SLICE_X29Y132        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].u_7eddb132/g_1b2af016.g_9ff84249[13].srl_reg[4]_srl5/CLK
                         clock pessimism              0.421     4.804    
    SLICE_X29Y132        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.018     4.822    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].u_7eddb132/g_1b2af016.g_9ff84249[13].srl_reg[4]_srl5
  -------------------------------------------------------------------
                         required time                         -4.822    
                         arrival time                           4.836    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[10].s_7709531a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[1].u_0c9c8ab0/g_1b2af016.g_9ff84249[7].srl_reg[4]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.071ns (40.805%)  route 0.103ns (59.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Net Delay (Source):      2.006ns (routing 0.976ns, distribution 1.030ns)
  Clock Net Delay (Destination): 2.245ns (routing 1.073ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.577 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.006     4.583    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X9Y121         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[10].s_7709531a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     4.654 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[10].s_7709531a_reg[7]/Q
                         net (fo=1, routed)           0.103     4.757    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[1].u_0c9c8ab0/out[7]
    SLICE_X9Y119         SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[1].u_0c9c8ab0/g_1b2af016.g_9ff84249[7].srl_reg[4]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.245     4.304    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[1].u_0c9c8ab0/dpu_2x_clk
    SLICE_X9Y119         SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[1].u_0c9c8ab0/g_1b2af016.g_9ff84249[7].srl_reg[4]_srl5/CLK
                         clock pessimism              0.421     4.725    
    SLICE_X9Y119         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.018     4.743    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[1].u_0c9c8ab0/g_1b2af016.g_9ff84249[7].srl_reg[4]_srl5
  -------------------------------------------------------------------
                         required time                         -4.743    
                         arrival time                           4.757    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[0].s_d467cc8f_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[0].s_74b43698_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.069ns (38.764%)  route 0.109ns (61.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.434ns
    Source Clock Delay      (SCD):    4.681ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Net Delay (Source):      2.104ns (routing 0.976ns, distribution 1.128ns)
  Clock Net Delay (Destination): 2.375ns (routing 1.073ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.577 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.104     4.681    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/dpu_2x_clk
    SLICE_X40Y146        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[0].s_d467cc8f_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y146        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     4.750 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[0].s_d467cc8f_reg[19]/Q
                         net (fo=1, routed)           0.109     4.859    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[0].s_d467cc8f__1[19]
    SLICE_X42Y146        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[0].s_74b43698_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.375     4.434    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/dpu_2x_clk
    SLICE_X42Y146        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[0].s_74b43698_reg[19]/C
                         clock pessimism              0.358     4.792    
    SLICE_X42Y146        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.053     4.845    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[0].s_74b43698_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.845    
                         arrival time                           4.859    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[1].g_2f6ddd52[9].s_7709531a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[1].g_1e48279e[2].u_0c9c8ab0/g_9aa6499d.srl_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.073ns (22.462%)  route 0.252ns (77.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.434ns
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Net Delay (Source):      2.023ns (routing 0.976ns, distribution 1.047ns)
  Clock Net Delay (Destination): 2.375ns (routing 1.073ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.577 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.023     4.600    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X37Y119        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[1].g_2f6ddd52[9].s_7709531a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     4.673 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[1].g_2f6ddd52[9].s_7709531a_reg[4]/Q
                         net (fo=1, routed)           0.252     4.925    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[1].g_1e48279e[2].u_0c9c8ab0/D[4]
    SLICE_X38Y120        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[1].g_1e48279e[2].u_0c9c8ab0/g_9aa6499d.srl_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.375     4.434    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[1].g_1e48279e[2].u_0c9c8ab0/dpu_2x_clk
    SLICE_X38Y120        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[1].g_1e48279e[2].u_0c9c8ab0/g_9aa6499d.srl_reg[4]/C
                         clock pessimism              0.421     4.855    
    SLICE_X38Y120        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     4.910    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[1].g_1e48279e[2].u_0c9c8ab0/g_9aa6499d.srl_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.910    
                         arrival time                           4.925    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[4].g_2f6ddd52[6].s_7709531a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[5].u_0c9c8ab0/g_1b2af016.g_9ff84249[1].srl_reg[4]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.073ns (41.011%)  route 0.105ns (58.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Net Delay (Source):      2.062ns (routing 0.976ns, distribution 1.086ns)
  Clock Net Delay (Destination): 2.367ns (routing 1.073ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     2.446    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.577 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.062     4.639    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X38Y116        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[4].g_2f6ddd52[6].s_7709531a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     4.712 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[4].g_2f6ddd52[6].s_7709531a_reg[1]/Q
                         net (fo=1, routed)           0.105     4.817    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[5].u_0c9c8ab0/out[1]
    SLICE_X39Y118        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[5].u_0c9c8ab0/g_1b2af016.g_9ff84249[1].srl_reg[4]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.367     4.426    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[5].u_0c9c8ab0/dpu_2x_clk
    SLICE_X39Y118        SRL16E                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[5].u_0c9c8ab0/g_1b2af016.g_9ff84249[1].srl_reg[4]_srl5/CLK
                         clock pessimism              0.362     4.788    
    SLICE_X39Y118        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.014     4.802    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[5].u_0c9c8ab0/g_1b2af016.g_9ff84249[1].srl_reg[4]_srl5
  -------------------------------------------------------------------
                         required time                         -4.802    
                         arrival time                           4.817    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 0.769 }
Period(ns):         1.538
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE_DIV/I        n/a            1.499         1.538       0.039      BUFGCE_DIV_X0Y10  design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         1.538       0.288      MMCM_X0Y2         design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.146         1.538       0.392      SLICE_X37Y124     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[0].srl_reg[4]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         1.538       0.392      SLICE_X31Y126     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[10].srl_reg[4]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         1.538       0.392      SLICE_X31Y126     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[11].srl_reg[4]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         1.538       0.392      SLICE_X24Y127     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[12].srl_reg[4]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         1.538       0.392      SLICE_X19Y143     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[0].srl_reg[4]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         1.538       0.392      SLICE_X16Y141     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[10].srl_reg[4]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         1.538       0.392      SLICE_X16Y141     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[11].srl_reg[4]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         1.538       0.392      SLICE_X16Y134     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[12].srl_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X37Y124     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[0].srl_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X37Y124     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[13].srl_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X37Y124     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[5].srl_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X16Y143     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[15].srl_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X37Y124     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[6].srl_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X16Y116     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[3].g_1e48279e[1].u_0c9c8ab0/g_1b2af016.g_9ff84249[10].srl_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X16Y116     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[3].g_1e48279e[1].u_0c9c8ab0/g_1b2af016.g_9ff84249[8].srl_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X16Y143     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[3].u_0c9c8ab0/g_1b2af016.g_9ff84249[14].srl_reg[5]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X16Y143     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[3].u_0c9c8ab0/g_1b2af016.g_9ff84249[1].srl_reg[5]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X16Y143     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[3].u_0c9c8ab0/g_1b2af016.g_9ff84249[4].srl_reg[5]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X37Y124     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[0].srl_reg[4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X37Y124     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[0].srl_reg[4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X31Y126     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[10].srl_reg[4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X31Y126     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[10].srl_reg[4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X31Y126     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[11].srl_reg[4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X31Y126     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[11].srl_reg[4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X24Y127     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[12].srl_reg[4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X24Y127     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[12].srl_reg[4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X19Y143     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[0].srl_reg[4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         0.769       0.196      SLICE_X19Y143     design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[4].g_1e48279e[2].u_0c9c8ab0/g_1b2af016.g_9ff84249[0].srl_reg[4]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/u_dade59f7/s_a0ec964f_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/s_9930daf1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.191ns (7.022%)  route 2.529ns (92.978%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 7.613 - 3.077 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.204ns (routing 1.055ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.957ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.204     4.269    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/u_dade59f7/m_axi_dpu_aclk
    SLICE_X16Y32         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/u_dade59f7/s_a0ec964f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     4.367 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/u_dade59f7/s_a0ec964f_reg[2]/Q
                         net (fo=40, routed)          2.492     6.859    design_1_i/dpu_eu_0/inst/u_0d076f16/s_a0ec964f_reg[5][2]
    SLICE_X8Y61          MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.093     6.952 r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_9930daf1_reg[10]_i_1/O
                         net (fo=1, routed)           0.037     6.989    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/s_a0ec964f_reg[2][10]
    SLICE_X8Y61          FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/s_9930daf1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.954     7.613    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/m_axi_dpu_aclk
    SLICE_X8Y61          FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/s_9930daf1_reg[10]/C
                         clock pessimism             -0.415     7.198    
                         clock uncertainty           -0.057     7.141    
    SLICE_X8Y61          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.168    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/s_9930daf1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.168    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/u_dade59f7/s_a0ec964f_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/s_9930daf1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.196ns (7.251%)  route 2.507ns (92.749%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.543ns = ( 7.620 - 3.077 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.204ns (routing 1.055ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.961ns (routing 0.957ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.204     4.269    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/u_dade59f7/m_axi_dpu_aclk
    SLICE_X16Y32         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/u_dade59f7/s_a0ec964f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     4.367 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/u_dade59f7/s_a0ec964f_reg[2]/Q
                         net (fo=40, routed)          2.468     6.835    design_1_i/dpu_eu_0/inst/u_0d076f16/s_a0ec964f_reg[5][2]
    SLICE_X5Y72          MUXF7 (Prop_F7MUX_GH_SLICEM_S_O)
                                                      0.098     6.933 r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_9930daf1_reg[17]_i_1/O
                         net (fo=1, routed)           0.039     6.972    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/s_a0ec964f_reg[2][17]
    SLICE_X5Y72          FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/s_9930daf1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.961     7.620    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/m_axi_dpu_aclk
    SLICE_X5Y72          FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/s_9930daf1_reg[17]/C
                         clock pessimism             -0.415     7.205    
                         clock uncertainty           -0.057     7.148    
    SLICE_X5Y72          FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.175    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/s_9930daf1_reg[17]
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.099ns (3.690%)  route 2.584ns (96.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 7.716 - 3.077 ) 
    Source Clock Delay      (SCD):    4.274ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.055ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.957ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.209     4.274    design_1_i/dpu_eu_0/inst/m_axi_dpu_aclk
    SLICE_X13Y64         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     4.373 f  design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/Q
                         net (fo=159, routed)         2.584     6.957    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/g_696711ea.s_51fa43ea_repN_1_alias
    SLICE_X38Y40         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.057     7.716    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/m_axi_dpu_aclk
    SLICE_X38Y40         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[1]/C
                         clock pessimism             -0.415     7.301    
                         clock uncertainty           -0.057     7.244    
    SLICE_X38Y40         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072     7.172    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[1]
  -------------------------------------------------------------------
                         required time                          7.172    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.099ns (3.690%)  route 2.584ns (96.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 7.716 - 3.077 ) 
    Source Clock Delay      (SCD):    4.274ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.055ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.957ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.209     4.274    design_1_i/dpu_eu_0/inst/m_axi_dpu_aclk
    SLICE_X13Y64         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     4.373 f  design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/Q
                         net (fo=159, routed)         2.584     6.957    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/g_696711ea.s_51fa43ea_repN_1_alias
    SLICE_X38Y40         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.057     7.716    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/m_axi_dpu_aclk
    SLICE_X38Y40         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[2]/C
                         clock pessimism             -0.415     7.301    
                         clock uncertainty           -0.057     7.244    
    SLICE_X38Y40         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072     7.172    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[2]
  -------------------------------------------------------------------
                         required time                          7.172    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.099ns (3.690%)  route 2.584ns (96.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 7.716 - 3.077 ) 
    Source Clock Delay      (SCD):    4.274ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.055ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.957ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.209     4.274    design_1_i/dpu_eu_0/inst/m_axi_dpu_aclk
    SLICE_X13Y64         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     4.373 f  design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/Q
                         net (fo=159, routed)         2.584     6.957    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/g_696711ea.s_51fa43ea_repN_1_alias
    SLICE_X38Y40         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.057     7.716    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/m_axi_dpu_aclk
    SLICE_X38Y40         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[3]/C
                         clock pessimism             -0.415     7.301    
                         clock uncertainty           -0.057     7.244    
    SLICE_X38Y40         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072     7.172    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[3]
  -------------------------------------------------------------------
                         required time                          7.172    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.099ns (3.690%)  route 2.584ns (96.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 7.716 - 3.077 ) 
    Source Clock Delay      (SCD):    4.274ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.055ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.957ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.209     4.274    design_1_i/dpu_eu_0/inst/m_axi_dpu_aclk
    SLICE_X13Y64         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     4.373 f  design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/Q
                         net (fo=159, routed)         2.584     6.957    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/g_696711ea.s_51fa43ea_repN_1_alias
    SLICE_X38Y40         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.057     7.716    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/m_axi_dpu_aclk
    SLICE_X38Y40         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[4]/C
                         clock pessimism             -0.415     7.301    
                         clock uncertainty           -0.057     7.244    
    SLICE_X38Y40         FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072     7.172    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[4]
  -------------------------------------------------------------------
                         required time                          7.172    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.099ns (3.690%)  route 2.584ns (96.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 7.716 - 3.077 ) 
    Source Clock Delay      (SCD):    4.274ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.055ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.957ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.209     4.274    design_1_i/dpu_eu_0/inst/m_axi_dpu_aclk
    SLICE_X13Y64         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     4.373 f  design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/Q
                         net (fo=159, routed)         2.584     6.957    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/g_696711ea.s_51fa43ea_repN_1_alias
    SLICE_X38Y40         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.057     7.716    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/m_axi_dpu_aclk
    SLICE_X38Y40         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[6]/C
                         clock pessimism             -0.415     7.301    
                         clock uncertainty           -0.057     7.244    
    SLICE_X38Y40         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.072     7.172    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[6]
  -------------------------------------------------------------------
                         required time                          7.172    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.099ns (3.690%)  route 2.584ns (96.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 7.716 - 3.077 ) 
    Source Clock Delay      (SCD):    4.274ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.055ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.957ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.209     4.274    design_1_i/dpu_eu_0/inst/m_axi_dpu_aclk
    SLICE_X13Y64         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     4.373 f  design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/Q
                         net (fo=159, routed)         2.584     6.957    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/g_696711ea.s_51fa43ea_repN_1_alias
    SLICE_X38Y40         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.057     7.716    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/m_axi_dpu_aclk
    SLICE_X38Y40         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[7]/C
                         clock pessimism             -0.415     7.301    
                         clock uncertainty           -0.057     7.244    
    SLICE_X38Y40         FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.072     7.172    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[7]
  -------------------------------------------------------------------
                         required time                          7.172    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.099ns (3.690%)  route 2.584ns (96.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 7.716 - 3.077 ) 
    Source Clock Delay      (SCD):    4.274ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.209ns (routing 1.055ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.957ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.209     4.274    design_1_i/dpu_eu_0/inst/m_axi_dpu_aclk
    SLICE_X13Y64         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     4.373 f  design_1_i/dpu_eu_0/inst/g_696711ea.s_51fa43ea_reg_replica_1/Q
                         net (fo=159, routed)         2.584     6.957    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/g_696711ea.s_51fa43ea_repN_1_alias
    SLICE_X38Y40         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[8]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.057     7.716    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/m_axi_dpu_aclk
    SLICE_X38Y40         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[8]/C
                         clock pessimism             -0.415     7.301    
                         clock uncertainty           -0.057     7.244    
    SLICE_X38Y40         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.072     7.172    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_93f27f3d/s_a6d4f71d_reg[8]
  -------------------------------------------------------------------
                         required time                          7.172    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/u_dade59f7/s_a0ec964f_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/s_9930daf1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.191ns (7.159%)  route 2.477ns (92.841%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.537ns = ( 7.614 - 3.077 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    -0.415ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.204ns (routing 1.055ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.957ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.204     4.269    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/u_dade59f7/m_axi_dpu_aclk
    SLICE_X16Y32         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/u_dade59f7/s_a0ec964f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     4.367 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/u_dade59f7/s_a0ec964f_reg[2]/Q
                         net (fo=40, routed)          2.440     6.807    design_1_i/dpu_eu_0/inst/u_0d076f16/s_a0ec964f_reg[5][2]
    SLICE_X6Y62          MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.093     6.900 r  design_1_i/dpu_eu_0/inst/u_0d076f16/s_9930daf1_reg[9]_i_1/O
                         net (fo=1, routed)           0.037     6.937    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/s_a0ec964f_reg[2][9]
    SLICE_X6Y62          FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/s_9930daf1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.955     7.614    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/m_axi_dpu_aclk
    SLICE_X6Y62          FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/s_9930daf1_reg[9]/C
                         clock pessimism             -0.415     7.199    
                         clock uncertainty           -0.057     7.142    
    SLICE_X6Y62          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.169    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_4ab8d272/s_9930daf1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  0.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[1].s_5ed19628_reg[370]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[1].s_5ed19628_reg[242]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.072ns (39.560%)  route 0.110ns (60.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Net Delay (Source):      1.965ns (routing 0.957ns, distribution 1.008ns)
  Clock Net Delay (Destination): 2.234ns (routing 1.055ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.451    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.582 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.965     4.547    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/m_axi_dpu_aclk
    SLICE_X2Y106         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[1].s_5ed19628_reg[370]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     4.619 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[1].s_5ed19628_reg[370]/Q
                         net (fo=1, routed)           0.110     4.729    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[1].s_5ed19628[370]
    SLICE_X3Y106         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[1].s_5ed19628_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.234     4.299    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/m_axi_dpu_aclk
    SLICE_X3Y106         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[1].s_5ed19628_reg[242]/C
                         clock pessimism              0.367     4.666    
    SLICE_X3Y106         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     4.719    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[1].s_5ed19628_reg[242]
  -------------------------------------------------------------------
                         required time                         -4.719    
                         arrival time                           4.729    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[1].u_b065b1a9/g_b580ff27.s_28f084e0_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[1].s_5ed19628_reg[306]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.071ns (37.968%)  route 0.116ns (62.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    4.524ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Net Delay (Source):      1.942ns (routing 0.957ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.216ns (routing 1.055ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.451    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.582 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.942     4.524    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[1].u_b065b1a9/m_axi_dpu_aclk
    SLICE_X0Y93          FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[1].u_b065b1a9/g_b580ff27.s_28f084e0_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     4.595 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[1].u_b065b1a9/g_b580ff27.s_28f084e0_reg[50]/Q
                         net (fo=1, routed)           0.116     4.711    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[1].u_b065b1a9_n_148
    SLICE_X2Y91          FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[1].s_5ed19628_reg[306]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.216     4.281    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/m_axi_dpu_aclk
    SLICE_X2Y91          FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[1].s_5ed19628_reg[306]/C
                         clock pessimism              0.367     4.648    
    SLICE_X2Y91          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     4.701    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[1].s_5ed19628_reg[306]
  -------------------------------------------------------------------
                         required time                         -4.701    
                         arrival time                           4.711    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[0].m_f98264eb/g_860f6aa5.s_09ea68ae_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[0].u_21173524/g_1686cfe4.u_95460fd7/u_ed422a65/s_fbce4cc7_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.070ns (30.702%)  route 0.158ns (69.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.284ns
    Source Clock Delay      (SCD):    4.512ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      1.930ns (routing 0.957ns, distribution 0.973ns)
  Clock Net Delay (Destination): 2.219ns (routing 1.055ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.451    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.582 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.930     4.512    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[0].m_f98264eb/m_axi_dpu_aclk
    SLICE_X17Y77         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[0].m_f98264eb/g_860f6aa5.s_09ea68ae_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y77         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     4.582 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[0].m_f98264eb/g_860f6aa5.s_09ea68ae_reg[0]/Q
                         net (fo=1, routed)           0.158     4.740    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[0].u_21173524/g_1686cfe4.u_95460fd7/u_ed422a65/s_fbce4cc7_reg_0_63_0_2/DIA
    SLICE_X19Y77         RAMD64E                                      r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[0].u_21173524/g_1686cfe4.u_95460fd7/u_ed422a65/s_fbce4cc7_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.219     4.284    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[0].u_21173524/g_1686cfe4.u_95460fd7/u_ed422a65/s_fbce4cc7_reg_0_63_0_2/WCLK
    SLICE_X19Y77         RAMD64E                                      r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[0].u_21173524/g_1686cfe4.u_95460fd7/u_ed422a65/s_fbce4cc7_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.366     4.650    
    SLICE_X19Y77         RAMD64E (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.079     4.729    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_91fedcf3/m_5a4de3b4/g_93e48e0f.u_2e5bedee/g_89fa25a3[0].u_21173524/g_1686cfe4.u_95460fd7/u_ed422a65/s_fbce4cc7_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -4.729    
                         arrival time                           4.740    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_6dbba858/g_33e9839e[1].s_d6db1541_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/u_81056507/g_bfdb3999[1].u_92ed84ed/s_fbce4cc7_reg_bram_0/DINADIN[21]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.070ns (30.568%)  route 0.159ns (69.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.446ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Net Delay (Source):      1.975ns (routing 0.957ns, distribution 1.018ns)
  Clock Net Delay (Destination): 2.381ns (routing 1.055ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.451    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.582 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.975     4.557    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_6dbba858/m_axi_dpu_aclk
    SLICE_X29Y75         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_6dbba858/g_33e9839e[1].s_d6db1541_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.070     4.627 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_6dbba858/g_33e9839e[1].s_d6db1541_reg[21]/Q
                         net (fo=2, routed)           0.159     4.786    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/u_81056507/g_bfdb3999[1].u_92ed84ed/s_25579c62[21]
    RAMB36_X3Y14         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/u_81056507/g_bfdb3999[1].u_92ed84ed/s_fbce4cc7_reg_bram_0/DINADIN[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.381     4.446    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/u_81056507/g_bfdb3999[1].u_92ed84ed/m_axi_dpu_aclk
    RAMB36_X3Y14         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/u_81056507/g_bfdb3999[1].u_92ed84ed/s_fbce4cc7_reg_bram_0/CLKARDCLK
                         clock pessimism              0.358     4.804    
    RAMB36_X3Y14         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[21])
                                                     -0.029     4.775    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/u_81056507/g_bfdb3999[1].u_92ed84ed/s_fbce4cc7_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -4.775    
                         arrival time                           4.786    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_6dbba858/g_efcde2c3[1].u_c1d3d07d/g_8e90fff9.u_33a0409c/g_27ef74e2.s_5bc747a0_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_6dbba858/g_efcde2c3[1].u_c1d3d07d/g_4fb6cbd8[0].s_75a13014_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.073ns (39.674%)  route 0.111ns (60.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.251ns
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      1.917ns (routing 0.957ns, distribution 0.960ns)
  Clock Net Delay (Destination): 2.186ns (routing 1.055ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.451    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.582 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.917     4.499    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_6dbba858/g_efcde2c3[1].u_c1d3d07d/g_8e90fff9.u_33a0409c/m_axi_dpu_aclk
    SLICE_X21Y72         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_6dbba858/g_efcde2c3[1].u_c1d3d07d/g_8e90fff9.u_33a0409c/g_27ef74e2.s_5bc747a0_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y72         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     4.572 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_6dbba858/g_efcde2c3[1].u_c1d3d07d/g_8e90fff9.u_33a0409c/g_27ef74e2.s_5bc747a0_reg[36]/Q
                         net (fo=1, routed)           0.111     4.683    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_6dbba858/g_efcde2c3[1].u_c1d3d07d/g_8e90fff9.u_33a0409c_n_73
    SLICE_X24Y72         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_6dbba858/g_efcde2c3[1].u_c1d3d07d/g_4fb6cbd8[0].s_75a13014_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.186     4.251    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_6dbba858/g_efcde2c3[1].u_c1d3d07d/m_axi_dpu_aclk
    SLICE_X24Y72         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_6dbba858/g_efcde2c3[1].u_c1d3d07d/g_4fb6cbd8[0].s_75a13014_reg[0][36]/C
                         clock pessimism              0.366     4.617    
    SLICE_X24Y72         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.055     4.672    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_6dbba858/g_efcde2c3[1].u_c1d3d07d/g_4fb6cbd8[0].s_75a13014_reg[0][36]
  -------------------------------------------------------------------
                         required time                         -4.672    
                         arrival time                           4.683    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_3b2961b0/g_33e9839e[5].s_d6db1541_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/u_892baf17/g_bfdb3999[5].u_92ed84ed/s_fbce4cc7_reg_bram_2/DINADIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.073ns (29.436%)  route 0.175ns (70.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.495ns
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Net Delay (Source):      2.001ns (routing 0.957ns, distribution 1.044ns)
  Clock Net Delay (Destination): 2.430ns (routing 1.055ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.451    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.582 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.001     4.583    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_3b2961b0/m_axi_dpu_aclk
    SLICE_X32Y120        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_3b2961b0/g_33e9839e[5].s_d6db1541_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     4.656 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_3b2961b0/g_33e9839e[5].s_d6db1541_reg[46]/Q
                         net (fo=2, routed)           0.175     4.831    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/u_892baf17/g_bfdb3999[5].u_92ed84ed/s_5da652e0[46]
    RAMB36_X3Y24         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/u_892baf17/g_bfdb3999[5].u_92ed84ed/s_fbce4cc7_reg_bram_2/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.430     4.495    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/u_892baf17/g_bfdb3999[5].u_92ed84ed/m_axi_dpu_aclk
    RAMB36_X3Y24         RAMB36E2                                     r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/u_892baf17/g_bfdb3999[5].u_92ed84ed/s_fbce4cc7_reg_bram_2/CLKARDCLK
                         clock pessimism              0.354     4.849    
    RAMB36_X3Y24         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[10])
                                                     -0.029     4.820    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/u_892baf17/g_bfdb3999[5].u_92ed84ed/s_fbce4cc7_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -4.820    
                         arrival time                           4.831    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_377327d6/u_25af8faa/s_ec5e4c21_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_9bc28cc3/g_f223aaad[7].s_a5943fbb_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.069ns (36.898%)  route 0.118ns (63.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.437ns
    Source Clock Delay      (SCD):    4.674ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Net Delay (Source):      2.092ns (routing 0.957ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.372ns (routing 1.055ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.451    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.582 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.092     4.674    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_377327d6/u_25af8faa/m_axi_dpu_aclk
    SLICE_X43Y50         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_377327d6/u_25af8faa/s_ec5e4c21_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     4.743 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_377327d6/u_25af8faa/s_ec5e4c21_reg[63]/Q
                         net (fo=3, routed)           0.118     4.861    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_9bc28cc3/s_ec5e4c21_reg[95][63]
    SLICE_X45Y48         FDSE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_9bc28cc3/g_f223aaad[7].s_a5943fbb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.372     4.437    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_9bc28cc3/m_axi_dpu_aclk
    SLICE_X45Y48         FDSE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_9bc28cc3/g_f223aaad[7].s_a5943fbb_reg[7]/C
                         clock pessimism              0.358     4.795    
    SLICE_X45Y48         FDSE (Hold_HFF2_SLICEM_C_D)
                                                      0.055     4.850    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_9bc28cc3/g_f223aaad[7].s_a5943fbb_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.850    
                         arrival time                           4.861    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_9bc28cc3/g_f223aaad[3].s_a5943fbb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_9bc28cc3/s_752449d6_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.072ns (38.710%)  route 0.114ns (61.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Net Delay (Source):      2.089ns (routing 0.957ns, distribution 1.132ns)
  Clock Net Delay (Destination): 2.370ns (routing 1.055ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.451    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.582 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.089     4.671    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_9bc28cc3/m_axi_dpu_aclk
    SLICE_X45Y49         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_9bc28cc3/g_f223aaad[3].s_a5943fbb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     4.743 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_9bc28cc3/g_f223aaad[3].s_a5943fbb_reg[5]/Q
                         net (fo=3, routed)           0.114     4.857    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_9bc28cc3/D[29]
    SLICE_X44Y49         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_9bc28cc3/s_752449d6_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.370     4.435    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_9bc28cc3/m_axi_dpu_aclk
    SLICE_X44Y49         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_9bc28cc3/s_752449d6_reg[29]/C
                         clock pessimism              0.358     4.793    
    SLICE_X44Y49         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.053     4.846    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_a592b6ed/u_58e8dba8/u_9bc28cc3/s_752449d6_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.846    
                         arrival time                           4.857    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_e4a2298b/s_d84bf571_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_eb555b93/u_35f1e6ca/u_ed422a65/s_fbce4cc7_reg_0_31_36_41/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.072ns (33.962%)  route 0.140ns (66.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Net Delay (Source):      1.936ns (routing 0.957ns, distribution 0.979ns)
  Clock Net Delay (Destination): 2.212ns (routing 1.055ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.451    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.582 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.936     4.518    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_e4a2298b/m_axi_dpu_aclk
    SLICE_X23Y51         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_e4a2298b/s_d84bf571_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.072     4.590 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_e4a2298b/s_d84bf571_reg[90]/Q
                         net (fo=1, routed)           0.140     4.730    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_eb555b93/u_35f1e6ca/u_ed422a65/s_fbce4cc7_reg_0_31_36_41/DID0
    SLICE_X24Y52         RAMD32                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_eb555b93/u_35f1e6ca/u_ed422a65/s_fbce4cc7_reg_0_31_36_41/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.212     4.277    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_eb555b93/u_35f1e6ca/u_ed422a65/s_fbce4cc7_reg_0_31_36_41/WCLK
    SLICE_X24Y52         RAMD32                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_eb555b93/u_35f1e6ca/u_ed422a65/s_fbce4cc7_reg_0_31_36_41/RAMD/CLK
                         clock pessimism              0.362     4.639    
    SLICE_X24Y52         RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.080     4.719    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_eb555b93/u_35f1e6ca/u_ed422a65/s_fbce4cc7_reg_0_31_36_41/RAMD
  -------------------------------------------------------------------
                         required time                         -4.719    
                         arrival time                           4.730    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_e4a2298b/s_d84bf571_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_eb555b93/u_35f1e6ca/u_ed422a65/s_fbce4cc7_reg_0_31_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.072ns (33.488%)  route 0.143ns (66.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Net Delay (Source):      1.934ns (routing 0.957ns, distribution 0.977ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.055ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.451    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.582 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.934     4.516    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_e4a2298b/m_axi_dpu_aclk
    SLICE_X23Y47         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_e4a2298b/s_d84bf571_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     4.588 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_e4a2298b/s_d84bf571_reg[72]/Q
                         net (fo=1, routed)           0.143     4.731    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_eb555b93/u_35f1e6ca/u_ed422a65/s_fbce4cc7_reg_0_31_30_35/DIB0
    SLICE_X24Y50         RAMD32                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_eb555b93/u_35f1e6ca/u_ed422a65/s_fbce4cc7_reg_0_31_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.211     4.276    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_eb555b93/u_35f1e6ca/u_ed422a65/s_fbce4cc7_reg_0_31_30_35/WCLK
    SLICE_X24Y50         RAMD32                                       r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_eb555b93/u_35f1e6ca/u_ed422a65/s_fbce4cc7_reg_0_31_30_35/RAMB/CLK
                         clock pessimism              0.362     4.638    
    SLICE_X24Y50         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     4.720    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ffc84c97/u_d6e7dcb3/u_eb555b93/u_35f1e6ca/u_ed422a65/s_fbce4cc7_reg_0_31_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -4.720    
                         arrival time                           4.731    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         3.077       0.074      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         3.077       0.074      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.003         3.077       0.074      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.003         3.077       0.074      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP4RCLK     n/a            3.003         3.077       0.074      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Min Period        n/a     PS8/SAXIGP4WCLK     n/a            3.003         3.077       0.074      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.077       1.338      RAMB36_X3Y16  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/u_81056507/g_bfdb3999[0].u_92ed84ed/s_fbce4cc7_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.077       1.338      RAMB36_X3Y17  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/u_81056507/g_bfdb3999[0].u_92ed84ed/s_fbce4cc7_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.077       1.338      RAMB36_X4Y10  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/u_81056507/g_bfdb3999[0].u_92ed84ed/s_fbce4cc7_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.077       1.338      RAMB36_X4Y11  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/u_81056507/g_bfdb3999[0].u_92ed84ed/s_fbce4cc7_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP4RCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Low Pulse Width   Fast    PS8/SAXIGP4WCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4WCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP4RCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
High Pulse Width  Fast    PS8/SAXIGP4RCLK     n/a            1.502         1.538       0.036      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[868]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[0].g_2f6ddd52[9].s_7709531a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.099ns (4.827%)  route 1.952ns (95.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 6.238 - 1.538 ) 
    Source Clock Delay      (SCD):    4.375ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.310ns (routing 1.055ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.976ns, distribution 1.147ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.310     4.375    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/m_axi_dpu_aclk
    SLICE_X33Y121        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[868]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     4.474 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[868]/Q
                         net (fo=1, routed)           1.952     6.426    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_2af8eda6[868]
    SLICE_X39Y121        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[0].g_2f6ddd52[9].s_7709531a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.523    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.654 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.123     7.777    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X39Y121        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[0].g_2f6ddd52[9].s_7709531a_reg[4]/C
                         clock pessimism             -0.566     7.211    
                         clock uncertainty           -0.177     7.034    
    SLICE_X39Y121        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.061    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[0].g_2f6ddd52[9].s_7709531a_reg[4]
  -------------------------------------------------------------------
                         required time                          7.061    
                         arrival time                          -6.426    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[769]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[0].g_2f6ddd52[8].s_7709531a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.099ns (5.077%)  route 1.851ns (94.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 6.022 - 1.538 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.153ns (routing 1.055ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.976ns, distribution 0.931ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.153     4.218    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/m_axi_dpu_aclk
    SLICE_X18Y96         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[769]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y96         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     4.317 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[769]/Q
                         net (fo=1, routed)           1.851     6.168    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_2af8eda6[769]
    SLICE_X18Y94         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[0].g_2f6ddd52[8].s_7709531a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.523    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.654 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.907     7.561    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X18Y94         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[0].g_2f6ddd52[8].s_7709531a_reg[1]/C
                         clock pessimism             -0.566     6.995    
                         clock uncertainty           -0.177     6.818    
    SLICE_X18Y94         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     6.845    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[0].g_2f6ddd52[8].s_7709531a_reg[1]
  -------------------------------------------------------------------
                         required time                          6.845    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[672]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[0].g_2f6ddd52[7].s_7709531a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.098ns (5.155%)  route 1.803ns (94.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.652ns = ( 6.190 - 1.538 ) 
    Source Clock Delay      (SCD):    4.361ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.296ns (routing 1.055ns, distribution 1.241ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.976ns, distribution 1.099ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.296     4.361    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/m_axi_dpu_aclk
    SLICE_X39Y105        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[672]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     4.459 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[672]/Q
                         net (fo=1, routed)           1.803     6.262    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_2af8eda6[672]
    SLICE_X41Y107        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[0].g_2f6ddd52[7].s_7709531a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.523    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.654 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.075     7.729    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X41Y107        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[0].g_2f6ddd52[7].s_7709531a_reg[0]/C
                         clock pessimism             -0.566     7.163    
                         clock uncertainty           -0.177     6.986    
    SLICE_X41Y107        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.013    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[0].g_2f6ddd52[7].s_7709531a_reg[0]
  -------------------------------------------------------------------
                         required time                          7.013    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[892]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[3].g_2f6ddd52[9].s_7709531a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.096ns (5.145%)  route 1.770ns (94.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.631ns = ( 6.169 - 1.538 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.300ns (routing 1.055ns, distribution 1.245ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.976ns, distribution 1.078ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.300     4.365    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/m_axi_dpu_aclk
    SLICE_X34Y125        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[892]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y125        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     4.461 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[892]/Q
                         net (fo=1, routed)           1.770     6.231    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_2af8eda6[892]
    SLICE_X34Y125        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[3].g_2f6ddd52[9].s_7709531a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.523    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.654 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.054     7.708    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X34Y125        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[3].g_2f6ddd52[9].s_7709531a_reg[4]/C
                         clock pessimism             -0.566     7.142    
                         clock uncertainty           -0.177     6.965    
    SLICE_X34Y125        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     6.992    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[3].g_2f6ddd52[9].s_7709531a_reg[4]
  -------------------------------------------------------------------
                         required time                          6.992    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[756]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[7].s_7709531a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.098ns (5.246%)  route 1.770ns (94.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 6.146 - 1.538 ) 
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.258ns (routing 1.055ns, distribution 1.203ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.976ns, distribution 1.055ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.258     4.323    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/m_axi_dpu_aclk
    SLICE_X33Y142        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[756]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y142        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     4.421 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[756]/Q
                         net (fo=1, routed)           1.770     6.191    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_2af8eda6[756]
    SLICE_X33Y142        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[7].s_7709531a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.523    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.654 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.031     7.685    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X33Y142        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[7].s_7709531a_reg[4]/C
                         clock pessimism             -0.566     7.119    
                         clock uncertainty           -0.177     6.942    
    SLICE_X33Y142        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     6.969    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[7].s_7709531a_reg[4]
  -------------------------------------------------------------------
                         required time                          6.969    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[693]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[2].g_2f6ddd52[7].s_7709531a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.099ns (5.378%)  route 1.742ns (94.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 6.167 - 1.538 ) 
    Source Clock Delay      (SCD):    4.356ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.291ns (routing 1.055ns, distribution 1.236ns)
  Clock Net Delay (Destination): 2.052ns (routing 0.976ns, distribution 1.076ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.291     4.356    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/m_axi_dpu_aclk
    SLICE_X38Y105        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[693]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     4.455 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[693]/Q
                         net (fo=1, routed)           1.742     6.197    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_2af8eda6[693]
    SLICE_X38Y105        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[2].g_2f6ddd52[7].s_7709531a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.523    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.654 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.052     7.706    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X38Y105        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[2].g_2f6ddd52[7].s_7709531a_reg[5]/C
                         clock pessimism             -0.566     7.140    
                         clock uncertainty           -0.177     6.963    
    SLICE_X38Y105        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     6.990    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[2].g_2f6ddd52[7].s_7709531a_reg[5]
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_2b444bb6/u_61394eb2/u_88245b55/g_7a8d11c0[3].g_c388931b[0].g_3b71f440[3].s_6f8c9e54_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[3].g_ad89c331[3].s_bed04011_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.096ns (5.161%)  route 1.764ns (94.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 6.098 - 1.538 ) 
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.200ns (routing 1.055ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.983ns (routing 0.976ns, distribution 1.007ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.200     4.265    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_2b444bb6/u_61394eb2/u_88245b55/m_axi_dpu_aclk
    SLICE_X32Y94         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_2b444bb6/u_61394eb2/u_88245b55/g_7a8d11c0[3].g_c388931b[0].g_3b71f440[3].s_6f8c9e54_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     4.361 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_2b444bb6/u_61394eb2/u_88245b55/g_7a8d11c0[3].g_c388931b[0].g_3b71f440[3].s_6f8c9e54_reg[5]/Q
                         net (fo=1, routed)           1.764     6.125    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_f983e14b[317]
    SLICE_X32Y100        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[3].g_ad89c331[3].s_bed04011_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.523    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.654 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.983     7.637    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X32Y100        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[3].g_ad89c331[3].s_bed04011_reg[5]/C
                         clock pessimism             -0.566     7.071    
                         clock uncertainty           -0.177     6.894    
    SLICE_X32Y100        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.921    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[3].g_ad89c331[3].s_bed04011_reg[5]
  -------------------------------------------------------------------
                         required time                          6.921    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[493]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[1].g_2f6ddd52[5].s_7709531a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.095ns (5.174%)  route 1.741ns (94.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns = ( 6.134 - 1.538 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.251ns (routing 1.055ns, distribution 1.196ns)
  Clock Net Delay (Destination): 2.019ns (routing 0.976ns, distribution 1.043ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.251     4.316    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/m_axi_dpu_aclk
    SLICE_X37Y107        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[493]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.411 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[493]/Q
                         net (fo=1, routed)           1.741     6.152    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_2af8eda6[493]
    SLICE_X37Y107        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[1].g_2f6ddd52[5].s_7709531a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.523    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.654 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.019     7.673    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X37Y107        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[1].g_2f6ddd52[5].s_7709531a_reg[5]/C
                         clock pessimism             -0.566     7.107    
                         clock uncertainty           -0.177     6.930    
    SLICE_X37Y107        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     6.957    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[1].g_2f6ddd52[5].s_7709531a_reg[5]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -6.152    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[621]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[5].g_2f6ddd52[6].s_7709531a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.097ns (5.162%)  route 1.782ns (94.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 6.186 - 1.538 ) 
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.252ns (routing 1.055ns, distribution 1.197ns)
  Clock Net Delay (Destination): 2.071ns (routing 0.976ns, distribution 1.095ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.252     4.317    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/m_axi_dpu_aclk
    SLICE_X34Y111        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[621]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y111        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     4.414 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[621]/Q
                         net (fo=1, routed)           1.782     6.196    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_2af8eda6[621]
    SLICE_X39Y117        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[5].g_2f6ddd52[6].s_7709531a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.523    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.654 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.071     7.725    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X39Y117        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[5].g_2f6ddd52[6].s_7709531a_reg[5]/C
                         clock pessimism             -0.566     7.159    
                         clock uncertainty           -0.177     6.982    
    SLICE_X39Y117        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.009    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[5].g_2f6ddd52[6].s_7709531a_reg[5]
  -------------------------------------------------------------------
                         required time                          7.009    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[659]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[6].s_7709531a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.077ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.095ns (5.243%)  route 1.717ns (94.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 6.165 - 1.538 ) 
    Source Clock Delay      (SCD):    4.361ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.296ns (routing 1.055ns, distribution 1.241ns)
  Clock Net Delay (Destination): 2.050ns (routing 0.976ns, distribution 1.074ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.914    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.065 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.296     4.361    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/m_axi_dpu_aclk
    SLICE_X34Y133        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[659]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y133        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     4.456 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[659]/Q
                         net (fo=1, routed)           1.717     6.173    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_2af8eda6[659]
    SLICE_X34Y133        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[6].s_7709531a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.523    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.654 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.050     7.704    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X34Y133        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[6].s_7709531a_reg[3]/C
                         clock pessimism             -0.566     7.138    
                         clock uncertainty           -0.177     6.961    
    SLICE_X34Y133        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     6.988    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[6].s_7709531a_reg[3]
  -------------------------------------------------------------------
                         required time                          6.988    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  0.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_2b444bb6/u_61394eb2/u_88245b55/g_7a8d11c0[2].g_c388931b[0].g_3b71f440[1].s_6f8c9e54_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[2].g_ad89c331[1].s_bed04011_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.070ns (10.606%)  route 0.590ns (89.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.375ns
    Source Clock Delay      (SCD):    4.558ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.976ns (routing 0.957ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.316ns (routing 1.073ns, distribution 1.243ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.451    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.582 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.976     4.558    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_2b444bb6/u_61394eb2/u_88245b55/m_axi_dpu_aclk
    SLICE_X36Y92         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_2b444bb6/u_61394eb2/u_88245b55/g_7a8d11c0[2].g_c388931b[0].g_3b71f440[1].s_6f8c9e54_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     4.628 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_2b444bb6/u_61394eb2/u_88245b55/g_7a8d11c0[2].g_c388931b[0].g_3b71f440[1].s_6f8c9e54_reg[2]/Q
                         net (fo=1, routed)           0.590     5.218    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_f983e14b[114]
    SLICE_X39Y95         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[2].g_ad89c331[1].s_bed04011_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.316     4.375    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X39Y95         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[2].g_ad89c331[1].s_bed04011_reg[2]/C
                         clock pessimism              0.566     4.941    
                         clock uncertainty            0.177     5.118    
    SLICE_X39Y95         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.055     5.173    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[2].g_ad89c331[1].s_bed04011_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.173    
                         arrival time                           5.218    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[616]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[5].g_2f6ddd52[6].s_7709531a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.039ns (7.677%)  route 0.469ns (92.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.132ns (routing 0.537ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.607ns, distribution 0.720ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.277    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.132     2.498    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/m_axi_dpu_aclk
    SLICE_X34Y102        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[616]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.537 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[616]/Q
                         net (fo=1, routed)           0.469     3.006    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_2af8eda6[616]
    SLICE_X39Y117        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[5].g_2f6ddd52[6].s_7709531a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.975 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.327     2.302    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X39Y117        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[5].g_2f6ddd52[6].s_7709531a_reg[0]/C
                         clock pessimism              0.418     2.720    
                         clock uncertainty            0.177     2.897    
    SLICE_X39Y117        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.943    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[5].g_2f6ddd52[6].s_7709531a_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[1].g_2f6ddd52[0].s_7709531a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.039ns (9.630%)  route 0.366ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.147ns (routing 0.537ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.607ns, distribution 0.631ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.277    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.147     2.513    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/m_axi_dpu_aclk
    SLICE_X13Y138        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.552 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[9]/Q
                         net (fo=1, routed)           0.366     2.918    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_2af8eda6[9]
    SLICE_X20Y113        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[1].g_2f6ddd52[0].s_7709531a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.975 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.238     2.213    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X20Y113        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[1].g_2f6ddd52[0].s_7709531a_reg[1]/C
                         clock pessimism              0.418     2.631    
                         clock uncertainty            0.177     2.808    
    SLICE_X20Y113        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.854    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[1].g_2f6ddd52[0].s_7709531a_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.854    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_2b444bb6/u_61394eb2/u_88245b55/g_7a8d11c0[4].g_c388931b[0].g_3b71f440[2].s_6f8c9e54_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[4].g_ad89c331[2].s_bed04011_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.039ns (8.298%)  route 0.431ns (91.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.123ns (routing 0.537ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.607ns, distribution 0.670ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.277    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.123     2.489    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_2b444bb6/u_61394eb2/u_88245b55/m_axi_dpu_aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_2b444bb6/u_61394eb2/u_88245b55/g_7a8d11c0[4].g_c388931b[0].g_3b71f440[2].s_6f8c9e54_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.528 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_2b444bb6/u_61394eb2/u_88245b55/g_7a8d11c0[4].g_c388931b[0].g_3b71f440[2].s_6f8c9e54_reg[1]/Q
                         net (fo=1, routed)           0.431     2.959    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_f983e14b[225]
    SLICE_X31Y115        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[4].g_ad89c331[2].s_bed04011_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.975 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.277     2.252    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X31Y115        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[4].g_ad89c331[2].s_bed04011_reg[1]/C
                         clock pessimism              0.418     2.670    
                         clock uncertainty            0.177     2.847    
    SLICE_X31Y115        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.894    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[4].g_ad89c331[2].s_bed04011_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_2b444bb6/u_61394eb2/u_88245b55/g_7a8d11c0[10].g_c388931b[0].g_3b71f440[0].s_6f8c9e54_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_ad89c331[0].s_bed04011_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.040ns (7.968%)  route 0.462ns (92.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.088ns (routing 0.537ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.607ns, distribution 0.666ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.277    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.088     2.454    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_2b444bb6/u_61394eb2/u_88245b55/m_axi_dpu_aclk
    SLICE_X27Y108        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_2b444bb6/u_61394eb2/u_88245b55/g_7a8d11c0[10].g_c388931b[0].g_3b71f440[0].s_6f8c9e54_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y108        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.494 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_2b444bb6/u_61394eb2/u_88245b55/g_7a8d11c0[10].g_c388931b[0].g_3b71f440[0].s_6f8c9e54_reg[7]/Q
                         net (fo=1, routed)           0.462     2.956    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_f983e14b[87]
    SLICE_X28Y124        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_ad89c331[0].s_bed04011_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.975 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.273     2.248    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X28Y124        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_ad89c331[0].s_bed04011_reg[7]/C
                         clock pessimism              0.418     2.666    
                         clock uncertainty            0.177     2.843    
    SLICE_X28Y124        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.890    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_ad89c331[0].s_bed04011_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[995]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[4].g_2f6ddd52[10].s_7709531a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.040ns (8.909%)  route 0.409ns (91.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.109ns (routing 0.537ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.607ns, distribution 0.634ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.277    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.109     2.475    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/m_axi_dpu_aclk
    SLICE_X13Y99         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[995]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.515 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[995]/Q
                         net (fo=1, routed)           0.409     2.924    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_2af8eda6[995]
    SLICE_X15Y112        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[4].g_2f6ddd52[10].s_7709531a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.975 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.241     2.216    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X15Y112        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[4].g_2f6ddd52[10].s_7709531a_reg[3]/C
                         clock pessimism              0.418     2.634    
                         clock uncertainty            0.177     2.811    
    SLICE_X15Y112        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.858    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[4].g_2f6ddd52[10].s_7709531a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[464]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[4].s_7709531a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.070ns (10.903%)  route 0.572ns (89.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.376ns
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.014ns (routing 0.957ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.317ns (routing 1.073ns, distribution 1.244ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     1.574    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     2.218 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     2.451    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     2.582 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.014     4.596    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/m_axi_dpu_aclk
    SLICE_X35Y138        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[464]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y138        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     4.666 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[464]/Q
                         net (fo=1, routed)           0.572     5.238    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_2af8eda6[464]
    SLICE_X35Y138        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[4].s_7709531a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.317     4.376    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X35Y138        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[4].s_7709531a_reg[0]/C
                         clock pessimism              0.566     4.942    
                         clock uncertainty            0.177     5.119    
    SLICE_X35Y138        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     5.172    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[10].g_2f6ddd52[4].s_7709531a_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.172    
                         arrival time                           5.238    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[213]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[2].g_2f6ddd52[2].s_7709531a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.040ns (8.439%)  route 0.434ns (91.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.191ns (routing 0.537ns, distribution 0.654ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.607ns, distribution 0.741ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.277    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.191     2.557    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/m_axi_dpu_aclk
    SLICE_X38Y126        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[213]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y126        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.597 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[213]/Q
                         net (fo=1, routed)           0.434     3.031    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_2af8eda6[213]
    SLICE_X38Y126        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[2].g_2f6ddd52[2].s_7709531a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.975 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.348     2.323    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X38Y126        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[2].g_2f6ddd52[2].s_7709531a_reg[5]/C
                         clock pessimism              0.418     2.741    
                         clock uncertainty            0.177     2.918    
    SLICE_X38Y126        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.964    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[2].g_2f6ddd52[2].s_7709531a_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[594]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[2].g_2f6ddd52[6].s_7709531a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.040ns (8.081%)  route 0.455ns (91.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.137ns (routing 0.537ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.607ns, distribution 0.708ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.277    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.137     2.503    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/m_axi_dpu_aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[594]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.543 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[594]/Q
                         net (fo=1, routed)           0.455     2.998    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_2af8eda6[594]
    SLICE_X38Y98         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[2].g_2f6ddd52[6].s_7709531a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.975 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.315     2.290    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X38Y98         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[2].g_2f6ddd52[6].s_7709531a_reg[2]/C
                         clock pessimism              0.418     2.708    
                         clock uncertainty            0.177     2.885    
    SLICE_X38Y98         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.931    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[2].g_2f6ddd52[6].s_7709531a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[628]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[6].g_2f6ddd52[6].s_7709531a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.040ns (7.984%)  route 0.461ns (92.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.142ns (routing 0.537ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.607ns, distribution 0.718ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.277    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.142     2.508    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/m_axi_dpu_aclk
    SLICE_X37Y106        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[628]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.548 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_ce942273/u_be63c9d3/s_ab3b3e01_reg[628]/Q
                         net (fo=1, routed)           0.461     3.009    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/s_2af8eda6[628]
    SLICE_X38Y109        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[6].g_2f6ddd52[6].s_7709531a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.875    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.975 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.325     2.300    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/dpu_2x_clk
    SLICE_X38Y109        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[6].g_2f6ddd52[6].s_7709531a_reg[4]/C
                         clock pessimism              0.418     2.718    
                         clock uncertainty            0.177     2.895    
    SLICE_X38Y109        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.941    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_49bb63a0[6].g_2f6ddd52[6].s_7709531a_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.492ns (21.617%)  route 1.784ns (78.383%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 7.625 - 3.077 ) 
    Source Clock Delay      (SCD):    4.313ns = ( 5.851 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.254ns (routing 1.073ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.957ns, distribution 1.009ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.254     4.313    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/dpu_2x_clk
    SLICE_X9Y156         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.408 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/Q
                         net (fo=2, routed)           1.686     6.094    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg_n_0_[17]
    SLICE_X15Y165        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     6.133 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3[7]_i_2/O
                         net (fo=1, routed)           0.011     6.144    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3[7]_i_2_n_0
    SLICE_X15Y165        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     6.382 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.410    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[7]_i_1_n_0
    SLICE_X15Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.433 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.461    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]_i_1_n_0
    SLICE_X15Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     6.558 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.031     6.589    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[17]_i_1_n_14
    SLICE_X15Y167        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.966     7.625    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/m_axi_dpu_aclk
    SLICE_X15Y167        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[17]/C
                         clock pessimism             -0.566     7.059    
                         clock uncertainty           -0.177     6.882    
    SLICE_X15Y167        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     6.909    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[17]
  -------------------------------------------------------------------
                         required time                          6.909    
                         arrival time                          -6.589    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.518ns (22.779%)  route 1.756ns (77.221%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 7.628 - 3.077 ) 
    Source Clock Delay      (SCD):    4.313ns = ( 5.851 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.254ns (routing 1.073ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.957ns, distribution 1.012ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.254     4.313    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/dpu_2x_clk
    SLICE_X9Y156         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.408 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/Q
                         net (fo=2, routed)           1.686     6.094    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg_n_0_[17]
    SLICE_X15Y165        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     6.133 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3[7]_i_2/O
                         net (fo=1, routed)           0.011     6.144    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3[7]_i_2_n_0
    SLICE_X15Y165        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     6.382 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.410    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[7]_i_1_n_0
    SLICE_X15Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     6.556 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.031     6.587    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]_i_1_n_8
    SLICE_X15Y166        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.969     7.628    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/m_axi_dpu_aclk
    SLICE_X15Y166        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]/C
                         clock pessimism             -0.566     7.062    
                         clock uncertainty           -0.177     6.885    
    SLICE_X15Y166        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.912    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.517ns (22.745%)  route 1.756ns (77.255%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 7.628 - 3.077 ) 
    Source Clock Delay      (SCD):    4.313ns = ( 5.851 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.254ns (routing 1.073ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.957ns, distribution 1.012ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.254     4.313    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/dpu_2x_clk
    SLICE_X9Y156         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.408 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/Q
                         net (fo=2, routed)           1.686     6.094    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg_n_0_[17]
    SLICE_X15Y165        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     6.133 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3[7]_i_2/O
                         net (fo=1, routed)           0.011     6.144    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3[7]_i_2_n_0
    SLICE_X15Y165        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     6.382 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.410    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[7]_i_1_n_0
    SLICE_X15Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     6.555 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.031     6.586    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]_i_1_n_10
    SLICE_X15Y166        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.969     7.628    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/m_axi_dpu_aclk
    SLICE_X15Y166        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[13]/C
                         clock pessimism             -0.566     7.062    
                         clock uncertainty           -0.177     6.885    
    SLICE_X15Y166        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     6.912    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[13]
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.501ns (22.188%)  route 1.757ns (77.812%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 7.628 - 3.077 ) 
    Source Clock Delay      (SCD):    4.313ns = ( 5.851 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.254ns (routing 1.073ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.957ns, distribution 1.012ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.254     4.313    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/dpu_2x_clk
    SLICE_X9Y156         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.408 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/Q
                         net (fo=2, routed)           1.686     6.094    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg_n_0_[17]
    SLICE_X15Y165        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     6.133 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3[7]_i_2/O
                         net (fo=1, routed)           0.011     6.144    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3[7]_i_2_n_0
    SLICE_X15Y165        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     6.382 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.410    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[7]_i_1_n_0
    SLICE_X15Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     6.539 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.032     6.571    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]_i_1_n_9
    SLICE_X15Y166        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.969     7.628    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/m_axi_dpu_aclk
    SLICE_X15Y166        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[14]/C
                         clock pessimism             -0.566     7.062    
                         clock uncertainty           -0.177     6.885    
    SLICE_X15Y166        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     6.912    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[14]
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -6.571    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.467ns (20.756%)  route 1.783ns (79.244%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 7.625 - 3.077 ) 
    Source Clock Delay      (SCD):    4.313ns = ( 5.851 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.254ns (routing 1.073ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.957ns, distribution 1.009ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.254     4.313    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/dpu_2x_clk
    SLICE_X9Y156         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.408 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/Q
                         net (fo=2, routed)           1.686     6.094    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg_n_0_[17]
    SLICE_X15Y165        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     6.133 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3[7]_i_2/O
                         net (fo=1, routed)           0.011     6.144    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3[7]_i_2_n_0
    SLICE_X15Y165        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     6.382 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.410    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[7]_i_1_n_0
    SLICE_X15Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.433 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.461    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]_i_1_n_0
    SLICE_X15Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     6.533 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.030     6.563    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[17]_i_1_n_15
    SLICE_X15Y167        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.966     7.625    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/m_axi_dpu_aclk
    SLICE_X15Y167        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[16]/C
                         clock pessimism             -0.566     7.059    
                         clock uncertainty           -0.177     6.882    
    SLICE_X15Y167        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.909    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[16]
  -------------------------------------------------------------------
                         required time                          6.909    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.601ns (27.133%)  route 1.614ns (72.867%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 7.736 - 3.077 ) 
    Source Clock Delay      (SCD):    4.445ns = ( 5.983 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.386ns (routing 1.073ns, distribution 1.313ns)
  Clock Net Delay (Destination): 2.077ns (routing 0.957ns, distribution 1.120ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.386     4.445    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/dpu_2x_clk
    SLICE_X39Y125        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     4.539 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[18]/Q
                         net (fo=2, routed)           1.516     6.055    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg_n_0_[18]
    SLICE_X38Y132        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     6.204 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99[7]_i_2/O
                         net (fo=1, routed)           0.011     6.215    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99[7]_i_2_n_0
    SLICE_X38Y132        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     6.453 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.481    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[7]_i_1_n_0
    SLICE_X38Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     6.504 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.532    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[15]_i_1_n_0
    SLICE_X38Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     6.629 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.031     6.660    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[17]_i_1_n_14
    SLICE_X38Y134        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.077     7.736    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/m_axi_dpu_aclk
    SLICE_X38Y134        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[17]/C
                         clock pessimism             -0.566     7.170    
                         clock uncertainty           -0.177     6.993    
    SLICE_X38Y134        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.020    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[17]
  -------------------------------------------------------------------
                         required time                          7.020    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.476ns (21.317%)  route 1.757ns (78.683%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 7.624 - 3.077 ) 
    Source Clock Delay      (SCD):    4.313ns = ( 5.851 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.254ns (routing 1.073ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.957ns, distribution 1.008ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.254     4.313    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/dpu_2x_clk
    SLICE_X9Y156         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.408 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/Q
                         net (fo=2, routed)           1.686     6.094    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg_n_0_[17]
    SLICE_X15Y165        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     6.133 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3[7]_i_2/O
                         net (fo=1, routed)           0.011     6.144    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3[7]_i_2_n_0
    SLICE_X15Y165        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     6.382 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.410    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[7]_i_1_n_0
    SLICE_X15Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     6.514 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.032     6.546    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]_i_1_n_12
    SLICE_X15Y166        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.965     7.624    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/m_axi_dpu_aclk
    SLICE_X15Y166        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[11]/C
                         clock pessimism             -0.566     7.058    
                         clock uncertainty           -0.177     6.881    
    SLICE_X15Y166        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.908    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[11]
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                          -6.546    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.481ns (21.512%)  route 1.755ns (78.488%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 7.628 - 3.077 ) 
    Source Clock Delay      (SCD):    4.313ns = ( 5.851 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.254ns (routing 1.073ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.957ns, distribution 1.012ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.254     4.313    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/dpu_2x_clk
    SLICE_X9Y156         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.408 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/Q
                         net (fo=2, routed)           1.686     6.094    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg_n_0_[17]
    SLICE_X15Y165        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     6.133 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3[7]_i_2/O
                         net (fo=1, routed)           0.011     6.144    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3[7]_i_2_n_0
    SLICE_X15Y165        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     6.382 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.410    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[7]_i_1_n_0
    SLICE_X15Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     6.519 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.030     6.549    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]_i_1_n_11
    SLICE_X15Y166        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.969     7.628    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/m_axi_dpu_aclk
    SLICE_X15Y166        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[12]/C
                         clock pessimism             -0.566     7.062    
                         clock uncertainty           -0.177     6.885    
    SLICE_X15Y166        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     6.912    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[12]
  -------------------------------------------------------------------
                         required time                          6.912    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.469ns (21.079%)  route 1.756ns (78.921%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 7.624 - 3.077 ) 
    Source Clock Delay      (SCD):    4.313ns = ( 5.851 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.254ns (routing 1.073ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.957ns, distribution 1.008ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.254     4.313    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/dpu_2x_clk
    SLICE_X9Y156         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.408 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[17]/Q
                         net (fo=2, routed)           1.686     6.094    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg_n_0_[17]
    SLICE_X15Y165        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     6.133 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3[7]_i_2/O
                         net (fo=1, routed)           0.011     6.144    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3[7]_i_2_n_0
    SLICE_X15Y165        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     6.382 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.410    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[7]_i_1_n_0
    SLICE_X15Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     6.507 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.031     6.538    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[15]_i_1_n_14
    SLICE_X15Y166        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.965     7.624    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/m_axi_dpu_aclk
    SLICE_X15Y166        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[9]/C
                         clock pessimism             -0.566     7.058    
                         clock uncertainty           -0.177     6.881    
    SLICE_X15Y166        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     6.908    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[1].s_e46faef3_reg[9]
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.077ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.627ns (28.333%)  route 1.586ns (71.667%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 7.746 - 3.077 ) 
    Source Clock Delay      (SCD):    4.445ns = ( 5.983 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.386ns (routing 1.073ns, distribution 1.313ns)
  Clock Net Delay (Destination): 2.087ns (routing 0.957ns, distribution 1.130ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.758     1.758    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.652 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.908    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.059 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       2.386     4.445    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/dpu_2x_clk
    SLICE_X39Y125        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     4.539 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[18]/Q
                         net (fo=2, routed)           1.516     6.055    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg_n_0_[18]
    SLICE_X38Y132        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     6.204 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99[7]_i_2/O
                         net (fo=1, routed)           0.011     6.215    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99[7]_i_2_n_0
    SLICE_X38Y132        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     6.453 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.481    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[7]_i_1_n_0
    SLICE_X38Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     6.627 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.031     6.658    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[15]_i_1_n_8
    SLICE_X38Y133        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     3.077 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.574     4.651    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644     5.295 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233     5.528    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.659 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       2.087     7.746    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/m_axi_dpu_aclk
    SLICE_X38Y133        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[15]/C
                         clock pessimism             -0.566     7.180    
                         clock uncertainty           -0.177     7.003    
    SLICE_X38Y133        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.030    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[15]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                  0.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].s_eaa6eb93_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].s_27cf727e_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.038ns (8.716%)  route 0.398ns (91.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.219ns (routing 0.547ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.596ns, distribution 0.745ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.363 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.219     2.582    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/dpu_2x_clk
    SLICE_X40Y131        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].s_eaa6eb93_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.620 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].s_eaa6eb93_reg[4]/Q
                         net (fo=1, routed)           0.398     3.018    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].s_eaa6eb93_reg_n_0_[4]
    SLICE_X44Y133        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].s_27cf727e_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.879    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.341     2.320    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/m_axi_dpu_aclk
    SLICE_X44Y133        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].s_27cf727e_reg[4]/C
                         clock pessimism              0.418     2.738    
                         clock uncertainty            0.177     2.915    
    SLICE_X44Y133        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.962    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[1].s_27cf727e_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.962    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_74b43698_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_e46faef3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.056ns (12.148%)  route 0.405ns (87.853%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.159ns (routing 0.547ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.596ns, distribution 0.709ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.363 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.159     2.522    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/dpu_2x_clk
    SLICE_X33Y156        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_74b43698_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y156        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.561 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_74b43698_reg[22]/Q
                         net (fo=1, routed)           0.398     2.959    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_74b43698_reg_n_0_[22]
    SLICE_X36Y156        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     2.976 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_e46faef3_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.007     2.983    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_e46faef3_reg[7]_i_1_n_11
    SLICE_X36Y156        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_e46faef3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.879    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.305     2.284    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/m_axi_dpu_aclk
    SLICE_X36Y156        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_e46faef3_reg[4]/C
                         clock pessimism              0.418     2.702    
                         clock uncertainty            0.177     2.879    
    SLICE_X36Y156        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.925    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_e46faef3_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.057ns (11.975%)  route 0.419ns (88.025%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.125ns (routing 0.547ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.596ns, distribution 0.690ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.363 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.125     2.488    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/dpu_2x_clk
    SLICE_X4Y106         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.527 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[32]/Q
                         net (fo=1, routed)           0.412     2.939    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg_n_0_[32]
    SLICE_X4Y144         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.018     2.957 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.007     2.964    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[15]_i_1_n_9
    SLICE_X4Y144         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.879    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.286     2.265    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/m_axi_dpu_aclk
    SLICE_X4Y144         FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[14]/C
                         clock pessimism              0.418     2.683    
                         clock uncertainty            0.177     2.860    
    SLICE_X4Y144         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     2.906    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[1].u_a465c29d/g_0e5dc3c8[0].s_d71ecf99_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[1].s_eaa6eb93_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[1].s_d71ecf99_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.055ns (12.035%)  route 0.402ns (87.965%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.155ns (routing 0.547ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.596ns, distribution 0.700ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.363 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.155     2.518    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/dpu_2x_clk
    SLICE_X29Y158        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[1].s_eaa6eb93_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y158        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.556 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[1].s_eaa6eb93_reg[31]/Q
                         net (fo=1, routed)           0.395     2.951    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[1].s_eaa6eb93_reg_n_0_[31]
    SLICE_X30Y167        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     2.968 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[1].s_d71ecf99_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.007     2.975    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[1].s_d71ecf99_reg[15]_i_1_n_10
    SLICE_X30Y167        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[1].s_d71ecf99_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.879    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.296     2.275    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/m_axi_dpu_aclk
    SLICE_X30Y167        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[1].s_d71ecf99_reg[13]/C
                         clock pessimism              0.418     2.693    
                         clock uncertainty            0.177     2.870    
    SLICE_X30Y167        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.916    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[1].s_d71ecf99_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.916    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[0].s_27cf727e_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.038ns (8.243%)  route 0.423ns (91.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.200ns (routing 0.547ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.596ns, distribution 0.747ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.363 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.200     2.563    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/dpu_2x_clk
    SLICE_X40Y158        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y158        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.601 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[15]/Q
                         net (fo=1, routed)           0.423     3.024    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg_n_0_[15]
    SLICE_X40Y158        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[0].s_27cf727e_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.879    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.343     2.322    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/m_axi_dpu_aclk
    SLICE_X40Y158        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[0].s_27cf727e_reg[15]/C
                         clock pessimism              0.418     2.740    
                         clock uncertainty            0.177     2.917    
    SLICE_X40Y158        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.964    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[3].u_a465c29d/g_0e5dc3c8[0].s_27cf727e_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[0].s_27cf727e_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.038ns (8.297%)  route 0.420ns (91.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.206ns (routing 0.547ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.596ns, distribution 0.750ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.363 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.206     2.569    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/dpu_2x_clk
    SLICE_X39Y143        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y143        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.607 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[4]/Q
                         net (fo=1, routed)           0.420     3.027    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg_n_0_[4]
    SLICE_X40Y144        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[0].s_27cf727e_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.879    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.346     2.325    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/m_axi_dpu_aclk
    SLICE_X40Y144        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[0].s_27cf727e_reg[4]/C
                         clock pessimism              0.418     2.743    
                         clock uncertainty            0.177     2.920    
    SLICE_X40Y144        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.967    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[5].u_a465c29d/g_0e5dc3c8[0].s_27cf727e_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[1].s_eaa6eb93_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[1].s_d71ecf99_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.056ns (13.146%)  route 0.370ns (86.854%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.199ns (routing 0.547ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.596ns, distribution 0.711ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.363 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.199     2.562    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/dpu_2x_clk
    SLICE_X39Y149        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[1].s_eaa6eb93_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y149        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.600 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[1].s_eaa6eb93_reg[34]/Q
                         net (fo=1, routed)           0.363     2.963    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[1].s_eaa6eb93_reg_n_0_[34]
    SLICE_X36Y143        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     2.981 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[1].s_d71ecf99_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.007     2.988    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[1].s_d71ecf99_reg[17]_i_1_n_15
    SLICE_X36Y143        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[1].s_d71ecf99_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.879    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.307     2.286    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/m_axi_dpu_aclk
    SLICE_X36Y143        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[1].s_d71ecf99_reg[16]/C
                         clock pessimism              0.418     2.704    
                         clock uncertainty            0.177     2.881    
    SLICE_X36Y143        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.927    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[2].u_a465c29d/g_0e5dc3c8[1].s_d71ecf99_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[1].s_60470708_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.039ns (8.423%)  route 0.424ns (91.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    2.564ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.201ns (routing 0.547ns, distribution 0.654ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.596ns, distribution 0.749ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.363 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.201     2.564    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/dpu_2x_clk
    SLICE_X44Y152        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y152        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.603 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg[4]/Q
                         net (fo=1, routed)           0.424     3.027    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[1].s_74b43698_reg_n_0_[4]
    SLICE_X46Y167        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[1].s_60470708_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.879    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.345     2.324    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/m_axi_dpu_aclk
    SLICE_X46Y167        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[1].s_60470708_reg[4]/C
                         clock pessimism              0.418     2.742    
                         clock uncertainty            0.177     2.919    
    SLICE_X46Y167        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.966    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[1].s_60470708_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_74b43698_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_e46faef3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.056ns (12.043%)  route 0.409ns (87.957%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.159ns (routing 0.547ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.596ns, distribution 0.709ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.363 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.159     2.522    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/dpu_2x_clk
    SLICE_X33Y156        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_74b43698_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y156        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.561 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_74b43698_reg[24]/Q
                         net (fo=1, routed)           0.402     2.963    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_74b43698_reg_n_0_[24]
    SLICE_X36Y156        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     2.980 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_e46faef3_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.007     2.987    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_e46faef3_reg[7]_i_1_n_9
    SLICE_X36Y156        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_e46faef3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.879    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.305     2.284    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/m_axi_dpu_aclk
    SLICE_X36Y156        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_e46faef3_reg[6]/C
                         clock pessimism              0.418     2.702    
                         clock uncertainty            0.177     2.879    
    SLICE_X36Y156        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.925    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[1].g_b35b0b61[5].g_1e48279e[4].u_a465c29d/g_0e5dc3c8[0].s_e46faef3_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[0].s_27cf727e_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.040ns (8.969%)  route 0.406ns (91.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    2.491ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.128ns (routing 0.547ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.596ns, distribution 0.658ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.128 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y10     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.363 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=11792, routed)       1.128     2.491    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/dpu_2x_clk
    SLICE_X18Y131        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.531 r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg[5]/Q
                         net (fo=1, routed)           0.406     2.937    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[0].s_eaa6eb93_reg_n_0_[5]
    SLICE_X19Y156        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[0].s_27cf727e_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=3615, routed)        1.005     1.005    design_1_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.710 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.879    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.979 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=32985, routed)       1.254     2.233    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/m_axi_dpu_aclk
    SLICE_X19Y156        FDRE                                         r  design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[0].s_27cf727e_reg[5]/C
                         clock pessimism              0.418     2.651    
                         clock uncertainty            0.177     2.828    
    SLICE_X19Y156        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.875    design_1_i/dpu_eu_0/inst/g_696711ea.u_6220cd42/u_e4b8701f/u_d38c8c1d/u_b3581169/u_d23da19b/g_d5dd4ad1[0].g_b35b0b61[5].g_1e48279e[0].u_a465c29d/g_0e5dc3c8[0].s_27cf727e_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.875    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.062    





