#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov 25 22:14:10 2021
# Process ID: 19248
# Current directory: D:/VivadoProject/memory_w_r
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3168 D:\VivadoProject\memory_w_r\memory_w_r.xpr
# Log file: D:/VivadoProject/memory_w_r/vivado.log
# Journal file: D:/VivadoProject/memory_w_r\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProject/memory_w_r/memory_w_r.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/黄指斌/Desktop/实验3 利用IP设计电路/实验3 利用IP设计电路/memory_top.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/黄指斌/Desktop/实验3 利用IP设计电路/实验3 利用IP设计电路/memory_top.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/黄指斌/Desktop/实验3 利用IP设计电路/实验3 利用IP设计电路/testbench.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/黄指斌/Desktop/实验3 利用IP设计电路/实验3 利用IP设计电路/testbench.v}}
add_files -norecurse {{D:/VivadoProject/实验3 利用IP设计电路/memory_top.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/VivadoProject/实验3 利用IP设计电路/testbench.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
relaunch_sim
close_sim
launch_simulation
source testbench.tcl
relaunch_sim
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
launch_simulation
source testbench.tcl
relaunch_sim
close_sim
