-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
-- Date        : Mon Feb 14 20:45:15 2022
-- Host        : ubuntu3 running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ colordetect_colordetect_accel_0_0_sim_netlist.vhdl
-- Design      : colordetect_colordetect_accel_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16 is
  port (
    start_once_reg : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    start_once_reg_reg_1 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    start_once_reg_reg_2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n : in STD_LOGIC;
    start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16 is
  signal \^start_once_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__5\ : label is "soft_lutpair0";
begin
  start_once_reg <= \^start_once_reg\;
\internal_full_n_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready,
      I2 => ap_start,
      I3 => start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
      I4 => start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n,
      O => start_once_reg_reg_0
    );
\mOutPtr[1]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready,
      I2 => ap_start,
      I3 => start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n,
      I4 => start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
      O => start_once_reg_reg_1
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_2,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 6 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_632_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    icmp_ln128_reg_673_pp0_iter5_reg : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    vr_reg_772 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln157_2_fu_553_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ret_14_fu_445_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1_DSP48_1 is
  signal \^p\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal and_ln157_2_fu_559_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal and_ln157_2_reg_8040 : STD_LOGIC;
  signal \p_reg_reg_i_16__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_3\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_80 : STD_LOGIC;
  signal p_reg_reg_n_81 : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal ret_8_fu_449_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln159_1_fu_600_p4 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(6 downto 0) <= \^p\(6 downto 0);
\SRL_SIG[0][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \^p\(6),
      O => p_reg_reg_0(0)
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^p\(6),
      I1 => trunc_ln159_1_fu_600_p4(6),
      I2 => trunc_ln159_1_fu_600_p4(7),
      O => S(2)
    );
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^p\(5),
      I1 => trunc_ln159_1_fu_600_p4(6),
      I2 => \^p\(6),
      O => S(1)
    );
\SRL_SIG[0][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(4),
      I1 => \^p\(5),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \p_reg_reg_i_16__0_n_3\,
      A(28) => \p_reg_reg_i_16__0_n_3\,
      A(27) => \p_reg_reg_i_16__0_n_3\,
      A(26) => \p_reg_reg_i_16__0_n_3\,
      A(25) => \p_reg_reg_i_16__0_n_3\,
      A(24) => \p_reg_reg_i_16__0_n_3\,
      A(23) => \p_reg_reg_i_16__0_n_3\,
      A(22) => \p_reg_reg_i_16__0_n_3\,
      A(21) => \p_reg_reg_i_16__0_n_3\,
      A(20) => \p_reg_reg_i_16__0_n_3\,
      A(19) => \p_reg_reg_i_16__0_n_3\,
      A(18) => \p_reg_reg_i_16__0_n_3\,
      A(17) => \p_reg_reg_i_16__0_n_3\,
      A(16) => \p_reg_reg_i_16__0_n_3\,
      A(15) => \p_reg_reg_i_16__0_n_3\,
      A(14) => \p_reg_reg_i_16__0_n_3\,
      A(13) => \p_reg_reg_i_16__0_n_3\,
      A(12) => \p_reg_reg_i_16__0_n_3\,
      A(11) => \p_reg_reg_i_16__0_n_3\,
      A(10) => \p_reg_reg_i_16__0_n_3\,
      A(9) => \p_reg_reg_i_16__0_n_3\,
      A(8) => \p_reg_reg_i_16__0_n_3\,
      A(7 downto 0) => ret_8_fu_449_p2(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => B(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => and_ln157_2_reg_8040,
      CEAD => grp_fu_632_ce,
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_632_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => and_ln157_2_reg_8040,
      CEINMODE => '0',
      CEM => grp_fu_632_ce,
      CEP => grp_fu_632_ce,
      CLK => ap_clk,
      D(24) => \p_reg_reg_i_3__1_n_3\,
      D(23) => \p_reg_reg_i_3__1_n_3\,
      D(22) => \p_reg_reg_i_3__1_n_3\,
      D(21) => \p_reg_reg_i_3__1_n_3\,
      D(20) => \p_reg_reg_i_3__1_n_3\,
      D(19) => \p_reg_reg_i_3__1_n_3\,
      D(18) => \p_reg_reg_i_3__1_n_3\,
      D(17) => \p_reg_reg_i_3__1_n_3\,
      D(16) => \p_reg_reg_i_3__1_n_3\,
      D(15) => \p_reg_reg_i_3__1_n_3\,
      D(14) => \p_reg_reg_i_3__1_n_3\,
      D(13) => \p_reg_reg_i_3__1_n_3\,
      D(12) => \p_reg_reg_i_3__1_n_3\,
      D(11 downto 0) => and_ln157_2_fu_559_p2(11 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 30),
      P(29) => \^p\(6),
      P(28) => p_reg_reg_n_80,
      P(27) => p_reg_reg_n_81,
      P(26) => p_reg_reg_n_82,
      P(25) => p_reg_reg_n_83,
      P(24) => p_reg_reg_n_84,
      P(23) => p_reg_reg_n_85,
      P(22) => p_reg_reg_n_86,
      P(21) => p_reg_reg_n_87,
      P(20) => p_reg_reg_n_88,
      P(19 downto 18) => trunc_ln159_1_fu_600_p4(7 downto 6),
      P(17 downto 12) => \^p\(5 downto 0),
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln128_reg_673_pp0_iter5_reg,
      I1 => ap_block_pp0_stage0_11001,
      O => and_ln157_2_reg_8040
    );
p_reg_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(5),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(5)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(4),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(4)
    );
p_reg_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(3),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(3)
    );
p_reg_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(2),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(2)
    );
p_reg_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(1),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(1)
    );
p_reg_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(0),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(0)
    );
\p_reg_reg_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => vr_reg_772,
      I1 => p_reg_reg_1(0),
      O => \p_reg_reg_i_16__0_n_3\
    );
p_reg_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vr_reg_772,
      I1 => ret_14_fu_445_p20_out(7),
      O => ret_8_fu_449_p2(7)
    );
p_reg_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vr_reg_772,
      I1 => ret_14_fu_445_p20_out(6),
      O => ret_8_fu_449_p2(6)
    );
p_reg_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vr_reg_772,
      I1 => ret_14_fu_445_p20_out(5),
      O => ret_8_fu_449_p2(5)
    );
p_reg_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vr_reg_772,
      I1 => ret_14_fu_445_p20_out(4),
      O => ret_8_fu_449_p2(4)
    );
p_reg_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vr_reg_772,
      I1 => ret_14_fu_445_p20_out(3),
      O => ret_8_fu_449_p2(3)
    );
p_reg_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vr_reg_772,
      I1 => ret_14_fu_445_p20_out(2),
      O => ret_8_fu_449_p2(2)
    );
p_reg_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vr_reg_772,
      I1 => ret_14_fu_445_p20_out(1),
      O => ret_8_fu_449_p2(1)
    );
p_reg_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vr_reg_772,
      I1 => ret_14_fu_445_p20_out(0),
      O => ret_8_fu_449_p2(0)
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vr_reg_772,
      I1 => CO(0),
      O => \p_reg_reg_i_3__1_n_3\
    );
p_reg_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(11),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(11)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(10),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(10)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(9),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(9)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(8),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(8)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(7),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(7)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(6),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb_rom is
  port (
    A : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_enable_reg_pp0_iter5_reg : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_0\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[3]\ : out STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC;
    \q0_reg[9]_0\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[4]_0\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[13]_0\ : in STD_LOGIC;
    \q0_reg[18]_0\ : in STD_LOGIC;
    \q0_reg[17]_0\ : in STD_LOGIC;
    \q0_reg[16]_0\ : in STD_LOGIC;
    \q0_reg[14]_0\ : in STD_LOGIC;
    \q0_reg[13]_1\ : in STD_LOGIC;
    \q0_reg[12]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb_rom is
  signal \^ap_enable_reg_pp0_iter5_reg\ : STD_LOGIC;
  signal \q0[15]_i_1_n_3\ : STD_LOGIC;
  signal \q0[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0[19]_i_2_n_3\ : STD_LOGIC;
  signal \q0[19]_i_4_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[11]_i_5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \q0[19]_i_4\ : label is "soft_lutpair24";
begin
  ap_enable_reg_pp0_iter5_reg <= \^ap_enable_reg_pp0_iter5_reg\;
\q0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011155555"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(4),
      I1 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(2),
      I2 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(0),
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(1),
      I4 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(3),
      I5 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(5),
      O => \zext_ln123_1_reg_730_reg[7]\
    );
\q0[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => ap_block_pp0_stage0_11001,
      O => \^ap_enable_reg_pp0_iter5_reg\
    );
\q0[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000557F"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(3),
      I1 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(0),
      I2 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(1),
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(2),
      I4 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(4),
      O => \zext_ln123_1_reg_730_reg[3]\
    );
\q0[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000557F"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(4),
      I1 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(1),
      I2 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(2),
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(3),
      I4 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(5),
      O => \zext_ln123_1_reg_730_reg[7]_0\
    );
\q0[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0[15]_i_2__0_n_3\,
      I1 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(6),
      O => \q0[15]_i_1_n_3\
    );
\q0[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0376"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(3),
      I1 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(2),
      I2 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(1),
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(0),
      I4 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(4),
      I5 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(5),
      O => \q0[15]_i_2__0_n_3\
    );
\q0[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(5),
      I1 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(3),
      I2 => \q0[19]_i_4_n_3\,
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(2),
      I4 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(4),
      I5 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(6),
      O => \q0[19]_i_2_n_3\
    );
\q0[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(0),
      I1 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(1),
      O => \q0[19]_i_4_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[0]_0\,
      Q => A(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[10]_0\,
      Q => A(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[11]_0\,
      Q => A(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \q0_reg[12]_0\,
      Q => A(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[13]_1\,
      Q => A(13),
      R => \q0_reg[13]_0\
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[14]_0\,
      Q => A(14),
      R => \q0_reg[13]_0\
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0[15]_i_1_n_3\,
      Q => A(15),
      R => \q0_reg[13]_0\
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[16]_0\,
      Q => A(16),
      R => \q0_reg[13]_0\
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[17]_0\,
      Q => A(17),
      R => \q0_reg[13]_0\
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[18]_0\,
      Q => A(18),
      R => \q0_reg[13]_0\
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0[19]_i_2_n_3\,
      Q => A(19),
      R => \q0_reg[13]_0\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[1]_0\,
      Q => A(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[2]_0\,
      Q => A(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[3]_0\,
      Q => A(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[4]_0\,
      Q => A(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[5]_0\,
      Q => A(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[6]_0\,
      Q => A(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[7]_0\,
      Q => A(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[8]_0\,
      Q => A(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[9]_0\,
      Q => A(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud_rom is
  port (
    B : out STD_LOGIC_VECTOR ( 16 downto 0 );
    q1_reg : out STD_LOGIC;
    q1_reg_0 : out STD_LOGIC;
    q1_reg_1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[4]_0\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC;
    \q0_reg[15]_0\ : in STD_LOGIC;
    \q0_reg[14]_0\ : in STD_LOGIC;
    \q0_reg[13]_0\ : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[10]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    \q0_reg[12]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud_rom is
  signal \q0[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0[16]_i_3_n_3\ : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[8]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \q0[9]_i_3\ : label is "soft_lutpair23";
begin
\p_reg_reg_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(0),
      I1 => p_reg_reg(0),
      O => DI(0)
    );
\q0[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFFFFFFFFFF"
    )
        port map (
      I0 => \q0_reg[12]_0\(4),
      I1 => \q0_reg[12]_0\(2),
      I2 => \q0_reg[12]_0\(0),
      I3 => \q0_reg[12]_0\(1),
      I4 => \q0_reg[12]_0\(3),
      I5 => \q0_reg[12]_0\(5),
      O => q1_reg
    );
\q0[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0[12]_i_2__0_n_3\,
      I1 => \q0_reg[12]_0\(6),
      O => \q0[12]_i_1__0_n_3\
    );
\q0[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF0754"
    )
        port map (
      I0 => \q0_reg[12]_0\(0),
      I1 => \q0_reg[12]_0\(1),
      I2 => \q0_reg[12]_0\(2),
      I3 => \q0_reg[12]_0\(3),
      I4 => \q0_reg[12]_0\(4),
      I5 => \q0_reg[12]_0\(5),
      O => \q0[12]_i_2__0_n_3\
    );
\q0[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \q0_reg[12]_0\(5),
      I1 => \q0_reg[12]_0\(3),
      I2 => \q0[16]_i_3_n_3\,
      I3 => \q0_reg[12]_0\(2),
      I4 => \q0_reg[12]_0\(4),
      I5 => \q0_reg[12]_0\(6),
      O => \q0[16]_i_2__0_n_3\
    );
\q0[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0_reg[12]_0\(0),
      I1 => \q0_reg[12]_0\(1),
      O => \q0[16]_i_3_n_3\
    );
\q0[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \q0_reg[12]_0\(3),
      I1 => \q0_reg[12]_0\(1),
      I2 => \q0_reg[12]_0\(0),
      I3 => \q0_reg[12]_0\(2),
      I4 => \q0_reg[12]_0\(4),
      O => q1_reg_0
    );
\q0[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6,
      I1 => ap_block_pp0_stage0_11001,
      O => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0
    );
\q0[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \q0_reg[12]_0\(2),
      I1 => \q0_reg[12]_0\(0),
      I2 => \q0_reg[12]_0\(1),
      I3 => \q0_reg[12]_0\(3),
      O => q1_reg_1
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[0]_0\,
      Q => B(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[10]_1\,
      Q => B(10),
      R => \q0_reg[10]_0\
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[11]_0\,
      Q => B(11),
      R => \q0_reg[10]_0\
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0[12]_i_1__0_n_3\,
      Q => B(12),
      R => \q0_reg[10]_0\
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[13]_0\,
      Q => B(13),
      R => \q0_reg[10]_0\
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[14]_0\,
      Q => B(14),
      R => \q0_reg[10]_0\
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[15]_0\,
      Q => B(15),
      R => \q0_reg[10]_0\
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0[16]_i_2__0_n_3\,
      Q => B(16),
      R => \q0_reg[10]_0\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[1]_0\,
      Q => B(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[2]_0\,
      Q => B(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[3]_0\,
      Q => B(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[4]_0\,
      Q => B(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[5]_0\,
      Q => B(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[6]_0\,
      Q => B(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[7]_0\,
      Q => B(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[8]_0\,
      Q => B(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[9]_0\,
      Q => B(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom is
  port (
    I650 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zext_ln123_1_reg_730_reg[7]\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zext_ln123_1_reg_730_reg[7]_1\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zext_ln123_1_reg_730_reg[7]_2\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_3\ : out STD_LOGIC;
    \p_reg_reg_i_1__0_0\ : out STD_LOGIC;
    q1_reg_1 : out STD_LOGIC;
    q1_reg_2 : out STD_LOGIC;
    q1_reg_3 : out STD_LOGIC;
    O411 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \b_V_reg_677_pp0_iter4_reg_reg[5]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln123_1_reg_730_reg[8]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[12]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter5_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter6_reg : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_4\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_5\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_6\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_7\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_8\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_9\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_10\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_11\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_12\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_13\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_14\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_15\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_16\ : out STD_LOGIC;
    \q0_reg[0]_i_3__0_0\ : out STD_LOGIC;
    \q0_reg[1]_i_3__0_0\ : out STD_LOGIC;
    \q0_reg[2]_i_3__0_0\ : out STD_LOGIC;
    \q0_reg[3]_i_3__0_0\ : out STD_LOGIC;
    \q0_reg[4]_i_3__0_0\ : out STD_LOGIC;
    \q0_reg[5]_i_3__0_0\ : out STD_LOGIC;
    \q0_reg[6]_i_3__0_0\ : out STD_LOGIC;
    \q0_reg[7]_i_3__0_0\ : out STD_LOGIC;
    \q0_reg[8]_i_4_0\ : out STD_LOGIC;
    \q0_reg[9]_i_4_0\ : out STD_LOGIC;
    \q0[10]_i_3\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    icmp_ln128_reg_673_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    icmp_ln128_reg_673_pp0_iter4_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    q1_reg_4 : in STD_LOGIC;
    imgInput_data_empty_n : in STD_LOGIC;
    q1_reg_5 : in STD_LOGIC;
    rgb2hsv_data_full_n : in STD_LOGIC;
    q1_reg_6 : in STD_LOGIC;
    icmp_ln128_reg_673_pp0_iter9_reg : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q2_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q2_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vmin_V_reg_745_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vg_reg_778_reg[0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \add_ln213_1_reg_766_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln213_1_reg_766_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_0\ : in STD_LOGIC;
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_17\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[10]\ : in STD_LOGIC;
    \q0_reg[11]\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[9]\ : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^i650\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o411\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln213_1_reg_766[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[7]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[7]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[7]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln213_1_reg_766_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln213_1_reg_766_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln213_1_reg_766_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln213_1_reg_766_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln213_1_reg_766_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal \p_reg_reg_i_10__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_11__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_13__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_14__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_15__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_16__1_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_1__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_1__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_1__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_6\ : STD_LOGIC;
  signal p_reg_reg_i_3_n_3 : STD_LOGIC;
  signal \p_reg_reg_i_4__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_6__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_7__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_8__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_9__0_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7_n_3\ : STD_LOGIC;
  signal \q0[10]_i_2_n_3\ : STD_LOGIC;
  signal \q0[10]_i_4_n_3\ : STD_LOGIC;
  signal \q0[10]_i_5_n_3\ : STD_LOGIC;
  signal \q0[10]_i_6_n_3\ : STD_LOGIC;
  signal \q0[11]_i_10_n_3\ : STD_LOGIC;
  signal \q0[11]_i_11_n_3\ : STD_LOGIC;
  signal \q0[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0[11]_i_6_n_3\ : STD_LOGIC;
  signal \q0[11]_i_7_n_3\ : STD_LOGIC;
  signal \q0[11]_i_8_n_3\ : STD_LOGIC;
  signal \q0[11]_i_9_n_3\ : STD_LOGIC;
  signal \q0[12]_i_2_n_3\ : STD_LOGIC;
  signal \q0[13]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0[13]_i_2_n_3\ : STD_LOGIC;
  signal \q0[14]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0[14]_i_2_n_3\ : STD_LOGIC;
  signal \q0[15]_i_2_n_3\ : STD_LOGIC;
  signal \q0[16]_i_2_n_3\ : STD_LOGIC;
  signal \q0[17]_i_2_n_3\ : STD_LOGIC;
  signal \q0[18]_i_2_n_3\ : STD_LOGIC;
  signal \q0[19]_i_5_n_3\ : STD_LOGIC;
  signal \q0[19]_i_6_n_3\ : STD_LOGIC;
  signal \q0[19]_i_7_n_3\ : STD_LOGIC;
  signal \q0[19]_i_8_n_3\ : STD_LOGIC;
  signal \q0[1]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[1]_i_4_n_3\ : STD_LOGIC;
  signal \q0[1]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[1]_i_5_n_3\ : STD_LOGIC;
  signal \q0[1]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[1]_i_6_n_3\ : STD_LOGIC;
  signal \q0[1]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0[1]_i_7_n_3\ : STD_LOGIC;
  signal \q0[2]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[2]_i_4_n_3\ : STD_LOGIC;
  signal \q0[2]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[2]_i_5_n_3\ : STD_LOGIC;
  signal \q0[2]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[2]_i_6_n_3\ : STD_LOGIC;
  signal \q0[2]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0[2]_i_7_n_3\ : STD_LOGIC;
  signal \q0[3]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[3]_i_4_n_3\ : STD_LOGIC;
  signal \q0[3]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[3]_i_5_n_3\ : STD_LOGIC;
  signal \q0[3]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[3]_i_6_n_3\ : STD_LOGIC;
  signal \q0[3]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0[3]_i_7_n_3\ : STD_LOGIC;
  signal \q0[4]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[4]_i_4_n_3\ : STD_LOGIC;
  signal \q0[4]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[4]_i_5_n_3\ : STD_LOGIC;
  signal \q0[4]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[4]_i_6_n_3\ : STD_LOGIC;
  signal \q0[4]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0[4]_i_7_n_3\ : STD_LOGIC;
  signal \q0[5]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[5]_i_4_n_3\ : STD_LOGIC;
  signal \q0[5]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[5]_i_5_n_3\ : STD_LOGIC;
  signal \q0[5]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[5]_i_6_n_3\ : STD_LOGIC;
  signal \q0[5]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0[5]_i_7_n_3\ : STD_LOGIC;
  signal \q0[6]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[6]_i_4_n_3\ : STD_LOGIC;
  signal \q0[6]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[6]_i_5_n_3\ : STD_LOGIC;
  signal \q0[6]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[6]_i_6_n_3\ : STD_LOGIC;
  signal \q0[6]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0[6]_i_7_n_3\ : STD_LOGIC;
  signal \q0[7]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[7]_i_4_n_3\ : STD_LOGIC;
  signal \q0[7]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[7]_i_5_n_3\ : STD_LOGIC;
  signal \q0[7]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[7]_i_6_n_3\ : STD_LOGIC;
  signal \q0[7]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0[7]_i_7_n_3\ : STD_LOGIC;
  signal \q0[8]_i_2_n_3\ : STD_LOGIC;
  signal \q0[8]_i_4_n_3\ : STD_LOGIC;
  signal \q0[8]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[8]_i_5_n_3\ : STD_LOGIC;
  signal \q0[8]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[8]_i_6_n_3\ : STD_LOGIC;
  signal \q0[8]_i_7_n_3\ : STD_LOGIC;
  signal \q0[9]_i_4_n_3\ : STD_LOGIC;
  signal \q0[9]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[9]_i_5_n_3\ : STD_LOGIC;
  signal \q0[9]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[9]_i_6_n_3\ : STD_LOGIC;
  signal \q0[9]_i_7_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \q0_reg[11]_i_4_n_4\ : STD_LOGIC;
  signal \q0_reg[11]_i_4_n_5\ : STD_LOGIC;
  signal \q0_reg[11]_i_4_n_6\ : STD_LOGIC;
  signal \q0_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[19]_i_3_n_4\ : STD_LOGIC;
  signal \q0_reg[19]_i_3_n_5\ : STD_LOGIC;
  signal \q0_reg[19]_i_3_n_6\ : STD_LOGIC;
  signal \q0_reg[1]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[1]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[2]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[2]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[3]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[4]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[5]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[5]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[6]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[6]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[7]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal \q0_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[9]_i_4_n_3\ : STD_LOGIC;
  signal \^q1_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q1_reg_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal q1_reg_i_10_n_3 : STD_LOGIC;
  signal q1_reg_i_11_n_3 : STD_LOGIC;
  signal q1_reg_i_12_n_3 : STD_LOGIC;
  signal q1_reg_i_13_n_3 : STD_LOGIC;
  signal q1_reg_i_14_n_3 : STD_LOGIC;
  signal q1_reg_i_15_n_3 : STD_LOGIC;
  signal q1_reg_i_16_n_3 : STD_LOGIC;
  signal q1_reg_i_17_n_3 : STD_LOGIC;
  signal q1_reg_i_18_n_3 : STD_LOGIC;
  signal q1_reg_i_19_n_3 : STD_LOGIC;
  signal q1_reg_i_20_n_3 : STD_LOGIC;
  signal q1_reg_i_21_n_3 : STD_LOGIC;
  signal q1_reg_i_22_n_3 : STD_LOGIC;
  signal q1_reg_i_23_n_3 : STD_LOGIC;
  signal q1_reg_i_24_n_3 : STD_LOGIC;
  signal q1_reg_i_25_n_3 : STD_LOGIC;
  signal q1_reg_i_3_n_6 : STD_LOGIC;
  signal q1_reg_i_4_n_3 : STD_LOGIC;
  signal q1_reg_i_4_n_4 : STD_LOGIC;
  signal q1_reg_i_4_n_5 : STD_LOGIC;
  signal q1_reg_i_4_n_6 : STD_LOGIC;
  signal q1_reg_i_5_n_3 : STD_LOGIC;
  signal q1_reg_i_5_n_4 : STD_LOGIC;
  signal q1_reg_i_5_n_5 : STD_LOGIC;
  signal q1_reg_i_5_n_6 : STD_LOGIC;
  signal q1_reg_i_6_n_6 : STD_LOGIC;
  signal q1_reg_i_7_n_3 : STD_LOGIC;
  signal q1_reg_i_7_n_4 : STD_LOGIC;
  signal q1_reg_i_7_n_5 : STD_LOGIC;
  signal q1_reg_i_7_n_6 : STD_LOGIC;
  signal q1_reg_i_8_n_3 : STD_LOGIC;
  signal q1_reg_i_8_n_4 : STD_LOGIC;
  signal q1_reg_i_8_n_5 : STD_LOGIC;
  signal q1_reg_i_8_n_6 : STD_LOGIC;
  signal q1_reg_i_9_n_3 : STD_LOGIC;
  signal q2_reg_i_10_n_3 : STD_LOGIC;
  signal q2_reg_i_11_n_3 : STD_LOGIC;
  signal q2_reg_i_12_n_3 : STD_LOGIC;
  signal q2_reg_i_13_n_3 : STD_LOGIC;
  signal q2_reg_i_14_n_3 : STD_LOGIC;
  signal q2_reg_i_15_n_3 : STD_LOGIC;
  signal q2_reg_i_16_n_3 : STD_LOGIC;
  signal q2_reg_i_17_n_3 : STD_LOGIC;
  signal q2_reg_i_18_n_3 : STD_LOGIC;
  signal q2_reg_i_19_n_3 : STD_LOGIC;
  signal q2_reg_i_20_n_3 : STD_LOGIC;
  signal q2_reg_i_21_n_3 : STD_LOGIC;
  signal q2_reg_i_22_n_3 : STD_LOGIC;
  signal q2_reg_i_23_n_3 : STD_LOGIC;
  signal q2_reg_i_24_n_3 : STD_LOGIC;
  signal q2_reg_i_3_n_6 : STD_LOGIC;
  signal q2_reg_i_4_n_3 : STD_LOGIC;
  signal q2_reg_i_4_n_4 : STD_LOGIC;
  signal q2_reg_i_4_n_5 : STD_LOGIC;
  signal q2_reg_i_4_n_6 : STD_LOGIC;
  signal q2_reg_i_5_n_3 : STD_LOGIC;
  signal q2_reg_i_5_n_4 : STD_LOGIC;
  signal q2_reg_i_5_n_5 : STD_LOGIC;
  signal q2_reg_i_5_n_6 : STD_LOGIC;
  signal q2_reg_i_6_n_6 : STD_LOGIC;
  signal q2_reg_i_7_n_10 : STD_LOGIC;
  signal q2_reg_i_7_n_3 : STD_LOGIC;
  signal q2_reg_i_7_n_4 : STD_LOGIC;
  signal q2_reg_i_7_n_5 : STD_LOGIC;
  signal q2_reg_i_7_n_6 : STD_LOGIC;
  signal q2_reg_i_7_n_7 : STD_LOGIC;
  signal q2_reg_i_7_n_8 : STD_LOGIC;
  signal q2_reg_i_7_n_9 : STD_LOGIC;
  signal q2_reg_i_8_n_10 : STD_LOGIC;
  signal q2_reg_i_8_n_3 : STD_LOGIC;
  signal q2_reg_i_8_n_4 : STD_LOGIC;
  signal q2_reg_i_8_n_5 : STD_LOGIC;
  signal q2_reg_i_8_n_6 : STD_LOGIC;
  signal q2_reg_i_8_n_7 : STD_LOGIC;
  signal q2_reg_i_8_n_8 : STD_LOGIC;
  signal q2_reg_i_8_n_9 : STD_LOGIC;
  signal q2_reg_i_9_n_3 : STD_LOGIC;
  signal ret_12_fu_299_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_13_fu_359_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \vmin_V_reg_745[3]_i_2_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745[3]_i_3_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745[3]_i_4_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745[3]_i_5_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745[7]_i_3_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745[7]_i_4_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745[7]_i_5_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745[7]_i_6_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \vmin_V_reg_745_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \vmin_V_reg_745_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \vmin_V_reg_745_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \vmin_V_reg_745_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \vmin_V_reg_745_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xf_cv_icvSaturate8u_cv_ce0 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_ce2 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_load_2_reg_725 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xf_cv_icvSaturate8u_cv_load_2_reg_7250 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_load_3_reg_761 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xf_cv_icvSaturate8u_cv_load_3_reg_7610 : STD_LOGIC;
  signal \zext_ln123_1_reg_730[3]_i_2_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730[3]_i_3_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730[3]_i_4_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730[3]_i_5_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730[7]_i_2_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730[7]_i_3_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730[7]_i_4_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730[7]_i_5_n_3\ : STD_LOGIC;
  signal \^zext_ln123_1_reg_730_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \zext_ln123_1_reg_730_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \^zext_ln123_1_reg_730_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \zext_ln123_1_reg_730_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \NLW_add_ln213_1_reg_766_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_reg_reg_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_q1_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q1_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q1_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q1_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q1_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q1_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_q1_reg_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q1_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q2_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q2_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q2_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q2_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q2_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q2_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q2_reg_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q2_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vmin_V_reg_745_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_vr_reg_772_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vr_reg_772_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_zext_ln123_1_reg_730_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_zext_ln123_1_reg_730_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln213_1_reg_766[3]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \add_ln213_1_reg_766[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \add_ln213_1_reg_766[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \add_ln213_1_reg_766[3]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \add_ln213_1_reg_766[3]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \add_ln213_1_reg_766[3]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \add_ln213_1_reg_766[3]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \add_ln213_1_reg_766[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \add_ln213_1_reg_766[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \add_ln213_1_reg_766[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \add_ln213_1_reg_766[7]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \add_ln213_1_reg_766[7]_i_9\ : label is "lutpair4";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln213_1_reg_766_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln213_1_reg_766_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_2__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[13]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \q0[13]_i_2__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \q0[14]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \q0[14]_i_2__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \q0[15]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \q0[16]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \q0[16]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q0[18]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q0[19]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \q0[8]_i_2\ : label is "soft_lutpair25";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q1_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q1_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q1_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q1_reg : label is "xf_cv_icvSaturate8u_cv_U/colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom_U/q1";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q1_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q1_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q1_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q1_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q1_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q1_reg : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q2_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of q2_reg : label is "";
  attribute RTL_RAM_BITS of q2_reg : label is 8192;
  attribute RTL_RAM_NAME of q2_reg : label is "xf_cv_icvSaturate8u_cv_U/colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom_U/q2";
  attribute RTL_RAM_TYPE of q2_reg : label is "RAM_SP";
  attribute ram_addr_begin of q2_reg : label is 0;
  attribute ram_addr_end of q2_reg : label is 1023;
  attribute ram_offset of q2_reg : label is 0;
  attribute ram_slice_begin of q2_reg : label is 0;
  attribute ram_slice_end of q2_reg : label is 7;
  attribute ADDER_THRESHOLD of \vmin_V_reg_745_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \vmin_V_reg_745_reg[7]_i_2\ : label is 35;
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  I650(7 downto 0) <= \^i650\(7 downto 0);
  O(3 downto 0) <= \^o\(3 downto 0);
  O411(8 downto 0) <= \^o411\(8 downto 0);
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  q1_reg_0(3 downto 0) <= \^q1_reg_0\(3 downto 0);
  \zext_ln123_1_reg_730_reg[3]\(3 downto 0) <= \^zext_ln123_1_reg_730_reg[3]\(3 downto 0);
  \zext_ln123_1_reg_730_reg[7]_0\(3 downto 0) <= \^zext_ln123_1_reg_730_reg[7]_0\(3 downto 0);
\add_ln213_1_reg_766[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(2),
      I1 => \add_ln213_1_reg_766_reg[7]\(2),
      I2 => \^q1_reg\(2),
      O => \add_ln213_1_reg_766[3]_i_2_n_3\
    );
\add_ln213_1_reg_766[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(1),
      I1 => \add_ln213_1_reg_766_reg[7]\(1),
      I2 => \^q1_reg\(1),
      O => \add_ln213_1_reg_766[3]_i_3_n_3\
    );
\add_ln213_1_reg_766[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(0),
      I1 => \add_ln213_1_reg_766_reg[7]\(0),
      I2 => \^q1_reg\(0),
      O => \add_ln213_1_reg_766[3]_i_4_n_3\
    );
\add_ln213_1_reg_766[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(3),
      I1 => \add_ln213_1_reg_766_reg[7]\(3),
      I2 => \^q1_reg\(3),
      I3 => \add_ln213_1_reg_766[3]_i_2_n_3\,
      O => \add_ln213_1_reg_766[3]_i_5_n_3\
    );
\add_ln213_1_reg_766[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(2),
      I1 => \add_ln213_1_reg_766_reg[7]\(2),
      I2 => \^q1_reg\(2),
      I3 => \add_ln213_1_reg_766[3]_i_3_n_3\,
      O => \add_ln213_1_reg_766[3]_i_6_n_3\
    );
\add_ln213_1_reg_766[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(1),
      I1 => \add_ln213_1_reg_766_reg[7]\(1),
      I2 => \^q1_reg\(1),
      I3 => \add_ln213_1_reg_766[3]_i_4_n_3\,
      O => \add_ln213_1_reg_766[3]_i_7_n_3\
    );
\add_ln213_1_reg_766[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(0),
      I1 => \add_ln213_1_reg_766_reg[7]\(0),
      I2 => \^q1_reg\(0),
      O => \add_ln213_1_reg_766[3]_i_8_n_3\
    );
\add_ln213_1_reg_766[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(5),
      I1 => \add_ln213_1_reg_766_reg[7]\(5),
      I2 => \^q1_reg\(5),
      O => \add_ln213_1_reg_766[7]_i_3_n_3\
    );
\add_ln213_1_reg_766[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(4),
      I1 => \add_ln213_1_reg_766_reg[7]\(4),
      I2 => \^q1_reg\(4),
      O => \add_ln213_1_reg_766[7]_i_4_n_3\
    );
\add_ln213_1_reg_766[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(3),
      I1 => \add_ln213_1_reg_766_reg[7]\(3),
      I2 => \^q1_reg\(3),
      O => \add_ln213_1_reg_766[7]_i_5_n_3\
    );
\add_ln213_1_reg_766[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^q1_reg\(6),
      I1 => \add_ln213_1_reg_766_reg[7]\(6),
      I2 => \add_ln213_1_reg_766_reg[7]_0\(6),
      I3 => \add_ln213_1_reg_766_reg[7]\(7),
      I4 => \add_ln213_1_reg_766_reg[7]_0\(7),
      I5 => \^q1_reg\(7),
      O => \add_ln213_1_reg_766[7]_i_6_n_3\
    );
\add_ln213_1_reg_766[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln213_1_reg_766[7]_i_3_n_3\,
      I1 => \add_ln213_1_reg_766_reg[7]\(6),
      I2 => \add_ln213_1_reg_766_reg[7]_0\(6),
      I3 => \^q1_reg\(6),
      O => \add_ln213_1_reg_766[7]_i_7_n_3\
    );
\add_ln213_1_reg_766[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(5),
      I1 => \add_ln213_1_reg_766_reg[7]\(5),
      I2 => \^q1_reg\(5),
      I3 => \add_ln213_1_reg_766[7]_i_4_n_3\,
      O => \add_ln213_1_reg_766[7]_i_8_n_3\
    );
\add_ln213_1_reg_766[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(4),
      I1 => \add_ln213_1_reg_766_reg[7]\(4),
      I2 => \^q1_reg\(4),
      I3 => \add_ln213_1_reg_766[7]_i_5_n_3\,
      O => \add_ln213_1_reg_766[7]_i_9_n_3\
    );
\add_ln213_1_reg_766_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln213_1_reg_766_reg[3]_i_1_n_3\,
      CO(2) => \add_ln213_1_reg_766_reg[3]_i_1_n_4\,
      CO(1) => \add_ln213_1_reg_766_reg[3]_i_1_n_5\,
      CO(0) => \add_ln213_1_reg_766_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln213_1_reg_766[3]_i_2_n_3\,
      DI(2) => \add_ln213_1_reg_766[3]_i_3_n_3\,
      DI(1) => \add_ln213_1_reg_766[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \b_V_reg_677_pp0_iter4_reg_reg[5]\(3 downto 0),
      S(3) => \add_ln213_1_reg_766[3]_i_5_n_3\,
      S(2) => \add_ln213_1_reg_766[3]_i_6_n_3\,
      S(1) => \add_ln213_1_reg_766[3]_i_7_n_3\,
      S(0) => \add_ln213_1_reg_766[3]_i_8_n_3\
    );
\add_ln213_1_reg_766_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln213_1_reg_766_reg[3]_i_1_n_3\,
      CO(3) => \NLW_add_ln213_1_reg_766_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln213_1_reg_766_reg[7]_i_2_n_4\,
      CO(1) => \add_ln213_1_reg_766_reg[7]_i_2_n_5\,
      CO(0) => \add_ln213_1_reg_766_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln213_1_reg_766[7]_i_3_n_3\,
      DI(1) => \add_ln213_1_reg_766[7]_i_4_n_3\,
      DI(0) => \add_ln213_1_reg_766[7]_i_5_n_3\,
      O(3 downto 0) => \b_V_reg_677_pp0_iter4_reg_reg[5]\(7 downto 4),
      S(3) => \add_ln213_1_reg_766[7]_i_6_n_3\,
      S(2) => \add_ln213_1_reg_766[7]_i_7_n_3\,
      S(1) => \add_ln213_1_reg_766[7]_i_8_n_3\,
      S(0) => \add_ln213_1_reg_766[7]_i_9_n_3\
    );
\p_reg_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_reg_reg(2),
      I1 => Q(2),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(2),
      O => \p_reg_reg_i_10__0_n_3\
    );
\p_reg_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_reg_reg(1),
      I1 => Q(1),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(1),
      O => \p_reg_reg_i_11__0_n_3\
    );
\p_reg_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => p_reg_reg(3),
      I1 => Q(3),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(3),
      I3 => \p_reg_reg_i_10__0_n_3\,
      O => \p_reg_reg_i_13__0_n_3\
    );
\p_reg_reg_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => p_reg_reg(2),
      I1 => Q(2),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(2),
      I3 => \p_reg_reg_i_11__0_n_3\,
      O => \p_reg_reg_i_14__0_n_3\
    );
\p_reg_reg_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => p_reg_reg(1),
      I1 => Q(1),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(1),
      I3 => DI(0),
      O => \p_reg_reg_i_15__0_n_3\
    );
\p_reg_reg_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(0),
      I1 => p_reg_reg(0),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(0),
      O => \p_reg_reg_i_16__1_n_3\
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_2__0_n_3\,
      CO(3) => \NLW_p_reg_reg_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \p_reg_reg_i_1__0_n_4\,
      CO(1) => \p_reg_reg_i_1__0_n_5\,
      CO(0) => \p_reg_reg_i_1__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_reg_reg_i_3_n_3,
      DI(1) => \p_reg_reg_i_4__0_n_3\,
      DI(0) => \p_reg_reg_i_5__0_n_3\,
      O(3 downto 0) => \^q1_reg_0\(3 downto 0),
      S(3) => \p_reg_reg_i_6__0_n_3\,
      S(2) => \p_reg_reg_i_7__0_n_3\,
      S(1) => \p_reg_reg_i_8__0_n_3\,
      S(0) => \p_reg_reg_i_9__0_n_3\
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_reg_reg_i_2__0_n_3\,
      CO(2) => \p_reg_reg_i_2__0_n_4\,
      CO(1) => \p_reg_reg_i_2__0_n_5\,
      CO(0) => \p_reg_reg_i_2__0_n_6\,
      CYINIT => '0',
      DI(3) => \p_reg_reg_i_10__0_n_3\,
      DI(2) => \p_reg_reg_i_11__0_n_3\,
      DI(1) => DI(0),
      DI(0) => xf_cv_icvSaturate8u_cv_load_3_reg_761(0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \p_reg_reg_i_13__0_n_3\,
      S(2) => \p_reg_reg_i_14__0_n_3\,
      S(1) => \p_reg_reg_i_15__0_n_3\,
      S(0) => \p_reg_reg_i_16__1_n_3\
    );
p_reg_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_reg_reg(5),
      I1 => Q(5),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(5),
      O => p_reg_reg_i_3_n_3
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_reg_reg(4),
      I1 => Q(4),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(4),
      O => \p_reg_reg_i_4__0_n_3\
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_reg_reg(3),
      I1 => Q(3),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(3),
      O => \p_reg_reg_i_5__0_n_3\
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => xf_cv_icvSaturate8u_cv_load_3_reg_761(6),
      I1 => Q(6),
      I2 => p_reg_reg(6),
      I3 => Q(7),
      I4 => p_reg_reg(7),
      I5 => xf_cv_icvSaturate8u_cv_load_3_reg_761(7),
      O => \p_reg_reg_i_6__0_n_3\
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => p_reg_reg_i_3_n_3,
      I1 => Q(6),
      I2 => p_reg_reg(6),
      I3 => xf_cv_icvSaturate8u_cv_load_3_reg_761(6),
      O => \p_reg_reg_i_7__0_n_3\
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => p_reg_reg(5),
      I1 => Q(5),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(5),
      I3 => \p_reg_reg_i_4__0_n_3\,
      O => \p_reg_reg_i_8__0_n_3\
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => p_reg_reg(4),
      I1 => Q(4),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(4),
      I3 => \p_reg_reg_i_5__0_n_3\,
      O => \p_reg_reg_i_9__0_n_3\
    );
\q0[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E994FE7200244280"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[0]_i_4_n_3\
    );
\q0[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0634DE84666A7000"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(0),
      I4 => \^o\(2),
      I5 => \^o\(1),
      O => \q0[0]_i_4__0_n_3\
    );
\q0[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B152BD7D51F720"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[0]_i_5_n_3\
    );
\q0[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EF9B3FF85F1AE48"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(1),
      I3 => \^o\(0),
      I4 => \^o\(3),
      I5 => \^o\(2),
      O => \q0[0]_i_5__0_n_3\
    );
\q0[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4659C4DFF7DF9A2C"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[0]_i_6_n_3\
    );
\q0[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8E05E779DA30B24"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[0]_i_6__0_n_3\
    );
\q0[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09F267503AE08F02"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[0]_i_7_n_3\
    );
\q0[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"497216B1112563C6"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[0]_i_7__0_n_3\
    );
\q0[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C702961686020276"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[10]_i_2_n_3\
    );
\q0[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"21E64A9000C0BD3E"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[10]_i_4_n_3\
    );
\q0[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2630347171797169"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[10]_i_5_n_3\
    );
\q0[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCFF3B3F333"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      O => \q0[10]_i_6_n_3\
    );
\q0[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vg_reg_778_reg[0]\(5),
      I1 => \^q1_reg\(5),
      O => \q0[11]_i_10_n_3\
    );
\q0[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vg_reg_778_reg[0]\(4),
      I1 => \^q1_reg\(4),
      O => \q0[11]_i_11_n_3\
    );
\q0[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0[11]_i_2__0_n_3\,
      I1 => \^q1_reg_0\(2),
      O => \p_reg_reg_i_1__0_0\
    );
\q0[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00DFDF0F00D0D0"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \q0_reg[11]\,
      I2 => \^zext_ln123_1_reg_730_reg[7]_0\(3),
      I3 => \q0[11]_i_6_n_3\,
      I4 => \^zext_ln123_1_reg_730_reg[7]_0\(2),
      I5 => \q0[11]_i_7_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_15\
    );
\q0[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6ABE2AAE2AAEBFBE"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[11]_i_2__0_n_3\
    );
\q0[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202FF0202"
    )
        port map (
      I0 => q1_reg_4,
      I1 => imgInput_data_empty_n,
      I2 => q1_reg_5,
      I3 => rgb2hsv_data_full_n,
      I4 => q1_reg_6,
      I5 => icmp_ln128_reg_673_pp0_iter9_reg,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
\q0[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444553733333"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(3),
      O => \q0[11]_i_6_n_3\
    );
\q0[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A207A026F532DD6"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[11]_i_7_n_3\
    );
\q0[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vg_reg_778_reg[0]\(7),
      I1 => \^q1_reg\(7),
      O => \q0[11]_i_8_n_3\
    );
\q0[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vg_reg_778_reg[0]\(6),
      I1 => \^q1_reg\(6),
      O => \q0[11]_i_9_n_3\
    );
\q0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFC0CAAAA"
    )
        port map (
      I0 => A(0),
      I1 => \q0[12]_i_2_n_3\,
      I2 => \^zext_ln123_1_reg_730_reg[7]_0\(2),
      I3 => \q0_reg[12]_0\,
      I4 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0,
      I5 => \^zext_ln123_1_reg_730_reg[7]_0\(3),
      O => \q0_reg[12]\
    );
\q0[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"347F310F245B731E"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[12]_i_2_n_3\
    );
\q0[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(2),
      I1 => \q0[13]_i_2_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_16\
    );
\q0[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000054"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \q0[13]_i_2__0_n_3\,
      I2 => \^o\(3),
      I3 => \^q1_reg_0\(0),
      I4 => \^q1_reg_0\(2),
      O => q1_reg_1
    );
\q0[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0612136717270376"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[13]_i_2_n_3\
    );
\q0[13]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"76"
    )
        port map (
      I0 => \^o\(2),
      I1 => \^o\(1),
      I2 => \^o\(0),
      O => \q0[13]_i_2__0_n_3\
    );
\q0[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0[14]_i_2_n_3\,
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(2),
      O => \zext_ln123_1_reg_730_reg[7]\
    );
\q0[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001110"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^o\(3),
      I2 => \^o\(2),
      I3 => \q0[14]_i_2__0_n_3\,
      I4 => \^q1_reg_0\(0),
      I5 => \^q1_reg_0\(2),
      O => q1_reg_3
    );
\q0[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAFFFABEFEBFE"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I5 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      O => \q0[14]_i_2_n_3\
    );
\q0[14]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o\(1),
      I1 => \^o\(0),
      O => \q0[14]_i_2__0_n_3\
    );
\q0[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^o\(3),
      I2 => \q0[15]_i_2_n_3\,
      I3 => \^o\(2),
      I4 => \^q1_reg_0\(0),
      I5 => \^q1_reg_0\(2),
      O => q1_reg_2
    );
\q0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o\(1),
      I1 => \^o\(0),
      O => \q0[15]_i_2_n_3\
    );
\q0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q1_reg_0\(3),
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => ap_enable_reg_pp0_iter6,
      O => ap_enable_reg_pp0_iter6_reg
    );
\q0[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000054"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \q0[16]_i_2_n_3\,
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I4 => \^zext_ln123_1_reg_730_reg[7]_0\(2),
      O => \zext_ln123_1_reg_730_reg[7]_1\
    );
\q0[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"76"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I1 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[16]_i_2_n_3\
    );
\q0[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001110"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I3 => \q0[17]_i_2_n_3\,
      I4 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I5 => \^zext_ln123_1_reg_730_reg[7]_0\(2),
      O => \zext_ln123_1_reg_730_reg[7]_3\
    );
\q0[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I1 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[17]_i_2_n_3\
    );
\q0[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I2 => \q0[18]_i_2_n_3\,
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I5 => \^zext_ln123_1_reg_730_reg[7]_0\(2),
      O => \zext_ln123_1_reg_730_reg[7]_2\
    );
\q0[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I1 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[18]_i_2_n_3\
    );
\q0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(3),
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => ap_enable_reg_pp0_iter5,
      O => ap_enable_reg_pp0_iter5_reg
    );
\q0[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vg_reg_778_reg[0]\(3),
      I1 => \^q1_reg\(3),
      O => \q0[19]_i_5_n_3\
    );
\q0[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vg_reg_778_reg[0]\(2),
      I1 => \^q1_reg\(2),
      O => \q0[19]_i_6_n_3\
    );
\q0[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vg_reg_778_reg[0]\(1),
      I1 => \^q1_reg\(1),
      O => \q0[19]_i_7_n_3\
    );
\q0[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vg_reg_778_reg[0]\(0),
      I1 => \^q1_reg\(0),
      O => \q0[19]_i_8_n_3\
    );
\q0[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA2A862BA0C6880"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[1]_i_4_n_3\
    );
\q0[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFF6AC40A2EE0880"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[1]_i_4__0_n_3\
    );
\q0[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A682CF03EB438"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[1]_i_5_n_3\
    );
\q0[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31D1AC3BD1AFAD30"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[1]_i_5__0_n_3\
    );
\q0[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05288CE67CD74088"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[1]_i_6_n_3\
    );
\q0[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD2BEC7EF86EBD28"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(0),
      I5 => \^o\(1),
      O => \q0[1]_i_6__0_n_3\
    );
\q0[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"360C19D679AE2436"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[1]_i_7_n_3\
    );
\q0[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AD4600B87A53B4"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(0),
      I5 => \^o\(1),
      O => \q0[1]_i_7__0_n_3\
    );
\q0[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E029E4AC4986000"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[2]_i_4_n_3\
    );
\q0[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D84AE7B2BA824008"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^o\(2),
      I2 => \^q1_reg_0\(0),
      I3 => \^o\(3),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[2]_i_4__0_n_3\
    );
\q0[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FAD31578BA6048"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[2]_i_5_n_3\
    );
\q0[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F8B54CB6FB8760"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[2]_i_5__0_n_3\
    );
\q0[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E2102CAE1AAD08C"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[2]_i_6_n_3\
    );
\q0[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D3C83C2792CD684"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(0),
      I5 => \^o\(1),
      O => \q0[2]_i_6__0_n_3\
    );
\q0[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5879255D3A464EF6"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[2]_i_7_n_3\
    );
\q0[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46F817EDBF44E896"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(1),
      I4 => \^o\(2),
      I5 => \^o\(0),
      O => \q0[2]_i_7__0_n_3\
    );
\q0[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6B543C009ACC2080"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[3]_i_4_n_3\
    );
\q0[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEFEB028288E2E00"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(1),
      I4 => \^o\(0),
      I5 => \^o\(2),
      O => \q0[3]_i_4__0_n_3\
    );
\q0[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8C112878EC5A78"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[3]_i_5_n_3\
    );
\q0[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA2FE194588CC338"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(0),
      I5 => \^o\(1),
      O => \q0[3]_i_5__0_n_3\
    );
\q0[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DB3A4BD898CA29E8"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[3]_i_6_n_3\
    );
\q0[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C68D7974B5F0E48"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(1),
      I3 => \^o\(2),
      I4 => \^o\(3),
      I5 => \^o\(0),
      O => \q0[3]_i_6__0_n_3\
    );
\q0[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46133B0F046C5804"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[3]_i_7_n_3\
    );
\q0[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05BA42AD45ADFAC4"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[3]_i_7__0_n_3\
    );
\q0[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"434658D026886A80"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[4]_i_4_n_3\
    );
\q0[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ED028674844A0A80"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[4]_i_4__0_n_3\
    );
\q0[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"434A58EE2CE14460"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[4]_i_5_n_3\
    );
\q0[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30226F5C99BAF460"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(0),
      I5 => \^o\(1),
      O => \q0[4]_i_5__0_n_3\
    );
\q0[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF17FA24F5040424"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[4]_i_6_n_3\
    );
\q0[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D820A5B0F5B4A4C"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(2),
      I3 => \^o\(3),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[4]_i_6__0_n_3\
    );
\q0[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34368FF863008DA6"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[4]_i_7_n_3\
    );
\q0[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E5B1B491E491B60"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[4]_i_7__0_n_3\
    );
\q0[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CE83468B4426400"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[5]_i_4_n_3\
    );
\q0[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6832AA68BAE46400"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(1),
      I4 => \^o\(0),
      I5 => \^o\(2),
      O => \q0[5]_i_4__0_n_3\
    );
\q0[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5BFC4B2B3909838"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[5]_i_5_n_3\
    );
\q0[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0275B9CF126C9A50"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(1),
      I4 => \^o\(2),
      I5 => \^o\(0),
      O => \q0[5]_i_5__0_n_3\
    );
\q0[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45BF06C837DB15F9"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(3),
      O => \q0[5]_i_6_n_3\
    );
\q0[5]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"261B1E1B1E4B1F48"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(0),
      I5 => \^o\(1),
      O => \q0[5]_i_6__0_n_3\
    );
\q0[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16FD438B628E74D2"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[5]_i_7_n_3\
    );
\q0[5]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC9CDDBC9DBC9D2"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(0),
      I5 => \^o\(1),
      O => \q0[5]_i_7__0_n_3\
    );
\q0[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5309E1896C00A80"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[6]_i_4_n_3\
    );
\q0[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46963C224C98E000"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(1),
      I4 => \^o\(0),
      I5 => \^o\(2),
      O => \q0[6]_i_4__0_n_3\
    );
\q0[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DD57EA25E9D7459"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[6]_i_5_n_3\
    );
\q0[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1F6A3C7A1D7B248"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[6]_i_5__0_n_3\
    );
\q0[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5F1A4C2E0C693D5"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[6]_i_6_n_3\
    );
\q0[6]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1232323236263625"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(1),
      I4 => \^o\(0),
      I5 => \^o\(2),
      O => \q0[6]_i_6__0_n_3\
    );
\q0[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44AF50AC52D823D1"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[6]_i_7_n_3\
    );
\q0[6]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999D999D9D9D9D94"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(1),
      I4 => \^o\(0),
      I5 => \^o\(2),
      O => \q0[6]_i_7__0_n_3\
    );
\q0[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E336F8A2A84C6082"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[7]_i_4_n_3\
    );
\q0[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D52F62A8E0C2080"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[7]_i_4__0_n_3\
    );
\q0[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70DB688640F11F13"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[7]_i_5_n_3\
    );
\q0[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"878687B687A68631"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[7]_i_5__0_n_3\
    );
\q0[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A590C2CF5A4B1F3"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[7]_i_6_n_3\
    );
\q0[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCFCFCFFB"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^q1_reg_0\(1),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^q1_reg_0\(0),
      O => \q0[7]_i_6__0_n_3\
    );
\q0[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F4B1B6C1B484B64"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[7]_i_7_n_3\
    );
\q0[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000001"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^o\(3),
      I2 => \^o\(1),
      I3 => \^o\(0),
      I4 => \^o\(2),
      I5 => \^q1_reg_0\(0),
      O => \q0[7]_i_7__0_n_3\
    );
\q0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B833FFFFB8330000"
    )
        port map (
      I0 => \q0[8]_i_2_n_3\,
      I1 => \^q1_reg_0\(2),
      I2 => \q0_reg[8]\,
      I3 => \^q1_reg_0\(1),
      I4 => \^q1_reg_0\(3),
      I5 => \q0_reg[8]_i_4_n_3\,
      O => \q0_reg[8]_i_4_0\
    );
\q0[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \^q1_reg_0\(0),
      I1 => \^o\(2),
      I2 => \^o\(0),
      I3 => \^o\(1),
      I4 => \^o\(3),
      O => \q0[8]_i_2_n_3\
    );
\q0[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44109E42C0FA280E"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[8]_i_4_n_3\
    );
\q0[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16318DE06348D2F5"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[8]_i_5_n_3\
    );
\q0[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0205FE890620882"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^o\(1),
      I2 => \^q1_reg_0\(0),
      I3 => \^o\(3),
      I4 => \^o\(2),
      I5 => \^o\(0),
      O => \q0[8]_i_5__0_n_3\
    );
\q0[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEB4444B91077BB"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[8]_i_6_n_3\
    );
\q0[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC445454553"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(2),
      I3 => \^o\(0),
      I4 => \^o\(1),
      I5 => \^o\(3),
      O => \q0[8]_i_6__0_n_3\
    );
\q0[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"323636262625252D"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[8]_i_7_n_3\
    );
\q0[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFDFFF0000"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \q0_reg[9]\,
      I2 => \^q1_reg_0\(0),
      I3 => \^q1_reg_0\(2),
      I4 => \^q1_reg_0\(3),
      I5 => \q0_reg[9]_i_4_n_3\,
      O => \q0_reg[9]_i_4_0\
    );
\q0[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6974A6EA1A840876"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[9]_i_4_n_3\
    );
\q0[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E4D3838490837E7"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[9]_i_5_n_3\
    );
\q0[9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0A4B0203062660E"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(1),
      I4 => \^o\(0),
      I5 => \^o\(2),
      O => \q0[9]_i_5__0_n_3\
    );
\q0[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26242C6DDDDDD9D9"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(3),
      O => \q0[9]_i_6_n_3\
    );
\q0[9]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888155555555"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^o\(3),
      I2 => \^o\(1),
      I3 => \^o\(0),
      I4 => \^o\(2),
      I5 => \^q1_reg_0\(0),
      O => \q0[9]_i_6__0_n_3\
    );
\q0[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454544444464646"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(3),
      O => \q0[9]_i_7_n_3\
    );
\q0_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2_n_3\,
      I1 => \q0_reg[0]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_4\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[0]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__0_n_3\,
      I1 => \q0_reg[0]_i_3__0_n_3\,
      O => \q0_reg[0]_i_3__0_0\,
      S => \^q1_reg_0\(3)
    );
\q0_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4_n_3\,
      I1 => \q0[0]_i_5_n_3\,
      O => \q0_reg[0]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[0]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__0_n_3\,
      I1 => \q0[0]_i_5__0_n_3\,
      O => \q0_reg[0]_i_2__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6_n_3\,
      I1 => \q0[0]_i_7_n_3\,
      O => \q0_reg[0]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[0]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__0_n_3\,
      I1 => \q0[0]_i_7__0_n_3\,
      O => \q0_reg[0]_i_3__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[10]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[10]_i_2_n_3\,
      I1 => \q0_reg[10]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_14\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[10]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[10]_i_2_n_3\,
      I1 => \q0_reg[10]_0\,
      O => \q0[10]_i_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[10]_i_4_n_3\,
      I1 => \q0[10]_i_5_n_3\,
      O => \q0_reg[10]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[10]_i_6_n_3\,
      I1 => \q0_reg[10]\,
      O => \q0_reg[10]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_reg[19]_i_3_n_3\,
      CO(3) => \q0_reg[11]_i_4_n_3\,
      CO(2) => \q0_reg[11]_i_4_n_4\,
      CO(1) => \q0_reg[11]_i_4_n_5\,
      CO(0) => \q0_reg[11]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \vg_reg_778_reg[0]\(7 downto 4),
      O(3 downto 0) => \^zext_ln123_1_reg_730_reg[7]_0\(3 downto 0),
      S(3) => \q0[11]_i_8_n_3\,
      S(2) => \q0[11]_i_9_n_3\,
      S(1) => \q0[11]_i_10_n_3\,
      S(0) => \q0[11]_i_11_n_3\
    );
\q0_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[19]_i_3_n_3\,
      CO(2) => \q0_reg[19]_i_3_n_4\,
      CO(1) => \q0_reg[19]_i_3_n_5\,
      CO(0) => \q0_reg[19]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \vg_reg_778_reg[0]\(3 downto 0),
      O(3 downto 0) => \^zext_ln123_1_reg_730_reg[3]\(3 downto 0),
      S(3) => \q0[19]_i_5_n_3\,
      S(2) => \q0[19]_i_6_n_3\,
      S(1) => \q0[19]_i_7_n_3\,
      S(0) => \q0[19]_i_8_n_3\
    );
\q0_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[1]_i_2_n_3\,
      I1 => \q0_reg[1]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_5\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[1]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[1]_i_2__0_n_3\,
      I1 => \q0_reg[1]_i_3__0_n_3\,
      O => \q0_reg[1]_i_3__0_0\,
      S => \^q1_reg_0\(3)
    );
\q0_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[1]_i_4_n_3\,
      I1 => \q0[1]_i_5_n_3\,
      O => \q0_reg[1]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[1]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[1]_i_4__0_n_3\,
      I1 => \q0[1]_i_5__0_n_3\,
      O => \q0_reg[1]_i_2__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[1]_i_6_n_3\,
      I1 => \q0[1]_i_7_n_3\,
      O => \q0_reg[1]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[1]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[1]_i_6__0_n_3\,
      I1 => \q0[1]_i_7__0_n_3\,
      O => \q0_reg[1]_i_3__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[2]_i_2_n_3\,
      I1 => \q0_reg[2]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_6\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[2]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[2]_i_2__0_n_3\,
      I1 => \q0_reg[2]_i_3__0_n_3\,
      O => \q0_reg[2]_i_3__0_0\,
      S => \^q1_reg_0\(3)
    );
\q0_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[2]_i_4_n_3\,
      I1 => \q0[2]_i_5_n_3\,
      O => \q0_reg[2]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[2]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[2]_i_4__0_n_3\,
      I1 => \q0[2]_i_5__0_n_3\,
      O => \q0_reg[2]_i_2__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[2]_i_6_n_3\,
      I1 => \q0[2]_i_7_n_3\,
      O => \q0_reg[2]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[2]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[2]_i_6__0_n_3\,
      I1 => \q0[2]_i_7__0_n_3\,
      O => \q0_reg[2]_i_3__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[3]_i_2_n_3\,
      I1 => \q0_reg[3]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_7\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[3]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[3]_i_2__0_n_3\,
      I1 => \q0_reg[3]_i_3__0_n_3\,
      O => \q0_reg[3]_i_3__0_0\,
      S => \^q1_reg_0\(3)
    );
\q0_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[3]_i_4_n_3\,
      I1 => \q0[3]_i_5_n_3\,
      O => \q0_reg[3]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[3]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[3]_i_4__0_n_3\,
      I1 => \q0[3]_i_5__0_n_3\,
      O => \q0_reg[3]_i_2__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[3]_i_6_n_3\,
      I1 => \q0[3]_i_7_n_3\,
      O => \q0_reg[3]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[3]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[3]_i_6__0_n_3\,
      I1 => \q0[3]_i_7__0_n_3\,
      O => \q0_reg[3]_i_3__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[4]_i_2_n_3\,
      I1 => \q0_reg[4]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_8\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[4]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[4]_i_2__0_n_3\,
      I1 => \q0_reg[4]_i_3__0_n_3\,
      O => \q0_reg[4]_i_3__0_0\,
      S => \^q1_reg_0\(3)
    );
\q0_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[4]_i_4_n_3\,
      I1 => \q0[4]_i_5_n_3\,
      O => \q0_reg[4]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[4]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[4]_i_4__0_n_3\,
      I1 => \q0[4]_i_5__0_n_3\,
      O => \q0_reg[4]_i_2__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[4]_i_6_n_3\,
      I1 => \q0[4]_i_7_n_3\,
      O => \q0_reg[4]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[4]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[4]_i_6__0_n_3\,
      I1 => \q0[4]_i_7__0_n_3\,
      O => \q0_reg[4]_i_3__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[5]_i_2_n_3\,
      I1 => \q0_reg[5]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_9\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[5]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[5]_i_2__0_n_3\,
      I1 => \q0_reg[5]_i_3__0_n_3\,
      O => \q0_reg[5]_i_3__0_0\,
      S => \^q1_reg_0\(3)
    );
\q0_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[5]_i_4_n_3\,
      I1 => \q0[5]_i_5_n_3\,
      O => \q0_reg[5]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[5]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[5]_i_4__0_n_3\,
      I1 => \q0[5]_i_5__0_n_3\,
      O => \q0_reg[5]_i_2__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[5]_i_6_n_3\,
      I1 => \q0[5]_i_7_n_3\,
      O => \q0_reg[5]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[5]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[5]_i_6__0_n_3\,
      I1 => \q0[5]_i_7__0_n_3\,
      O => \q0_reg[5]_i_3__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[6]_i_2_n_3\,
      I1 => \q0_reg[6]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_10\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[6]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[6]_i_2__0_n_3\,
      I1 => \q0_reg[6]_i_3__0_n_3\,
      O => \q0_reg[6]_i_3__0_0\,
      S => \^q1_reg_0\(3)
    );
\q0_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[6]_i_4_n_3\,
      I1 => \q0[6]_i_5_n_3\,
      O => \q0_reg[6]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[6]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[6]_i_4__0_n_3\,
      I1 => \q0[6]_i_5__0_n_3\,
      O => \q0_reg[6]_i_2__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[6]_i_6_n_3\,
      I1 => \q0[6]_i_7_n_3\,
      O => \q0_reg[6]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[6]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[6]_i_6__0_n_3\,
      I1 => \q0[6]_i_7__0_n_3\,
      O => \q0_reg[6]_i_3__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[7]_i_2_n_3\,
      I1 => \q0_reg[7]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_11\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[7]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[7]_i_2__0_n_3\,
      I1 => \q0_reg[7]_i_3__0_n_3\,
      O => \q0_reg[7]_i_3__0_0\,
      S => \^q1_reg_0\(3)
    );
\q0_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[7]_i_4_n_3\,
      I1 => \q0[7]_i_5_n_3\,
      O => \q0_reg[7]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[7]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[7]_i_4__0_n_3\,
      I1 => \q0[7]_i_5__0_n_3\,
      O => \q0_reg[7]_i_2__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[7]_i_6_n_3\,
      I1 => \q0[7]_i_7_n_3\,
      O => \q0_reg[7]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[7]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[7]_i_6__0_n_3\,
      I1 => \q0[7]_i_7__0_n_3\,
      O => \q0_reg[7]_i_3__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[8]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[8]_i_2_n_3\,
      I1 => \q0_reg[8]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_12\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[8]_i_4_n_3\,
      I1 => \q0[8]_i_5_n_3\,
      O => \q0_reg[8]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[8]_i_6_n_3\,
      I1 => \q0[8]_i_7_n_3\,
      O => \q0_reg[8]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[8]_i_5__0_n_3\,
      I1 => \q0[8]_i_6__0_n_3\,
      O => \q0_reg[8]_i_4_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[9]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[9]_i_2_n_3\,
      I1 => \q0_reg[9]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_13\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[9]_i_4_n_3\,
      I1 => \q0[9]_i_5_n_3\,
      O => \q0_reg[9]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[9]_i_6_n_3\,
      I1 => \q0[9]_i_7_n_3\,
      O => \q0_reg[9]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[9]_i_5__0_n_3\,
      I1 => \q0[9]_i_6__0_n_3\,
      O => \q0_reg[9]_i_4_n_3\,
      S => \^q1_reg_0\(2)
    );
q1_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"000F000E000D000C000B000A0009000800070006000500040003000200010000",
      INIT_11 => X"001F001E001D001C001B001A0019001800170016001500140013001200110010",
      INIT_12 => X"002F002E002D002C002B002A0029002800270026002500240023002200210020",
      INIT_13 => X"003F003E003D003C003B003A0039003800370036003500340033003200310030",
      INIT_14 => X"004F004E004D004C004B004A0049004800470046004500440043004200410040",
      INIT_15 => X"005F005E005D005C005B005A0059005800570056005500540053005200510050",
      INIT_16 => X"006F006E006D006C006B006A0069006800670066006500640063006200610060",
      INIT_17 => X"007F007E007D007C007B007A0079007800770076007500740073007200710070",
      INIT_18 => X"008F008E008D008C008B008A0089008800870086008500840083008200810080",
      INIT_19 => X"009F009E009D009C009B009A0099009800970096009500940093009200910090",
      INIT_1A => X"00AF00AE00AD00AC00AB00AA00A900A800A700A600A500A400A300A200A100A0",
      INIT_1B => X"00BF00BE00BD00BC00BB00BA00B900B800B700B600B500B400B300B200B100B0",
      INIT_1C => X"00CF00CE00CD00CC00CB00CA00C900C800C700C600C500C400C300C200C100C0",
      INIT_1D => X"00DF00DE00DD00DC00DB00DA00D900D800D700D600D500D400D300D200D100D0",
      INIT_1E => X"00EF00EE00ED00EC00EB00EA00E900E800E700E600E500E400E300E200E100E0",
      INIT_1F => X"00FF00FE00FD00FC00FB00FA00F900F800F700F600F500F400F300F200F100F0",
      INIT_20 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_21 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_22 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_23 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_24 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_25 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_26 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_27 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_28 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_29 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2A => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2B => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2C => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2D => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2E => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2F => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_30 => X"00000000000000000000000000000000000000000000000000000000000000FF",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => sel(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => q1_reg_i_6_n_6,
      ADDRBWRADDR(11 downto 4) => ret_13_fu_359_p2(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q1_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^q1_reg\(7 downto 0),
      DOBDO(15 downto 8) => NLW_q1_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => xf_cv_icvSaturate8u_cv_load_3_reg_761(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q1_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q1_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => xf_cv_icvSaturate8u_cv_ce0,
      ENBWREN => xf_cv_icvSaturate8u_cv_ce0,
      REGCEAREGCE => '0',
      REGCEB => xf_cv_icvSaturate8u_cv_load_3_reg_7610,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      O => xf_cv_icvSaturate8u_cv_ce0
    );
q1_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q1_reg_7(7),
      I1 => \^o411\(7),
      O => q1_reg_i_10_n_3
    );
q1_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q1_reg_7(6),
      I1 => \^o411\(6),
      O => q1_reg_i_11_n_3
    );
q1_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q1_reg_7(5),
      I1 => \^o411\(5),
      O => q1_reg_i_12_n_3
    );
q1_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q1_reg_7(4),
      I1 => \^o411\(4),
      O => q1_reg_i_13_n_3
    );
q1_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q1_reg_7(3),
      I1 => \^o411\(3),
      O => q1_reg_i_14_n_3
    );
q1_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q1_reg_7(2),
      I1 => \^o411\(2),
      O => q1_reg_i_15_n_3
    );
q1_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q1_reg_7(1),
      I1 => \^o411\(1),
      O => q1_reg_i_16_n_3
    );
q1_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q1_reg_7(0),
      I1 => \^o411\(0),
      O => q1_reg_i_17_n_3
    );
q1_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(7),
      I1 => q1_reg_7(7),
      O => q1_reg_i_18_n_3
    );
q1_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(6),
      I1 => q1_reg_7(6),
      O => q1_reg_i_19_n_3
    );
q1_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln128_reg_673_pp0_iter4_reg,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \^ap_enable_reg_pp0_iter1_reg\,
      O => xf_cv_icvSaturate8u_cv_load_3_reg_7610
    );
q1_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(5),
      I1 => q1_reg_7(5),
      O => q1_reg_i_20_n_3
    );
q1_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(4),
      I1 => q1_reg_7(4),
      O => q1_reg_i_21_n_3
    );
q1_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(3),
      I1 => q1_reg_7(3),
      O => q1_reg_i_22_n_3
    );
q1_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(2),
      I1 => q1_reg_7(2),
      O => q1_reg_i_23_n_3
    );
q1_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(1),
      I1 => q1_reg_7(1),
      O => q1_reg_i_24_n_3
    );
q1_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(0),
      I1 => q1_reg_7(0),
      O => q1_reg_i_25_n_3
    );
q1_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => q1_reg_i_4_n_3,
      CO(3 downto 1) => NLW_q1_reg_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => q1_reg_i_3_n_6,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => q1_reg_i_9_n_3,
      O(3 downto 2) => NLW_q1_reg_i_3_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => sel(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \^o411\(8)
    );
q1_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => q1_reg_i_5_n_3,
      CO(3) => q1_reg_i_4_n_3,
      CO(2) => q1_reg_i_4_n_4,
      CO(1) => q1_reg_i_4_n_5,
      CO(0) => q1_reg_i_4_n_6,
      CYINIT => '0',
      DI(3 downto 0) => q1_reg_7(7 downto 4),
      O(3 downto 0) => sel(7 downto 4),
      S(3) => q1_reg_i_10_n_3,
      S(2) => q1_reg_i_11_n_3,
      S(1) => q1_reg_i_12_n_3,
      S(0) => q1_reg_i_13_n_3
    );
q1_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q1_reg_i_5_n_3,
      CO(2) => q1_reg_i_5_n_4,
      CO(1) => q1_reg_i_5_n_5,
      CO(0) => q1_reg_i_5_n_6,
      CYINIT => '1',
      DI(3 downto 0) => q1_reg_7(3 downto 0),
      O(3 downto 0) => sel(3 downto 0),
      S(3) => q1_reg_i_14_n_3,
      S(2) => q1_reg_i_15_n_3,
      S(1) => q1_reg_i_16_n_3,
      S(0) => q1_reg_i_17_n_3
    );
q1_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => q1_reg_i_7_n_3,
      CO(3 downto 1) => NLW_q1_reg_i_6_CO_UNCONNECTED(3 downto 1),
      CO(0) => q1_reg_i_6_n_6,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_q1_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
q1_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => q1_reg_i_8_n_3,
      CO(3) => q1_reg_i_7_n_3,
      CO(2) => q1_reg_i_7_n_4,
      CO(1) => q1_reg_i_7_n_5,
      CO(0) => q1_reg_i_7_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \^d\(7 downto 4),
      O(3 downto 0) => ret_13_fu_359_p2(7 downto 4),
      S(3) => q1_reg_i_18_n_3,
      S(2) => q1_reg_i_19_n_3,
      S(1) => q1_reg_i_20_n_3,
      S(0) => q1_reg_i_21_n_3
    );
q1_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q1_reg_i_8_n_3,
      CO(2) => q1_reg_i_8_n_4,
      CO(1) => q1_reg_i_8_n_5,
      CO(0) => q1_reg_i_8_n_6,
      CYINIT => '1',
      DI(3 downto 0) => \^d\(3 downto 0),
      O(3 downto 0) => ret_13_fu_359_p2(3 downto 0),
      S(3) => q1_reg_i_22_n_3,
      S(2) => q1_reg_i_23_n_3,
      S(1) => q1_reg_i_24_n_3,
      S(0) => q1_reg_i_25_n_3
    );
q1_reg_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o411\(8),
      O => q1_reg_i_9_n_3
    );
q2_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"000F000E000D000C000B000A0009000800070006000500040003000200010000",
      INIT_11 => X"001F001E001D001C001B001A0019001800170016001500140013001200110010",
      INIT_12 => X"002F002E002D002C002B002A0029002800270026002500240023002200210020",
      INIT_13 => X"003F003E003D003C003B003A0039003800370036003500340033003200310030",
      INIT_14 => X"004F004E004D004C004B004A0049004800470046004500440043004200410040",
      INIT_15 => X"005F005E005D005C005B005A0059005800570056005500540053005200510050",
      INIT_16 => X"006F006E006D006C006B006A0069006800670066006500640063006200610060",
      INIT_17 => X"007F007E007D007C007B007A0079007800770076007500740073007200710070",
      INIT_18 => X"008F008E008D008C008B008A0089008800870086008500840083008200810080",
      INIT_19 => X"009F009E009D009C009B009A0099009800970096009500940093009200910090",
      INIT_1A => X"00AF00AE00AD00AC00AB00AA00A900A800A700A600A500A400A300A200A100A0",
      INIT_1B => X"00BF00BE00BD00BC00BB00BA00B900B800B700B600B500B400B300B200B100B0",
      INIT_1C => X"00CF00CE00CD00CC00CB00CA00C900C800C700C600C500C400C300C200C100C0",
      INIT_1D => X"00DF00DE00DD00DC00DB00DA00D900D800D700D600D500D400D300D200D100D0",
      INIT_1E => X"00EF00EE00ED00EC00EB00EA00E900E800E700E600E500E400E300E200E100E0",
      INIT_1F => X"00FF00FE00FD00FC00FB00FA00F900F800F700F600F500F400F300F200F100F0",
      INIT_20 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_21 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_22 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_23 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_24 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_25 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_26 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_27 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_28 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_29 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2A => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2B => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2C => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2D => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2E => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2F => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_30 => X"00000000000000000000000000000000000000000000000000000000000000FF",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12) => q2_reg_i_3_n_6,
      ADDRARDADDR(11 downto 4) => ret_12_fu_299_p2(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => q2_reg_i_6_n_6,
      ADDRBWRADDR(11) => q2_reg_i_7_n_7,
      ADDRBWRADDR(10) => q2_reg_i_7_n_8,
      ADDRBWRADDR(9) => q2_reg_i_7_n_9,
      ADDRBWRADDR(8) => q2_reg_i_7_n_10,
      ADDRBWRADDR(7) => q2_reg_i_8_n_7,
      ADDRBWRADDR(6) => q2_reg_i_8_n_8,
      ADDRBWRADDR(5) => q2_reg_i_8_n_9,
      ADDRBWRADDR(4) => q2_reg_i_8_n_10,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q2_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => xf_cv_icvSaturate8u_cv_load_2_reg_725(7 downto 0),
      DOBDO(15 downto 8) => NLW_q2_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^i650\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q2_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q2_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => xf_cv_icvSaturate8u_cv_ce2,
      ENBWREN => xf_cv_icvSaturate8u_cv_ce2,
      REGCEAREGCE => xf_cv_icvSaturate8u_cv_load_2_reg_7250,
      REGCEB => xf_cv_icvSaturate8u_cv_load_2_reg_7250,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q2_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      O => xf_cv_icvSaturate8u_cv_ce2
    );
q2_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(6),
      I1 => q2_reg_1(6),
      O => q2_reg_i_10_n_3
    );
q2_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(5),
      I1 => q2_reg_1(5),
      O => q2_reg_i_11_n_3
    );
q2_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(4),
      I1 => q2_reg_1(4),
      O => q2_reg_i_12_n_3
    );
q2_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(3),
      I1 => q2_reg_1(3),
      O => q2_reg_i_13_n_3
    );
q2_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(2),
      I1 => q2_reg_1(2),
      O => q2_reg_i_14_n_3
    );
q2_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(1),
      I1 => q2_reg_1(1),
      O => q2_reg_i_15_n_3
    );
q2_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(0),
      I1 => q2_reg_1(0),
      O => q2_reg_i_16_n_3
    );
q2_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(7),
      I1 => q2_reg_1(7),
      O => q2_reg_i_17_n_3
    );
q2_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(6),
      I1 => q2_reg_1(6),
      O => q2_reg_i_18_n_3
    );
q2_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(5),
      I1 => q2_reg_1(5),
      O => q2_reg_i_19_n_3
    );
q2_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln128_reg_673_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^ap_enable_reg_pp0_iter1_reg\,
      O => xf_cv_icvSaturate8u_cv_load_2_reg_7250
    );
q2_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(4),
      I1 => q2_reg_1(4),
      O => q2_reg_i_20_n_3
    );
q2_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(3),
      I1 => q2_reg_1(3),
      O => q2_reg_i_21_n_3
    );
q2_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(2),
      I1 => q2_reg_1(2),
      O => q2_reg_i_22_n_3
    );
q2_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(1),
      I1 => q2_reg_1(1),
      O => q2_reg_i_23_n_3
    );
q2_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(0),
      I1 => q2_reg_1(0),
      O => q2_reg_i_24_n_3
    );
q2_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => q2_reg_i_4_n_3,
      CO(3 downto 1) => NLW_q2_reg_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => q2_reg_i_3_n_6,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_q2_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
q2_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => q2_reg_i_5_n_3,
      CO(3) => q2_reg_i_4_n_3,
      CO(2) => q2_reg_i_4_n_4,
      CO(1) => q2_reg_i_4_n_5,
      CO(0) => q2_reg_i_4_n_6,
      CYINIT => '0',
      DI(3 downto 0) => q2_reg_0(7 downto 4),
      O(3 downto 0) => ret_12_fu_299_p2(7 downto 4),
      S(3) => q2_reg_i_9_n_3,
      S(2) => q2_reg_i_10_n_3,
      S(1) => q2_reg_i_11_n_3,
      S(0) => q2_reg_i_12_n_3
    );
q2_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q2_reg_i_5_n_3,
      CO(2) => q2_reg_i_5_n_4,
      CO(1) => q2_reg_i_5_n_5,
      CO(0) => q2_reg_i_5_n_6,
      CYINIT => '1',
      DI(3 downto 0) => q2_reg_0(3 downto 0),
      O(3 downto 0) => ret_12_fu_299_p2(3 downto 0),
      S(3) => q2_reg_i_13_n_3,
      S(2) => q2_reg_i_14_n_3,
      S(1) => q2_reg_i_15_n_3,
      S(0) => q2_reg_i_16_n_3
    );
q2_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => q2_reg_i_7_n_3,
      CO(3 downto 1) => NLW_q2_reg_i_6_CO_UNCONNECTED(3 downto 1),
      CO(0) => q2_reg_i_6_n_6,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_q2_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
q2_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => q2_reg_i_8_n_3,
      CO(3) => q2_reg_i_7_n_3,
      CO(2) => q2_reg_i_7_n_4,
      CO(1) => q2_reg_i_7_n_5,
      CO(0) => q2_reg_i_7_n_6,
      CYINIT => '0',
      DI(3 downto 0) => q2_reg_1(7 downto 4),
      O(3) => q2_reg_i_7_n_7,
      O(2) => q2_reg_i_7_n_8,
      O(1) => q2_reg_i_7_n_9,
      O(0) => q2_reg_i_7_n_10,
      S(3) => q2_reg_i_17_n_3,
      S(2) => q2_reg_i_18_n_3,
      S(1) => q2_reg_i_19_n_3,
      S(0) => q2_reg_i_20_n_3
    );
q2_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q2_reg_i_8_n_3,
      CO(2) => q2_reg_i_8_n_4,
      CO(1) => q2_reg_i_8_n_5,
      CO(0) => q2_reg_i_8_n_6,
      CYINIT => '1',
      DI(3 downto 0) => q2_reg_1(3 downto 0),
      O(3) => q2_reg_i_8_n_7,
      O(2) => q2_reg_i_8_n_8,
      O(1) => q2_reg_i_8_n_9,
      O(0) => q2_reg_i_8_n_10,
      S(3) => q2_reg_i_21_n_3,
      S(2) => q2_reg_i_22_n_3,
      S(1) => q2_reg_i_23_n_3,
      S(0) => q2_reg_i_24_n_3
    );
q2_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(7),
      I1 => q2_reg_1(7),
      O => q2_reg_i_9_n_3
    );
\vmin_V_reg_745[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vmin_V_reg_745_reg[7]\(3),
      I1 => xf_cv_icvSaturate8u_cv_load_2_reg_725(3),
      O => \vmin_V_reg_745[3]_i_2_n_3\
    );
\vmin_V_reg_745[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vmin_V_reg_745_reg[7]\(2),
      I1 => xf_cv_icvSaturate8u_cv_load_2_reg_725(2),
      O => \vmin_V_reg_745[3]_i_3_n_3\
    );
\vmin_V_reg_745[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vmin_V_reg_745_reg[7]\(1),
      I1 => xf_cv_icvSaturate8u_cv_load_2_reg_725(1),
      O => \vmin_V_reg_745[3]_i_4_n_3\
    );
\vmin_V_reg_745[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vmin_V_reg_745_reg[7]\(0),
      I1 => xf_cv_icvSaturate8u_cv_load_2_reg_725(0),
      O => \vmin_V_reg_745[3]_i_5_n_3\
    );
\vmin_V_reg_745[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vmin_V_reg_745_reg[7]\(7),
      I1 => xf_cv_icvSaturate8u_cv_load_2_reg_725(7),
      O => \vmin_V_reg_745[7]_i_3_n_3\
    );
\vmin_V_reg_745[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vmin_V_reg_745_reg[7]\(6),
      I1 => xf_cv_icvSaturate8u_cv_load_2_reg_725(6),
      O => \vmin_V_reg_745[7]_i_4_n_3\
    );
\vmin_V_reg_745[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vmin_V_reg_745_reg[7]\(5),
      I1 => xf_cv_icvSaturate8u_cv_load_2_reg_725(5),
      O => \vmin_V_reg_745[7]_i_5_n_3\
    );
\vmin_V_reg_745[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vmin_V_reg_745_reg[7]\(4),
      I1 => xf_cv_icvSaturate8u_cv_load_2_reg_725(4),
      O => \vmin_V_reg_745[7]_i_6_n_3\
    );
\vmin_V_reg_745_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vmin_V_reg_745_reg[3]_i_1_n_3\,
      CO(2) => \vmin_V_reg_745_reg[3]_i_1_n_4\,
      CO(1) => \vmin_V_reg_745_reg[3]_i_1_n_5\,
      CO(0) => \vmin_V_reg_745_reg[3]_i_1_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => \vmin_V_reg_745_reg[7]\(3 downto 0),
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \vmin_V_reg_745[3]_i_2_n_3\,
      S(2) => \vmin_V_reg_745[3]_i_3_n_3\,
      S(1) => \vmin_V_reg_745[3]_i_4_n_3\,
      S(0) => \vmin_V_reg_745[3]_i_5_n_3\
    );
\vmin_V_reg_745_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \vmin_V_reg_745_reg[3]_i_1_n_3\,
      CO(3) => \NLW_vmin_V_reg_745_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \vmin_V_reg_745_reg[7]_i_2_n_4\,
      CO(1) => \vmin_V_reg_745_reg[7]_i_2_n_5\,
      CO(0) => \vmin_V_reg_745_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \vmin_V_reg_745_reg[7]\(6 downto 4),
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \vmin_V_reg_745[7]_i_3_n_3\,
      S(2) => \vmin_V_reg_745[7]_i_4_n_3\,
      S(1) => \vmin_V_reg_745[7]_i_5_n_3\,
      S(0) => \vmin_V_reg_745[7]_i_6_n_3\
    );
\vr_reg_772_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_reg[11]_i_4_n_3\,
      CO(3 downto 1) => \NLW_vr_reg_772_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0\(9),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_vr_reg_772_reg[0]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \zext_ln123_1_reg_730_reg[8]\(1 downto 0),
      S(3 downto 1) => B"001",
      S(0) => \vg_reg_778_reg[0]\(8)
    );
\zext_ln123_1_reg_730[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i650\(3),
      I1 => \zext_ln123_1_reg_730_reg[7]_17\(3),
      O => \zext_ln123_1_reg_730[3]_i_2_n_3\
    );
\zext_ln123_1_reg_730[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i650\(2),
      I1 => \zext_ln123_1_reg_730_reg[7]_17\(2),
      O => \zext_ln123_1_reg_730[3]_i_3_n_3\
    );
\zext_ln123_1_reg_730[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i650\(1),
      I1 => \zext_ln123_1_reg_730_reg[7]_17\(1),
      O => \zext_ln123_1_reg_730[3]_i_4_n_3\
    );
\zext_ln123_1_reg_730[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i650\(0),
      I1 => \zext_ln123_1_reg_730_reg[7]_17\(0),
      O => \zext_ln123_1_reg_730[3]_i_5_n_3\
    );
\zext_ln123_1_reg_730[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i650\(7),
      I1 => \zext_ln123_1_reg_730_reg[7]_17\(7),
      O => \zext_ln123_1_reg_730[7]_i_2_n_3\
    );
\zext_ln123_1_reg_730[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i650\(6),
      I1 => \zext_ln123_1_reg_730_reg[7]_17\(6),
      O => \zext_ln123_1_reg_730[7]_i_3_n_3\
    );
\zext_ln123_1_reg_730[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i650\(5),
      I1 => \zext_ln123_1_reg_730_reg[7]_17\(5),
      O => \zext_ln123_1_reg_730[7]_i_4_n_3\
    );
\zext_ln123_1_reg_730[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i650\(4),
      I1 => \zext_ln123_1_reg_730_reg[7]_17\(4),
      O => \zext_ln123_1_reg_730[7]_i_5_n_3\
    );
\zext_ln123_1_reg_730_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zext_ln123_1_reg_730_reg[3]_i_1_n_3\,
      CO(2) => \zext_ln123_1_reg_730_reg[3]_i_1_n_4\,
      CO(1) => \zext_ln123_1_reg_730_reg[3]_i_1_n_5\,
      CO(0) => \zext_ln123_1_reg_730_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^i650\(3 downto 0),
      O(3 downto 0) => \^o411\(3 downto 0),
      S(3) => \zext_ln123_1_reg_730[3]_i_2_n_3\,
      S(2) => \zext_ln123_1_reg_730[3]_i_3_n_3\,
      S(1) => \zext_ln123_1_reg_730[3]_i_4_n_3\,
      S(0) => \zext_ln123_1_reg_730[3]_i_5_n_3\
    );
\zext_ln123_1_reg_730_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln123_1_reg_730_reg[3]_i_1_n_3\,
      CO(3) => \zext_ln123_1_reg_730_reg[7]_i_1_n_3\,
      CO(2) => \zext_ln123_1_reg_730_reg[7]_i_1_n_4\,
      CO(1) => \zext_ln123_1_reg_730_reg[7]_i_1_n_5\,
      CO(0) => \zext_ln123_1_reg_730_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^i650\(7 downto 4),
      O(3 downto 0) => \^o411\(7 downto 4),
      S(3) => \zext_ln123_1_reg_730[7]_i_2_n_3\,
      S(2) => \zext_ln123_1_reg_730[7]_i_3_n_3\,
      S(1) => \zext_ln123_1_reg_730[7]_i_4_n_3\,
      S(0) => \zext_ln123_1_reg_730[7]_i_5_n_3\
    );
\zext_ln123_1_reg_730_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln123_1_reg_730_reg[7]_i_1_n_3\,
      CO(3 downto 1) => \NLW_zext_ln123_1_reg_730_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^o411\(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_zext_ln123_1_reg_730_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc is
  port (
    ap_done_reg : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    ap_return_0_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_1_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_src_mat_cols_c_i_empty_n : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start : in STD_LOGIC;
    p_src_mat_rows_c_i_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \ap_return_0_preg_reg[15]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[14]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[13]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[12]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[11]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[10]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[9]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[8]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[7]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[6]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[5]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[4]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[3]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[2]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[1]_0\ : in STD_LOGIC;
    \ap_return_0_preg_reg[0]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[15]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[14]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[13]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[12]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[11]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[10]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[9]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[8]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[7]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[6]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[5]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[4]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[3]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[2]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[1]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc is
  signal \^ap_done_reg\ : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC;
begin
  ap_done_reg <= \^ap_done_reg\;
  ap_done_reg_reg_0 <= \^ap_done_reg_reg_0\;
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_1,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_0_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => p_src_mat_cols_c_i_empty_n,
      I2 => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
      I3 => p_src_mat_rows_c_i_empty_n,
      O => \^ap_done_reg_reg_0\
    );
\ap_return_0_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[0]_0\,
      Q => ap_return_0_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[10]_0\,
      Q => ap_return_0_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[11]_0\,
      Q => ap_return_0_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[12]_0\,
      Q => ap_return_0_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[13]_0\,
      Q => ap_return_0_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[14]_0\,
      Q => ap_return_0_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[15]_0\,
      Q => ap_return_0_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[1]_0\,
      Q => ap_return_0_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[2]_0\,
      Q => ap_return_0_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[3]_0\,
      Q => ap_return_0_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[4]_0\,
      Q => ap_return_0_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[5]_0\,
      Q => ap_return_0_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[6]_0\,
      Q => ap_return_0_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[7]_0\,
      Q => ap_return_0_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[8]_0\,
      Q => ap_return_0_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_0_preg_reg[9]_0\,
      Q => ap_return_0_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[0]_0\,
      Q => ap_return_1_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[10]_0\,
      Q => ap_return_1_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[11]_0\,
      Q => ap_return_1_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[12]_0\,
      Q => ap_return_1_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[13]_0\,
      Q => ap_return_1_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[14]_0\,
      Q => ap_return_1_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[15]_0\,
      Q => ap_return_1_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[1]_0\,
      Q => ap_return_1_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[2]_0\,
      Q => ap_return_1_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[3]_0\,
      Q => ap_return_1_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[4]_0\,
      Q => ap_return_1_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[5]_0\,
      Q => ap_return_1_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[6]_0\,
      Q => ap_return_1_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[7]_0\,
      Q => ap_return_1_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[8]_0\,
      Q => ap_return_1_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done_reg_reg_0\,
      D => \ap_return_1_preg_reg[9]_0\,
      Q => ap_return_1_preg(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc is
  port (
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \gmem0_addr_2_reg_760_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    ap_sync_channel_write_low_th_1_2 : out STD_LOGIC;
    shiftReg_ce_1 : out STD_LOGIC;
    ap_sync_channel_write_low_th_2_0 : out STD_LOGIC;
    shiftReg_ce_2 : out STD_LOGIC;
    ap_sync_channel_write_low_th_2_1 : out STD_LOGIC;
    shiftReg_ce_3 : out STD_LOGIC;
    ap_sync_channel_write_low_th_1_1 : out STD_LOGIC;
    shiftReg_ce_4 : out STD_LOGIC;
    ap_sync_channel_write_low_th_0_2 : out STD_LOGIC;
    ap_sync_channel_write_low_th_0_1 : out STD_LOGIC;
    ap_sync_channel_write_low_th_0_0 : out STD_LOGIC;
    shiftReg_ce_5 : out STD_LOGIC;
    ap_sync_channel_write_low_th_1_0 : out STD_LOGIC;
    shiftReg_ce_6 : out STD_LOGIC;
    ap_sync_channel_write_high_th_2_1 : out STD_LOGIC;
    shiftReg_ce_7 : out STD_LOGIC;
    shiftReg_ce_8 : out STD_LOGIC;
    ap_sync_channel_write_high_th_2_0 : out STD_LOGIC;
    ap_sync_channel_write_high_th_1_2 : out STD_LOGIC;
    shiftReg_ce_9 : out STD_LOGIC;
    ap_sync_channel_write_high_th_2_2 : out STD_LOGIC;
    shiftReg_ce_10 : out STD_LOGIC;
    ap_sync_channel_write_high_th_1_1 : out STD_LOGIC;
    shiftReg_ce_11 : out STD_LOGIC;
    ap_sync_channel_write_high_th_1_0 : out STD_LOGIC;
    shiftReg_ce_12 : out STD_LOGIC;
    ap_sync_channel_write_high_th_0_2 : out STD_LOGIC;
    shiftReg_ce_13 : out STD_LOGIC;
    ap_sync_channel_write_high_th_0_1 : out STD_LOGIC;
    shiftReg_ce_14 : out STD_LOGIC;
    shiftReg_ce_15 : out STD_LOGIC;
    ap_sync_channel_write_low_th_2_2 : out STD_LOGIC;
    shiftReg_ce_16 : out STD_LOGIC;
    ap_sync_channel_write_high_th_0_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready : out STD_LOGIC;
    ap_done_reg_reg_1 : out STD_LOGIC;
    \low_th_2_0_fu_78_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_1_fu_90_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_2_1_fu_102_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_0_1_fu_114_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_1_2_fu_126_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_2_2_fu_138_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_0_2_fu_134_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_1_2_fu_130_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_2_2_fu_122_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_0_2_fu_118_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_1_1_fu_110_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_2_1_fu_106_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_0_1_fu_98_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_1_1_fu_94_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \low_th_2_2_fu_86_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_0_fu_82_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_1_fu_74_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_2_fu_70_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    gmem0_ARREADY : in STD_LOGIC;
    gmem1_ARREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \j_reg_238_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_U0_ap_start : in STD_LOGIC;
    low_thresh_c_i_empty_n : in STD_LOGIC;
    high_thresh_c_i_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_low_th_0_2 : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_0_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_2_0 : in STD_LOGIC;
    low_th_2_0_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_1_2 : in STD_LOGIC;
    low_th_1_2_full_n : in STD_LOGIC;
    low_th_2_1_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_2_1 : in STD_LOGIC;
    low_th_1_1_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_1_1 : in STD_LOGIC;
    low_th_0_2_full_n : in STD_LOGIC;
    low_th_0_1_full_n : in STD_LOGIC;
    low_th_0_0_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_0_0 : in STD_LOGIC;
    low_th_1_0_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_1_0 : in STD_LOGIC;
    high_th_2_1_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_2_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_2_0 : in STD_LOGIC;
    high_th_2_0_full_n : in STD_LOGIC;
    high_th_1_2_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_1_2 : in STD_LOGIC;
    high_th_2_2_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_2_2 : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_1_0 : in STD_LOGIC;
    high_th_1_0_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_1_1 : in STD_LOGIC;
    high_th_1_1_full_n : in STD_LOGIC;
    high_th_0_2_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_0_2 : in STD_LOGIC;
    high_th_0_1_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_0_1 : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    low_th_2_2_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_0_0 : in STD_LOGIC;
    high_th_0_0_full_n : in STD_LOGIC;
    high_th_1_2_empty_n : in STD_LOGIC;
    high_th_2_1_empty_n : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg : in STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg : in STD_LOGIC;
    \low_thresh_read_reg_725_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \high_thresh_read_reg_732_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \low_th_2_2_fu_86_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_2_fu_70_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln138_fu_249_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln138_reg_739 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add_ln138_reg_739[0]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln138_reg_739[1]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln138_reg_739[1]_i_2_n_3\ : STD_LOGIC;
  signal add_ln143_fu_265_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln144_1_fu_294_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln145_1_fu_315_p2 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal add_ln146_fu_326_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln147_fu_337_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln148_fu_348_p2 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal add_ln149_fu_359_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln149_reg_7840 : STD_LOGIC;
  signal add_ln149_reg_784_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[1]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__1_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_4_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_i_1_n_3 : STD_LOGIC;
  signal ap_done_reg_i_2_n_3 : STD_LOGIC;
  signal ap_done_reg_i_3_n_3 : STD_LOGIC;
  signal ap_done_reg_i_4_n_3 : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_3\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_3 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter3_reg_0\ : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1_i_3_n_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1_i_4_n_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1_i_5_n_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1_i_6_n_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1_i_7_n_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1_i_8_n_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1_i_9_n_3 : STD_LOGIC;
  signal \^colorthresholding_9_0_3_2160_3840_1_loop_vitis_loop_138_1_proc_u0_high_thresh_read\ : STD_LOGIC;
  signal \^colorthresholding_9_0_3_2160_3840_1_u0_m_axi_gmem1_arvalid\ : STD_LOGIC;
  signal \data_p2[63]_i_3_n_3\ : STD_LOGIC;
  signal \data_p2[63]_i_4_n_3\ : STD_LOGIC;
  signal gmem0_addr_1_reg_754 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \gmem0_addr_1_reg_754[3]_i_2_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754[3]_i_3_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754[3]_i_4_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[63]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[63]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_754_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal gmem0_addr_2_reg_760 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \gmem0_addr_2_reg_760[0]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760[3]_i_2_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760[3]_i_3_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760[3]_i_4_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760[3]_i_5_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[63]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[63]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_2_reg_760_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal gmem0_addr_reg_748 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \gmem0_addr_reg_748[3]_i_2_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748[3]_i_3_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748[3]_i_4_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748[3]_i_5_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[63]_i_2_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[63]_i_2_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[63]_i_2_n_6\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gmem0_addr_reg_748_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal gmem1_addr_1_reg_772 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \gmem1_addr_1_reg_772[3]_i_2_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772[3]_i_3_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772[3]_i_4_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[63]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[63]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_772_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal gmem1_addr_2_reg_778 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \gmem1_addr_2_reg_778[0]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778[3]_i_2_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778[3]_i_3_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778[3]_i_4_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778[3]_i_5_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[63]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[63]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_778_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal gmem1_addr_reg_766 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \gmem1_addr_reg_766[3]_i_2_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766[3]_i_3_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766[3]_i_4_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766[3]_i_5_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[63]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[63]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gmem1_addr_reg_766_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal high_th_2_0_1_fu_1140 : STD_LOGIC;
  signal high_th_2_0_2_fu_1180 : STD_LOGIC;
  signal high_th_2_0_fu_820 : STD_LOGIC;
  signal high_th_2_1_1_fu_1100 : STD_LOGIC;
  signal high_th_2_1_2_fu_1260 : STD_LOGIC;
  signal high_th_2_1_fu_740 : STD_LOGIC;
  signal high_th_2_2_1_fu_1060 : STD_LOGIC;
  signal high_th_2_2_2_fu_1380 : STD_LOGIC;
  signal high_th_2_2_fu_700 : STD_LOGIC;
  signal high_thresh_read_reg_732 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal i_reg_226 : STD_LOGIC;
  signal i_reg_2260 : STD_LOGIC;
  signal i_reg_226_pp0_iter1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i_reg_226_pp0_iter2_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i_reg_226_pp0_iter3_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_reg_226_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_reg_226_reg_n_3_[1]\ : STD_LOGIC;
  signal \icmp_ln138_reg_744_reg_n_3_[0]\ : STD_LOGIC;
  signal j_reg_238 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal low_thresh_read_reg_725 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal \^shiftreg_ce_0\ : STD_LOGIC;
  signal \^shiftreg_ce_7\ : STD_LOGIC;
  signal \^shiftreg_ce_8\ : STD_LOGIC;
  signal trunc_ln144_fu_276_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zext_ln145_fu_311_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gmem0_addr_1_reg_754_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem0_addr_2_reg_760_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem0_addr_2_reg_760_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem0_addr_reg_748_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem1_addr_1_reg_772_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem1_addr_2_reg_778_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem1_addr_2_reg_778_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem1_addr_reg_766_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__10\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__11\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__12\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__13\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__14\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__15\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__16\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__5\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__6\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__7\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__8\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__9\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \add_ln138_reg_739[1]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \add_ln149_reg_784[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \add_ln149_reg_784[3]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \add_ln149_reg_784[3]_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair32";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_0_0_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_0_1_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_0_2_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_1_0_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_1_1_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_1_2_i_1 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_2_0_i_1 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_2_1_i_1 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_high_th_2_2_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_0_0_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_0_1_i_1 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_0_2_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_1_0_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_1_1_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_1_2_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_2_0_i_1 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_2_1_i_2 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_low_th_2_2_i_1 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_p2[63]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_p2[63]_i_1__0\ : label is "soft_lutpair56";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gmem0_addr_1_reg_754_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_1_reg_754_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_1_reg_754_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_1_reg_754_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_1_reg_754_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_1_reg_754_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_1_reg_754_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_1_reg_754_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_1_reg_754_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_1_reg_754_reg[43]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_1_reg_754_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_1_reg_754_reg[51]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_1_reg_754_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_1_reg_754_reg[59]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_1_reg_754_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_1_reg_754_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_2_reg_760_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_2_reg_760_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_2_reg_760_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_2_reg_760_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_2_reg_760_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_2_reg_760_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_2_reg_760_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_2_reg_760_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_2_reg_760_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_2_reg_760_reg[43]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_2_reg_760_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_2_reg_760_reg[51]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_2_reg_760_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_2_reg_760_reg[59]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_2_reg_760_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_2_reg_760_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_reg_748_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_reg_748_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_reg_748_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_reg_748_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_reg_748_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_reg_748_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_reg_748_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_reg_748_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_reg_748_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_reg_748_reg[43]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_reg_748_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_reg_748_reg[51]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_reg_748_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_reg_748_reg[59]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_reg_748_reg[63]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem0_addr_reg_748_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_772_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_772_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_772_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_772_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_772_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_772_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_772_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_772_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_772_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_772_reg[43]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_772_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_772_reg[51]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_772_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_772_reg[59]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_772_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_772_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_2_reg_778_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_2_reg_778_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_2_reg_778_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_2_reg_778_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_2_reg_778_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_2_reg_778_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_2_reg_778_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_2_reg_778_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_2_reg_778_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_2_reg_778_reg[43]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_2_reg_778_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_2_reg_778_reg[51]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_2_reg_778_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_2_reg_778_reg[59]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_2_reg_778_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_2_reg_778_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_766_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_766_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_766_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_766_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_766_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_766_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_766_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_766_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_766_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_766_reg[43]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_766_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_766_reg[51]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_766_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_766_reg[59]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_766_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_766_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__0\ : label is "soft_lutpair54";
begin
  Q(0) <= \^q\(0);
  ap_done_reg_reg_0 <= \^ap_done_reg_reg_0\;
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  ap_enable_reg_pp0_iter3_reg_0 <= \^ap_enable_reg_pp0_iter3_reg_0\;
  colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read <= \^colorthresholding_9_0_3_2160_3840_1_loop_vitis_loop_138_1_proc_u0_high_thresh_read\;
  colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID <= \^colorthresholding_9_0_3_2160_3840_1_u0_m_axi_gmem1_arvalid\;
  shiftReg_ce <= \^shiftreg_ce\;
  shiftReg_ce_0 <= \^shiftreg_ce_0\;
  shiftReg_ce_7 <= \^shiftreg_ce_7\;
  shiftReg_ce_8 <= \^shiftreg_ce_8\;
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF55D5"
    )
        port map (
      I0 => \data_p2[63]_i_4_n_3\,
      I1 => \ap_CS_fsm[4]_i_2_n_3\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I4 => \data_p2[63]_i_3_n_3\,
      O => \^colorthresholding_9_0_3_2160_3840_1_u0_m_axi_gmem1_arvalid\
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_3\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_enable_reg_pp0_iter10,
      I3 => p_10_in,
      I4 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(0),
      I2 => low_th_1_2_full_n,
      I3 => ap_sync_reg_channel_write_low_th_1_2,
      O => shiftReg_ce_1
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(0),
      I2 => low_th_2_0_full_n,
      I3 => ap_sync_reg_channel_write_low_th_2_0,
      O => shiftReg_ce_2
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(0),
      I2 => low_th_2_1_full_n,
      I3 => ap_sync_reg_channel_write_low_th_2_1,
      O => shiftReg_ce_3
    );
\SRL_SIG[0][7]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => high_th_2_2_full_n,
      I3 => ap_sync_reg_channel_write_high_th_2_2,
      O => shiftReg_ce_10
    );
\SRL_SIG[0][7]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(0),
      I2 => high_th_1_1_full_n,
      I3 => ap_sync_reg_channel_write_high_th_1_1,
      O => shiftReg_ce_11
    );
\SRL_SIG[0][7]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(0),
      I2 => high_th_1_0_full_n,
      I3 => ap_sync_reg_channel_write_high_th_1_0,
      O => shiftReg_ce_12
    );
\SRL_SIG[0][7]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(0),
      I2 => high_th_0_2_full_n,
      I3 => ap_sync_reg_channel_write_high_th_0_2,
      O => shiftReg_ce_13
    );
\SRL_SIG[0][7]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(0),
      I2 => high_th_0_1_full_n,
      I3 => ap_sync_reg_channel_write_high_th_0_1,
      O => shiftReg_ce_14
    );
\SRL_SIG[0][7]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\,
      I1 => low_th_2_2_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(0),
      O => shiftReg_ce_15
    );
\SRL_SIG[0][7]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_0_0,
      I1 => high_th_0_0_full_n,
      I2 => ap_done_reg,
      I3 => \^q\(0),
      O => shiftReg_ce_16
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(0),
      I2 => low_th_1_1_full_n,
      I3 => ap_sync_reg_channel_write_low_th_1_1,
      O => shiftReg_ce_4
    );
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => low_th_0_2_full_n,
      I3 => ap_sync_reg_channel_write_low_th_0_2,
      O => \^shiftreg_ce\
    );
\SRL_SIG[0][7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => low_th_0_1_full_n,
      I3 => ap_sync_reg_channel_write_low_th_0_1,
      O => \^shiftreg_ce_0\
    );
\SRL_SIG[0][7]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => low_th_0_0_full_n,
      I3 => ap_sync_reg_channel_write_low_th_0_0,
      O => shiftReg_ce_5
    );
\SRL_SIG[0][7]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => low_th_1_0_full_n,
      I3 => ap_sync_reg_channel_write_low_th_1_0,
      O => shiftReg_ce_6
    );
\SRL_SIG[0][7]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => high_th_2_1_full_n,
      I3 => ap_sync_reg_channel_write_high_th_2_1,
      O => \^shiftreg_ce_7\
    );
\SRL_SIG[0][7]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => high_th_2_0_full_n,
      I3 => ap_sync_reg_channel_write_high_th_2_0,
      O => \^shiftreg_ce_8\
    );
\SRL_SIG[0][7]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => high_th_1_2_full_n,
      I3 => ap_sync_reg_channel_write_high_th_1_2,
      O => shiftReg_ce_9
    );
\add_ln138_reg_739[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFFB000"
    )
        port map (
      I0 => \add_ln138_reg_739[1]_i_2_n_3\,
      I1 => \i_reg_226_reg_n_3_[0]\,
      I2 => p_10_in,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => add_ln138_reg_739(0),
      O => \add_ln138_reg_739[0]_i_1_n_3\
    );
\add_ln138_reg_739[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1FFFFFF2D000000"
    )
        port map (
      I0 => \i_reg_226_reg_n_3_[1]\,
      I1 => \add_ln138_reg_739[1]_i_2_n_3\,
      I2 => add_ln138_fu_249_p2(0),
      I3 => p_10_in,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => add_ln138_reg_739(1),
      O => \add_ln138_reg_739[1]_i_1_n_3\
    );
\add_ln138_reg_739[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => \add_ln138_reg_739[1]_i_2_n_3\
    );
\add_ln138_reg_739[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => add_ln138_reg_739(0),
      I1 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \i_reg_226_reg_n_3_[0]\,
      O => add_ln138_fu_249_p2(0)
    );
\add_ln138_reg_739_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln138_reg_739[0]_i_1_n_3\,
      Q => add_ln138_reg_739(0),
      R => '0'
    );
\add_ln138_reg_739_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln138_reg_739[1]_i_1_n_3\,
      Q => add_ln138_reg_739(1),
      R => '0'
    );
\add_ln149_reg_784[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551555D5"
    )
        port map (
      I0 => j_reg_238(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I4 => add_ln149_reg_784_reg(0),
      O => add_ln149_fu_359_p2(0)
    );
\add_ln149_reg_784[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8748B47"
    )
        port map (
      I0 => add_ln149_reg_784_reg(0),
      I1 => \add_ln138_reg_739[1]_i_2_n_3\,
      I2 => j_reg_238(0),
      I3 => add_ln149_reg_784_reg(1),
      I4 => j_reg_238(1),
      O => add_ln149_fu_359_p2(1)
    );
\add_ln149_reg_784[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00440347FFBBFCB8"
    )
        port map (
      I0 => add_ln149_reg_784_reg(1),
      I1 => \add_ln138_reg_739[1]_i_2_n_3\,
      I2 => j_reg_238(1),
      I3 => add_ln149_reg_784_reg(0),
      I4 => j_reg_238(0),
      I5 => trunc_ln144_fu_276_p1(2),
      O => add_ln149_fu_359_p2(2)
    );
\add_ln149_reg_784[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state2,
      I1 => p_10_in,
      I2 => ap_enable_reg_pp0_iter0,
      O => add_ln149_reg_7840
    );
\add_ln149_reg_784[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4FB0B0B04FB0"
    )
        port map (
      I0 => trunc_ln144_fu_276_p1(0),
      I1 => zext_ln145_fu_311_p1(1),
      I2 => trunc_ln144_fu_276_p1(2),
      I3 => j_reg_238(3),
      I4 => \add_ln138_reg_739[1]_i_2_n_3\,
      I5 => add_ln149_reg_784_reg(3),
      O => add_ln149_fu_359_p2(3)
    );
\add_ln149_reg_784[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => add_ln149_reg_784_reg(0),
      I1 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_reg_238(0),
      O => trunc_ln144_fu_276_p1(0)
    );
\add_ln149_reg_784[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => add_ln149_reg_784_reg(1),
      I1 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_reg_238(1),
      O => zext_ln145_fu_311_p1(1)
    );
\add_ln149_reg_784[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => add_ln149_reg_784_reg(2),
      I1 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_reg_238(2),
      O => trunc_ln144_fu_276_p1(2)
    );
\add_ln149_reg_784_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln149_reg_7840,
      D => add_ln149_fu_359_p2(0),
      Q => add_ln149_reg_784_reg(0),
      R => '0'
    );
\add_ln149_reg_784_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln149_reg_7840,
      D => add_ln149_fu_359_p2(1),
      Q => add_ln149_reg_784_reg(1),
      R => '0'
    );
\add_ln149_reg_784_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln149_reg_7840,
      D => add_ln149_fu_359_p2(2),
      Q => add_ln149_reg_784_reg(2),
      R => '0'
    );
\add_ln149_reg_784_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln149_reg_7840,
      D => add_ln149_fu_359_p2(3),
      Q => add_ln149_reg_784_reg(3),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^colorthresholding_9_0_3_2160_3840_1_loop_vitis_loop_138_1_proc_u0_high_thresh_read\,
      I2 => ap_CS_fsm_state1,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \j_reg_238_reg[0]_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter10,
      I3 => \^colorthresholding_9_0_3_2160_3840_1_loop_vitis_loop_138_1_proc_u0_high_thresh_read\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A222"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \ap_CS_fsm_reg[3]_1\(0),
      I3 => \ap_CS_fsm_reg[3]_0\(0),
      I4 => \ap_CS_fsm[1]_i_3_n_3\,
      O => ap_enable_reg_pp0_iter10
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => gmem0_ARREADY,
      I1 => gmem1_ARREADY,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      O => \ap_CS_fsm[1]_i_3_n_3\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_3\,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \ap_CS_fsm[4]_i_3_n_3\,
      I3 => p_10_in,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABABABA"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_4_n_3\,
      I1 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => gmem1_ARREADY,
      I4 => gmem0_ARREADY,
      O => \ap_CS_fsm[2]_i_2_n_3\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF888F88"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__1_n_3\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I3 => \ap_CS_fsm[4]_i_2_n_3\,
      I4 => ap_enable_reg_pp0_iter2,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15FFFFFF15151515"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_3_n_3\,
      I1 => gmem1_ARREADY,
      I2 => gmem0_ARREADY,
      I3 => \ap_CS_fsm_reg[3]_0\(0),
      I4 => \ap_CS_fsm_reg[3]_1\(0),
      I5 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm[3]_i_2__1_n_3\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I1 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[3]_i_3_n_3\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ap_CS_fsm[4]_i_2_n_3\,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I3 => \ap_CS_fsm[4]_i_3_n_3\,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA80AA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => gmem0_ARREADY,
      I2 => gmem1_ARREADY,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I5 => \ap_CS_fsm[4]_i_4_n_3\,
      O => \ap_CS_fsm[4]_i_2_n_3\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000008080808"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => \ap_CS_fsm_reg[3]_0\(0),
      I4 => \ap_CS_fsm_reg[3]_1\(0),
      I5 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => \ap_CS_fsm[4]_i_3_n_3\
    );
\ap_CS_fsm[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I1 => \ap_CS_fsm_reg[3]_1\(0),
      I2 => \ap_CS_fsm_reg[3]_0\(0),
      O => \ap_CS_fsm[4]_i_4_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
ap_done_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA8AAAA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_reg_channel_write_low_th_2_1_i_3_n_3,
      I2 => ap_done_reg_i_2_n_3,
      I3 => ap_done_reg_i_3_n_3,
      I4 => ap_sync_reg_channel_write_low_th_2_1_i_5_n_3,
      I5 => \^ap_done_reg_reg_0\,
      O => ap_done_reg_i_1_n_3
    );
ap_done_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45CD45FF"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_2_0,
      I1 => \^ap_done_reg_reg_0\,
      I2 => low_th_2_0_full_n,
      I3 => ap_sync_reg_channel_write_low_th_1_2,
      I4 => low_th_1_2_full_n,
      I5 => ap_done_reg_i_4_n_3,
      O => ap_done_reg_i_2_n_3
    );
ap_done_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF51F151FF"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_0_1,
      I1 => low_th_0_1_full_n,
      I2 => \^ap_done_reg_reg_0\,
      I3 => ap_sync_reg_channel_write_low_th_0_2,
      I4 => low_th_0_2_full_n,
      I5 => ap_sync_reg_channel_write_low_th_2_1_i_8_n_3,
      O => ap_done_reg_i_3_n_3
    );
ap_done_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111331F1F1FFF"
    )
        port map (
      I0 => low_th_2_1_full_n,
      I1 => ap_sync_reg_channel_write_low_th_2_1,
      I2 => low_th_1_1_full_n,
      I3 => \^q\(0),
      I4 => ap_done_reg,
      I5 => ap_sync_reg_channel_write_low_th_1_1,
      O => ap_done_reg_i_4_n_3
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_3,
      Q => ap_done_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state2,
      I1 => p_10_in,
      I2 => \^colorthresholding_9_0_3_2160_3840_1_loop_vitis_loop_138_1_proc_u0_high_thresh_read\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_3\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_3\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter10,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_3\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_3\,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => ap_enable_reg_pp0_iter10,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_3\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_3\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD01CC0000000000"
    )
        port map (
      I0 => \^colorthresholding_9_0_3_2160_3840_1_loop_vitis_loop_138_1_proc_u0_high_thresh_read\,
      I1 => ap_enable_reg_pp0_iter10,
      I2 => \ap_CS_fsm[4]_i_2_n_3\,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter3_i_1_n_3
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_3,
      Q => \^ap_enable_reg_pp0_iter3_reg_0\,
      R => '0'
    );
ap_sync_reg_channel_write_high_th_0_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_0_0,
      I1 => \^q\(0),
      I2 => ap_done_reg,
      I3 => high_th_0_0_full_n,
      O => ap_sync_channel_write_high_th_0_0
    );
ap_sync_reg_channel_write_high_th_0_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => high_th_0_1_full_n,
      I1 => \^q\(0),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_high_th_0_1,
      O => ap_sync_channel_write_high_th_0_1
    );
ap_sync_reg_channel_write_high_th_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => high_th_0_2_full_n,
      I1 => \^q\(0),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_high_th_0_2,
      O => ap_sync_channel_write_high_th_0_2
    );
ap_sync_reg_channel_write_high_th_1_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => high_th_1_0_full_n,
      I1 => \^q\(0),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_high_th_1_0,
      O => ap_sync_channel_write_high_th_1_0
    );
ap_sync_reg_channel_write_high_th_1_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => high_th_1_1_full_n,
      I1 => \^q\(0),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_high_th_1_1,
      O => ap_sync_channel_write_high_th_1_1
    );
ap_sync_reg_channel_write_high_th_1_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => high_th_1_2_full_n,
      I3 => ap_sync_reg_channel_write_high_th_1_2,
      O => ap_sync_channel_write_high_th_1_2
    );
ap_sync_reg_channel_write_high_th_2_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => high_th_2_0_full_n,
      I3 => ap_sync_reg_channel_write_high_th_2_0,
      O => ap_sync_channel_write_high_th_2_0
    );
ap_sync_reg_channel_write_high_th_2_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => high_th_2_1_full_n,
      I3 => ap_sync_reg_channel_write_high_th_2_1,
      O => ap_sync_channel_write_high_th_2_1
    );
ap_sync_reg_channel_write_high_th_2_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => high_th_2_2_full_n,
      I3 => ap_sync_reg_channel_write_high_th_2_2,
      O => ap_sync_channel_write_high_th_2_2
    );
ap_sync_reg_channel_write_low_th_0_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => low_th_0_0_full_n,
      I3 => ap_sync_reg_channel_write_low_th_0_0,
      O => ap_sync_channel_write_low_th_0_0
    );
ap_sync_reg_channel_write_low_th_0_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => low_th_0_1_full_n,
      I3 => ap_sync_reg_channel_write_low_th_0_1,
      O => ap_sync_channel_write_low_th_0_1
    );
ap_sync_reg_channel_write_low_th_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => low_th_0_2_full_n,
      I3 => ap_sync_reg_channel_write_low_th_0_2,
      O => ap_sync_channel_write_low_th_0_2
    );
ap_sync_reg_channel_write_low_th_1_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg,
      I2 => low_th_1_0_full_n,
      I3 => ap_sync_reg_channel_write_low_th_1_0,
      O => ap_sync_channel_write_low_th_1_0
    );
ap_sync_reg_channel_write_low_th_1_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => low_th_1_1_full_n,
      I1 => \^q\(0),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_low_th_1_1,
      O => ap_sync_channel_write_low_th_1_1
    );
ap_sync_reg_channel_write_low_th_1_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => low_th_1_2_full_n,
      I1 => \^q\(0),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_low_th_1_2,
      O => ap_sync_channel_write_low_th_1_2
    );
ap_sync_reg_channel_write_low_th_2_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => low_th_2_0_full_n,
      I1 => \^q\(0),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_low_th_2_0,
      O => ap_sync_channel_write_low_th_2_0
    );
ap_sync_reg_channel_write_low_th_2_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101000FFFFFFFF"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_2_1_i_3_n_3,
      I1 => ap_sync_reg_channel_write_low_th_2_1_i_4_n_3,
      I2 => ap_sync_reg_channel_write_low_th_2_1_i_5_n_3,
      I3 => ap_done_reg,
      I4 => \^q\(0),
      I5 => ap_rst_n,
      O => ap_done_reg_reg_1
    );
ap_sync_reg_channel_write_low_th_2_1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => low_th_2_1_full_n,
      I1 => \^q\(0),
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_low_th_2_1,
      O => ap_sync_channel_write_low_th_2_1
    );
ap_sync_reg_channel_write_low_th_2_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABABABFF"
    )
        port map (
      I0 => ap_sync_reg_channel_write_low_th_2_1_i_6_n_3,
      I1 => \^shiftreg_ce_7\,
      I2 => ap_sync_reg_channel_write_high_th_2_1,
      I3 => \^shiftreg_ce_8\,
      I4 => ap_sync_reg_channel_write_high_th_2_0,
      I5 => ap_sync_reg_channel_write_low_th_2_1_i_7_n_3,
      O => ap_sync_reg_channel_write_low_th_2_1_i_3_n_3
    );
ap_sync_reg_channel_write_low_th_2_1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEFFFFF"
    )
        port map (
      I0 => ap_done_reg_i_2_n_3,
      I1 => ap_sync_reg_channel_write_low_th_2_1_i_8_n_3,
      I2 => \^shiftreg_ce\,
      I3 => ap_sync_reg_channel_write_low_th_0_2,
      I4 => \^shiftreg_ce_0\,
      I5 => ap_sync_reg_channel_write_low_th_0_1,
      O => ap_sync_reg_channel_write_low_th_2_1_i_4_n_3
    );
ap_sync_reg_channel_write_low_th_2_1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEA0E0E0E0A0"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\,
      I1 => low_th_2_2_full_n,
      I2 => ap_sync_reg_channel_write_high_th_0_0,
      I3 => \^q\(0),
      I4 => ap_done_reg,
      I5 => high_th_0_0_full_n,
      O => ap_sync_reg_channel_write_low_th_2_1_i_5_n_3
    );
ap_sync_reg_channel_write_low_th_2_1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11131113111FFFFF"
    )
        port map (
      I0 => high_th_1_2_full_n,
      I1 => ap_sync_reg_channel_write_high_th_1_2,
      I2 => \^q\(0),
      I3 => ap_done_reg,
      I4 => high_th_2_2_full_n,
      I5 => ap_sync_reg_channel_write_high_th_2_2,
      O => ap_sync_reg_channel_write_low_th_2_1_i_6_n_3
    );
ap_sync_reg_channel_write_low_th_2_1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45CD45FF"
    )
        port map (
      I0 => ap_sync_reg_channel_write_high_th_1_0,
      I1 => \^ap_done_reg_reg_0\,
      I2 => high_th_1_0_full_n,
      I3 => ap_sync_reg_channel_write_high_th_1_1,
      I4 => high_th_1_1_full_n,
      I5 => ap_sync_reg_channel_write_low_th_2_1_i_9_n_3,
      O => ap_sync_reg_channel_write_low_th_2_1_i_7_n_3
    );
ap_sync_reg_channel_write_low_th_2_1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11131113111FFFFF"
    )
        port map (
      I0 => low_th_0_0_full_n,
      I1 => ap_sync_reg_channel_write_low_th_0_0,
      I2 => \^q\(0),
      I3 => ap_done_reg,
      I4 => low_th_1_0_full_n,
      I5 => ap_sync_reg_channel_write_low_th_1_0,
      O => ap_sync_reg_channel_write_low_th_2_1_i_8_n_3
    );
ap_sync_reg_channel_write_low_th_2_1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111331F1F1FFF"
    )
        port map (
      I0 => high_th_0_2_full_n,
      I1 => ap_sync_reg_channel_write_high_th_0_2,
      I2 => high_th_0_1_full_n,
      I3 => \^q\(0),
      I4 => ap_done_reg,
      I5 => ap_sync_reg_channel_write_high_th_0_1,
      O => ap_sync_reg_channel_write_low_th_2_1_i_9_n_3
    );
ap_sync_reg_channel_write_low_th_2_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\,
      I1 => \^q\(0),
      I2 => ap_done_reg,
      I3 => low_th_2_2_full_n,
      O => ap_sync_channel_write_low_th_2_2
    );
ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222022202220AAA0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => colorthresholding_9_0_3_2160_3840_1_U0_ap_start,
      I2 => \^q\(0),
      I3 => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg,
      I4 => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg,
      I5 => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0(0),
      O => ap_rst_n_1
    );
ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg,
      I2 => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg,
      I3 => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0(0),
      I4 => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg,
      O => ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready
    );
ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A222A222A0000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => colorthresholding_9_0_3_2160_3840_1_U0_ap_start,
      I2 => \^q\(0),
      I3 => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg,
      I4 => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg,
      I5 => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0(0),
      O => ap_rst_n_0
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(0),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(0),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(0),
      O => D(0)
    );
\data_p2[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(0),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(0),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(0),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(0)
    );
\data_p2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(10),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(10),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(10),
      O => D(10)
    );
\data_p2[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(10),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(10),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(10),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(10)
    );
\data_p2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(11),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(11),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(11),
      O => D(11)
    );
\data_p2[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(11),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(11),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(11),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(11)
    );
\data_p2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(12),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(12),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(12),
      O => D(12)
    );
\data_p2[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(12),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(12),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(12),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(12)
    );
\data_p2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(13),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(13),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(13),
      O => D(13)
    );
\data_p2[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(13),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(13),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(13),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(13)
    );
\data_p2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(14),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(14),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(14),
      O => D(14)
    );
\data_p2[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(14),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(14),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(14),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(14)
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(15),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(15),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(15),
      O => D(15)
    );
\data_p2[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(15),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(15),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(15),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(15)
    );
\data_p2[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(16),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(16),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(16),
      O => D(16)
    );
\data_p2[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(16),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(16),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(16),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(16)
    );
\data_p2[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(17),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(17),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(17),
      O => D(17)
    );
\data_p2[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(17),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(17),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(17),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(17)
    );
\data_p2[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(18),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(18),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(18),
      O => D(18)
    );
\data_p2[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(18),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(18),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(18),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(18)
    );
\data_p2[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(19),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(19),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(19),
      O => D(19)
    );
\data_p2[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(19),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(19),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(19),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(19)
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(1),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(1),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(1),
      O => D(1)
    );
\data_p2[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(1),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(1),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(1),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(1)
    );
\data_p2[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(20),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(20),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(20),
      O => D(20)
    );
\data_p2[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(20),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(20),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(20),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(20)
    );
\data_p2[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(21),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(21),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(21),
      O => D(21)
    );
\data_p2[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(21),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(21),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(21),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(21)
    );
\data_p2[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(22),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(22),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(22),
      O => D(22)
    );
\data_p2[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(22),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(22),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(22),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(22)
    );
\data_p2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(23),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(23),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(23),
      O => D(23)
    );
\data_p2[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(23),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(23),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(23),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(23)
    );
\data_p2[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(24),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(24),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(24),
      O => D(24)
    );
\data_p2[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(24),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(24),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(24),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(24)
    );
\data_p2[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(25),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(25),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(25),
      O => D(25)
    );
\data_p2[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(25),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(25),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(25),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(25)
    );
\data_p2[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(26),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(26),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(26),
      O => D(26)
    );
\data_p2[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(26),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(26),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(26),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(26)
    );
\data_p2[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(27),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(27),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(27),
      O => D(27)
    );
\data_p2[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(27),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(27),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(27),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(27)
    );
\data_p2[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(28),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(28),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(28),
      O => D(28)
    );
\data_p2[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(28),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(28),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(28),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(28)
    );
\data_p2[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(29),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(29),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(29),
      O => D(29)
    );
\data_p2[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(29),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(29),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(29),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(29)
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(2),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(2),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(2),
      O => D(2)
    );
\data_p2[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(2),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(2),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(2),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(2)
    );
\data_p2[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(30),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(30),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(30),
      O => D(30)
    );
\data_p2[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(30),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(30),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(30),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(30)
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(31),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(31),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(31),
      O => D(31)
    );
\data_p2[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(31),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(31),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(31),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(31)
    );
\data_p2[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(32),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(32),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(32),
      O => D(32)
    );
\data_p2[32]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(32),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(32),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(32),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(32)
    );
\data_p2[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(33),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(33),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(33),
      O => D(33)
    );
\data_p2[33]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(33),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(33),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(33),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(33)
    );
\data_p2[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(34),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(34),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(34),
      O => D(34)
    );
\data_p2[34]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(34),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(34),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(34),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(34)
    );
\data_p2[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(35),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(35),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(35),
      O => D(35)
    );
\data_p2[35]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(35),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(35),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(35),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(35)
    );
\data_p2[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(36),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(36),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(36),
      O => D(36)
    );
\data_p2[36]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(36),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(36),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(36),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(36)
    );
\data_p2[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(37),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(37),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(37),
      O => D(37)
    );
\data_p2[37]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(37),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(37),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(37),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(37)
    );
\data_p2[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(38),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(38),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(38),
      O => D(38)
    );
\data_p2[38]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(38),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(38),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(38),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(38)
    );
\data_p2[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(39),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(39),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(39),
      O => D(39)
    );
\data_p2[39]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(39),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(39),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(39),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(39)
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(3),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(3),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(3),
      O => D(3)
    );
\data_p2[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(3),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(3),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(3),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(3)
    );
\data_p2[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(40),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(40),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(40),
      O => D(40)
    );
\data_p2[40]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(40),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(40),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(40),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(40)
    );
\data_p2[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(41),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(41),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(41),
      O => D(41)
    );
\data_p2[41]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(41),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(41),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(41),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(41)
    );
\data_p2[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(42),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(42),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(42),
      O => D(42)
    );
\data_p2[42]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(42),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(42),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(42),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(42)
    );
\data_p2[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(43),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(43),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(43),
      O => D(43)
    );
\data_p2[43]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(43),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(43),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(43),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(43)
    );
\data_p2[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(44),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(44),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(44),
      O => D(44)
    );
\data_p2[44]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(44),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(44),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(44),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(44)
    );
\data_p2[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(45),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(45),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(45),
      O => D(45)
    );
\data_p2[45]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(45),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(45),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(45),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(45)
    );
\data_p2[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(46),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(46),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(46),
      O => D(46)
    );
\data_p2[46]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(46),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(46),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(46),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(46)
    );
\data_p2[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(47),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(47),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(47),
      O => D(47)
    );
\data_p2[47]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(47),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(47),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(47),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(47)
    );
\data_p2[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(48),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(48),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(48),
      O => D(48)
    );
\data_p2[48]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(48),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(48),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(48),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(48)
    );
\data_p2[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(49),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(49),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(49),
      O => D(49)
    );
\data_p2[49]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(49),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(49),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(49),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(49)
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(4),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(4),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(4),
      O => D(4)
    );
\data_p2[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(4),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(4),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(4),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(4)
    );
\data_p2[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(50),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(50),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(50),
      O => D(50)
    );
\data_p2[50]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(50),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(50),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(50),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(50)
    );
\data_p2[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(51),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(51),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(51),
      O => D(51)
    );
\data_p2[51]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(51),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(51),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(51),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(51)
    );
\data_p2[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(52),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(52),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(52),
      O => D(52)
    );
\data_p2[52]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(52),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(52),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(52),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(52)
    );
\data_p2[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(53),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(53),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(53),
      O => D(53)
    );
\data_p2[53]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(53),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(53),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(53),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(53)
    );
\data_p2[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(54),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(54),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(54),
      O => D(54)
    );
\data_p2[54]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(54),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(54),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(54),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(54)
    );
\data_p2[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(55),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(55),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(55),
      O => D(55)
    );
\data_p2[55]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(55),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(55),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(55),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(55)
    );
\data_p2[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(56),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(56),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(56),
      O => D(56)
    );
\data_p2[56]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(56),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(56),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(56),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(56)
    );
\data_p2[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(57),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(57),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(57),
      O => D(57)
    );
\data_p2[57]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(57),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(57),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(57),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(57)
    );
\data_p2[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(58),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(58),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(58),
      O => D(58)
    );
\data_p2[58]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(58),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(58),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(58),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(58)
    );
\data_p2[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(59),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(59),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(59),
      O => D(59)
    );
\data_p2[59]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(59),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(59),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(59),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(59)
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(5),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(5),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(5),
      O => D(5)
    );
\data_p2[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(5),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(5),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(5),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(5)
    );
\data_p2[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(60),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(60),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(60),
      O => D(60)
    );
\data_p2[60]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(60),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(60),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(60),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(60)
    );
\data_p2[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(61),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(61),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(61),
      O => D(61)
    );
\data_p2[61]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(61),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(61),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(61),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(61)
    );
\data_p2[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(62),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(62),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(62),
      O => D(62)
    );
\data_p2[62]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(62),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(62),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(62),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(62)
    );
\data_p2[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^colorthresholding_9_0_3_2160_3840_1_u0_m_axi_gmem1_arvalid\,
      I1 => gmem0_ARREADY,
      O => E(0)
    );
\data_p2[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^colorthresholding_9_0_3_2160_3840_1_u0_m_axi_gmem1_arvalid\,
      I1 => gmem1_ARREADY,
      O => s_ready_t_reg(0)
    );
\data_p2[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(63),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(63),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(63),
      O => D(63)
    );
\data_p2[63]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(63),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(63),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(63),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(63)
    );
\data_p2[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \j_reg_238_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => \data_p2[63]_i_3_n_3\
    );
\data_p2[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp0_iter10,
      O => \data_p2[63]_i_4_n_3\
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(6),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(6),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(6),
      O => D(6)
    );
\data_p2[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(6),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(6),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(6),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(6)
    );
\data_p2[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(7),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(7),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(7),
      O => D(7)
    );
\data_p2[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(7),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(7),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(7),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(7)
    );
\data_p2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(8),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(8),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(8),
      O => D(8)
    );
\data_p2[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(8),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(8),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(8),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(8)
    );
\data_p2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem1_addr_2_reg_778(9),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem1_addr_reg_766(9),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem1_addr_1_reg_772(9),
      O => D(9)
    );
\data_p2[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => gmem0_addr_2_reg_760(9),
      I1 => \data_p2[63]_i_3_n_3\,
      I2 => gmem0_addr_reg_748(9),
      I3 => \data_p2[63]_i_4_n_3\,
      I4 => gmem0_addr_1_reg_754(9),
      O => \gmem0_addr_2_reg_760_reg[63]_0\(9)
    );
\gmem0_addr_1_reg_754[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A959AAAA56A6"
    )
        port map (
      I0 => low_thresh_read_reg_725(2),
      I1 => j_reg_238(0),
      I2 => \add_ln138_reg_739[1]_i_2_n_3\,
      I3 => add_ln149_reg_784_reg(0),
      I4 => zext_ln145_fu_311_p1(1),
      I5 => trunc_ln144_fu_276_p1(2),
      O => \gmem0_addr_1_reg_754[3]_i_2_n_3\
    );
\gmem0_addr_1_reg_754[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => low_thresh_read_reg_725(1),
      I1 => add_ln149_reg_784_reg(0),
      I2 => \add_ln138_reg_739[1]_i_2_n_3\,
      I3 => j_reg_238(0),
      I4 => add_ln149_reg_784_reg(1),
      I5 => j_reg_238(1),
      O => \gmem0_addr_1_reg_754[3]_i_3_n_3\
    );
\gmem0_addr_1_reg_754[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A99999995999"
    )
        port map (
      I0 => low_thresh_read_reg_725(0),
      I1 => j_reg_238(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I4 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I5 => add_ln149_reg_784_reg(0),
      O => \gmem0_addr_1_reg_754[3]_i_4_n_3\
    );
\gmem0_addr_1_reg_754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(0),
      Q => gmem0_addr_1_reg_754(0),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(10),
      Q => gmem0_addr_1_reg_754(10),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(11),
      Q => gmem0_addr_1_reg_754(11),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_754_reg[7]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_754_reg[11]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_754_reg[11]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_754_reg[11]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_754_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln144_1_fu_294_p2(11 downto 8),
      S(3 downto 0) => low_thresh_read_reg_725(11 downto 8)
    );
\gmem0_addr_1_reg_754_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(12),
      Q => gmem0_addr_1_reg_754(12),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(13),
      Q => gmem0_addr_1_reg_754(13),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(14),
      Q => gmem0_addr_1_reg_754(14),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(15),
      Q => gmem0_addr_1_reg_754(15),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_754_reg[11]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_754_reg[15]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_754_reg[15]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_754_reg[15]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_754_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln144_1_fu_294_p2(15 downto 12),
      S(3 downto 0) => low_thresh_read_reg_725(15 downto 12)
    );
\gmem0_addr_1_reg_754_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(16),
      Q => gmem0_addr_1_reg_754(16),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(17),
      Q => gmem0_addr_1_reg_754(17),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(18),
      Q => gmem0_addr_1_reg_754(18),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(19),
      Q => gmem0_addr_1_reg_754(19),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_754_reg[15]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_754_reg[19]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_754_reg[19]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_754_reg[19]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_754_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln144_1_fu_294_p2(19 downto 16),
      S(3 downto 0) => low_thresh_read_reg_725(19 downto 16)
    );
\gmem0_addr_1_reg_754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(1),
      Q => gmem0_addr_1_reg_754(1),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(20),
      Q => gmem0_addr_1_reg_754(20),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(21),
      Q => gmem0_addr_1_reg_754(21),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(22),
      Q => gmem0_addr_1_reg_754(22),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(23),
      Q => gmem0_addr_1_reg_754(23),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_754_reg[19]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_754_reg[23]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_754_reg[23]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_754_reg[23]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_754_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln144_1_fu_294_p2(23 downto 20),
      S(3 downto 0) => low_thresh_read_reg_725(23 downto 20)
    );
\gmem0_addr_1_reg_754_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(24),
      Q => gmem0_addr_1_reg_754(24),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(25),
      Q => gmem0_addr_1_reg_754(25),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(26),
      Q => gmem0_addr_1_reg_754(26),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(27),
      Q => gmem0_addr_1_reg_754(27),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_754_reg[23]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_754_reg[27]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_754_reg[27]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_754_reg[27]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_754_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln144_1_fu_294_p2(27 downto 24),
      S(3 downto 0) => low_thresh_read_reg_725(27 downto 24)
    );
\gmem0_addr_1_reg_754_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(28),
      Q => gmem0_addr_1_reg_754(28),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(29),
      Q => gmem0_addr_1_reg_754(29),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(2),
      Q => gmem0_addr_1_reg_754(2),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(30),
      Q => gmem0_addr_1_reg_754(30),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(31),
      Q => gmem0_addr_1_reg_754(31),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_754_reg[27]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_754_reg[31]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_754_reg[31]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_754_reg[31]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_754_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln144_1_fu_294_p2(31 downto 28),
      S(3 downto 0) => low_thresh_read_reg_725(31 downto 28)
    );
\gmem0_addr_1_reg_754_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(32),
      Q => gmem0_addr_1_reg_754(32),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(33),
      Q => gmem0_addr_1_reg_754(33),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(34),
      Q => gmem0_addr_1_reg_754(34),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(35),
      Q => gmem0_addr_1_reg_754(35),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_754_reg[31]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_754_reg[35]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_754_reg[35]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_754_reg[35]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_754_reg[35]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln144_1_fu_294_p2(35 downto 32),
      S(3 downto 0) => low_thresh_read_reg_725(35 downto 32)
    );
\gmem0_addr_1_reg_754_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(36),
      Q => gmem0_addr_1_reg_754(36),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(37),
      Q => gmem0_addr_1_reg_754(37),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(38),
      Q => gmem0_addr_1_reg_754(38),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(39),
      Q => gmem0_addr_1_reg_754(39),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_754_reg[35]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_754_reg[39]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_754_reg[39]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_754_reg[39]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_754_reg[39]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln144_1_fu_294_p2(39 downto 36),
      S(3 downto 0) => low_thresh_read_reg_725(39 downto 36)
    );
\gmem0_addr_1_reg_754_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(3),
      Q => gmem0_addr_1_reg_754(3),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem0_addr_1_reg_754_reg[3]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_754_reg[3]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_754_reg[3]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_754_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => low_thresh_read_reg_725(2 downto 0),
      O(3 downto 0) => add_ln144_1_fu_294_p2(3 downto 0),
      S(3) => low_thresh_read_reg_725(3),
      S(2) => \gmem0_addr_1_reg_754[3]_i_2_n_3\,
      S(1) => \gmem0_addr_1_reg_754[3]_i_3_n_3\,
      S(0) => \gmem0_addr_1_reg_754[3]_i_4_n_3\
    );
\gmem0_addr_1_reg_754_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(40),
      Q => gmem0_addr_1_reg_754(40),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(41),
      Q => gmem0_addr_1_reg_754(41),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(42),
      Q => gmem0_addr_1_reg_754(42),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(43),
      Q => gmem0_addr_1_reg_754(43),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_754_reg[39]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_754_reg[43]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_754_reg[43]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_754_reg[43]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_754_reg[43]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln144_1_fu_294_p2(43 downto 40),
      S(3 downto 0) => low_thresh_read_reg_725(43 downto 40)
    );
\gmem0_addr_1_reg_754_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(44),
      Q => gmem0_addr_1_reg_754(44),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(45),
      Q => gmem0_addr_1_reg_754(45),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(46),
      Q => gmem0_addr_1_reg_754(46),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(47),
      Q => gmem0_addr_1_reg_754(47),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_754_reg[43]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_754_reg[47]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_754_reg[47]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_754_reg[47]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_754_reg[47]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln144_1_fu_294_p2(47 downto 44),
      S(3 downto 0) => low_thresh_read_reg_725(47 downto 44)
    );
\gmem0_addr_1_reg_754_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(48),
      Q => gmem0_addr_1_reg_754(48),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(49),
      Q => gmem0_addr_1_reg_754(49),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(4),
      Q => gmem0_addr_1_reg_754(4),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(50),
      Q => gmem0_addr_1_reg_754(50),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(51),
      Q => gmem0_addr_1_reg_754(51),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_754_reg[47]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_754_reg[51]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_754_reg[51]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_754_reg[51]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_754_reg[51]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln144_1_fu_294_p2(51 downto 48),
      S(3 downto 0) => low_thresh_read_reg_725(51 downto 48)
    );
\gmem0_addr_1_reg_754_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(52),
      Q => gmem0_addr_1_reg_754(52),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(53),
      Q => gmem0_addr_1_reg_754(53),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(54),
      Q => gmem0_addr_1_reg_754(54),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(55),
      Q => gmem0_addr_1_reg_754(55),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_754_reg[51]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_754_reg[55]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_754_reg[55]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_754_reg[55]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_754_reg[55]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln144_1_fu_294_p2(55 downto 52),
      S(3 downto 0) => low_thresh_read_reg_725(55 downto 52)
    );
\gmem0_addr_1_reg_754_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(56),
      Q => gmem0_addr_1_reg_754(56),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(57),
      Q => gmem0_addr_1_reg_754(57),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(58),
      Q => gmem0_addr_1_reg_754(58),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(59),
      Q => gmem0_addr_1_reg_754(59),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_754_reg[55]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_754_reg[59]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_754_reg[59]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_754_reg[59]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_754_reg[59]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln144_1_fu_294_p2(59 downto 56),
      S(3 downto 0) => low_thresh_read_reg_725(59 downto 56)
    );
\gmem0_addr_1_reg_754_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(5),
      Q => gmem0_addr_1_reg_754(5),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(60),
      Q => gmem0_addr_1_reg_754(60),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(61),
      Q => gmem0_addr_1_reg_754(61),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(62),
      Q => gmem0_addr_1_reg_754(62),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(63),
      Q => gmem0_addr_1_reg_754(63),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_754_reg[59]_i_1_n_3\,
      CO(3) => \NLW_gmem0_addr_1_reg_754_reg[63]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gmem0_addr_1_reg_754_reg[63]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_754_reg[63]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_754_reg[63]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln144_1_fu_294_p2(63 downto 60),
      S(3 downto 0) => low_thresh_read_reg_725(63 downto 60)
    );
\gmem0_addr_1_reg_754_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(6),
      Q => gmem0_addr_1_reg_754(6),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(7),
      Q => gmem0_addr_1_reg_754(7),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_754_reg[3]_i_1_n_3\,
      CO(3) => \gmem0_addr_1_reg_754_reg[7]_i_1_n_3\,
      CO(2) => \gmem0_addr_1_reg_754_reg[7]_i_1_n_4\,
      CO(1) => \gmem0_addr_1_reg_754_reg[7]_i_1_n_5\,
      CO(0) => \gmem0_addr_1_reg_754_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln144_1_fu_294_p2(7 downto 4),
      S(3 downto 0) => low_thresh_read_reg_725(7 downto 4)
    );
\gmem0_addr_1_reg_754_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(8),
      Q => gmem0_addr_1_reg_754(8),
      R => '0'
    );
\gmem0_addr_1_reg_754_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln144_1_fu_294_p2(9),
      Q => gmem0_addr_1_reg_754(9),
      R => '0'
    );
\gmem0_addr_2_reg_760[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000DFFFEFFF2000"
    )
        port map (
      I0 => add_ln149_reg_784_reg(0),
      I1 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_reg_238(0),
      I5 => low_thresh_read_reg_725(0),
      O => \gmem0_addr_2_reg_760[0]_i_1_n_3\
    );
\gmem0_addr_2_reg_760[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AA5AA6A6AAAAA"
    )
        port map (
      I0 => low_thresh_read_reg_725(3),
      I1 => add_ln149_reg_784_reg(1),
      I2 => \add_ln138_reg_739[1]_i_2_n_3\,
      I3 => j_reg_238(1),
      I4 => add_ln149_reg_784_reg(2),
      I5 => j_reg_238(2),
      O => \gmem0_addr_2_reg_760[3]_i_2_n_3\
    );
\gmem0_addr_2_reg_760[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => low_thresh_read_reg_725(2),
      I1 => add_ln149_reg_784_reg(2),
      I2 => \add_ln138_reg_739[1]_i_2_n_3\,
      I3 => j_reg_238(2),
      I4 => add_ln149_reg_784_reg(1),
      I5 => j_reg_238(1),
      O => \gmem0_addr_2_reg_760[3]_i_3_n_3\
    );
\gmem0_addr_2_reg_760[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF20001000DFFF"
    )
        port map (
      I0 => add_ln149_reg_784_reg(1),
      I1 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_reg_238(1),
      I5 => low_thresh_read_reg_725(1),
      O => \gmem0_addr_2_reg_760[3]_i_4_n_3\
    );
\gmem0_addr_2_reg_760[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000DFFFEFFF2000"
    )
        port map (
      I0 => add_ln149_reg_784_reg(0),
      I1 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_reg_238(0),
      I5 => low_thresh_read_reg_725(0),
      O => \gmem0_addr_2_reg_760[3]_i_5_n_3\
    );
\gmem0_addr_2_reg_760_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem0_addr_2_reg_760[0]_i_1_n_3\,
      Q => gmem0_addr_2_reg_760(0),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(10),
      Q => gmem0_addr_2_reg_760(10),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(11),
      Q => gmem0_addr_2_reg_760(11),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_2_reg_760_reg[7]_i_1_n_3\,
      CO(3) => \gmem0_addr_2_reg_760_reg[11]_i_1_n_3\,
      CO(2) => \gmem0_addr_2_reg_760_reg[11]_i_1_n_4\,
      CO(1) => \gmem0_addr_2_reg_760_reg[11]_i_1_n_5\,
      CO(0) => \gmem0_addr_2_reg_760_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln145_1_fu_315_p2(11 downto 8),
      S(3 downto 0) => low_thresh_read_reg_725(11 downto 8)
    );
\gmem0_addr_2_reg_760_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(12),
      Q => gmem0_addr_2_reg_760(12),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(13),
      Q => gmem0_addr_2_reg_760(13),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(14),
      Q => gmem0_addr_2_reg_760(14),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(15),
      Q => gmem0_addr_2_reg_760(15),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_2_reg_760_reg[11]_i_1_n_3\,
      CO(3) => \gmem0_addr_2_reg_760_reg[15]_i_1_n_3\,
      CO(2) => \gmem0_addr_2_reg_760_reg[15]_i_1_n_4\,
      CO(1) => \gmem0_addr_2_reg_760_reg[15]_i_1_n_5\,
      CO(0) => \gmem0_addr_2_reg_760_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln145_1_fu_315_p2(15 downto 12),
      S(3 downto 0) => low_thresh_read_reg_725(15 downto 12)
    );
\gmem0_addr_2_reg_760_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(16),
      Q => gmem0_addr_2_reg_760(16),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(17),
      Q => gmem0_addr_2_reg_760(17),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(18),
      Q => gmem0_addr_2_reg_760(18),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(19),
      Q => gmem0_addr_2_reg_760(19),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_2_reg_760_reg[15]_i_1_n_3\,
      CO(3) => \gmem0_addr_2_reg_760_reg[19]_i_1_n_3\,
      CO(2) => \gmem0_addr_2_reg_760_reg[19]_i_1_n_4\,
      CO(1) => \gmem0_addr_2_reg_760_reg[19]_i_1_n_5\,
      CO(0) => \gmem0_addr_2_reg_760_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln145_1_fu_315_p2(19 downto 16),
      S(3 downto 0) => low_thresh_read_reg_725(19 downto 16)
    );
\gmem0_addr_2_reg_760_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(1),
      Q => gmem0_addr_2_reg_760(1),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(20),
      Q => gmem0_addr_2_reg_760(20),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(21),
      Q => gmem0_addr_2_reg_760(21),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(22),
      Q => gmem0_addr_2_reg_760(22),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(23),
      Q => gmem0_addr_2_reg_760(23),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_2_reg_760_reg[19]_i_1_n_3\,
      CO(3) => \gmem0_addr_2_reg_760_reg[23]_i_1_n_3\,
      CO(2) => \gmem0_addr_2_reg_760_reg[23]_i_1_n_4\,
      CO(1) => \gmem0_addr_2_reg_760_reg[23]_i_1_n_5\,
      CO(0) => \gmem0_addr_2_reg_760_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln145_1_fu_315_p2(23 downto 20),
      S(3 downto 0) => low_thresh_read_reg_725(23 downto 20)
    );
\gmem0_addr_2_reg_760_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(24),
      Q => gmem0_addr_2_reg_760(24),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(25),
      Q => gmem0_addr_2_reg_760(25),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(26),
      Q => gmem0_addr_2_reg_760(26),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(27),
      Q => gmem0_addr_2_reg_760(27),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_2_reg_760_reg[23]_i_1_n_3\,
      CO(3) => \gmem0_addr_2_reg_760_reg[27]_i_1_n_3\,
      CO(2) => \gmem0_addr_2_reg_760_reg[27]_i_1_n_4\,
      CO(1) => \gmem0_addr_2_reg_760_reg[27]_i_1_n_5\,
      CO(0) => \gmem0_addr_2_reg_760_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln145_1_fu_315_p2(27 downto 24),
      S(3 downto 0) => low_thresh_read_reg_725(27 downto 24)
    );
\gmem0_addr_2_reg_760_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(28),
      Q => gmem0_addr_2_reg_760(28),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(29),
      Q => gmem0_addr_2_reg_760(29),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(2),
      Q => gmem0_addr_2_reg_760(2),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(30),
      Q => gmem0_addr_2_reg_760(30),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(31),
      Q => gmem0_addr_2_reg_760(31),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_2_reg_760_reg[27]_i_1_n_3\,
      CO(3) => \gmem0_addr_2_reg_760_reg[31]_i_1_n_3\,
      CO(2) => \gmem0_addr_2_reg_760_reg[31]_i_1_n_4\,
      CO(1) => \gmem0_addr_2_reg_760_reg[31]_i_1_n_5\,
      CO(0) => \gmem0_addr_2_reg_760_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln145_1_fu_315_p2(31 downto 28),
      S(3 downto 0) => low_thresh_read_reg_725(31 downto 28)
    );
\gmem0_addr_2_reg_760_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(32),
      Q => gmem0_addr_2_reg_760(32),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(33),
      Q => gmem0_addr_2_reg_760(33),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(34),
      Q => gmem0_addr_2_reg_760(34),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(35),
      Q => gmem0_addr_2_reg_760(35),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_2_reg_760_reg[31]_i_1_n_3\,
      CO(3) => \gmem0_addr_2_reg_760_reg[35]_i_1_n_3\,
      CO(2) => \gmem0_addr_2_reg_760_reg[35]_i_1_n_4\,
      CO(1) => \gmem0_addr_2_reg_760_reg[35]_i_1_n_5\,
      CO(0) => \gmem0_addr_2_reg_760_reg[35]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln145_1_fu_315_p2(35 downto 32),
      S(3 downto 0) => low_thresh_read_reg_725(35 downto 32)
    );
\gmem0_addr_2_reg_760_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(36),
      Q => gmem0_addr_2_reg_760(36),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(37),
      Q => gmem0_addr_2_reg_760(37),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(38),
      Q => gmem0_addr_2_reg_760(38),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(39),
      Q => gmem0_addr_2_reg_760(39),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_2_reg_760_reg[35]_i_1_n_3\,
      CO(3) => \gmem0_addr_2_reg_760_reg[39]_i_1_n_3\,
      CO(2) => \gmem0_addr_2_reg_760_reg[39]_i_1_n_4\,
      CO(1) => \gmem0_addr_2_reg_760_reg[39]_i_1_n_5\,
      CO(0) => \gmem0_addr_2_reg_760_reg[39]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln145_1_fu_315_p2(39 downto 36),
      S(3 downto 0) => low_thresh_read_reg_725(39 downto 36)
    );
\gmem0_addr_2_reg_760_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(3),
      Q => gmem0_addr_2_reg_760(3),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem0_addr_2_reg_760_reg[3]_i_1_n_3\,
      CO(2) => \gmem0_addr_2_reg_760_reg[3]_i_1_n_4\,
      CO(1) => \gmem0_addr_2_reg_760_reg[3]_i_1_n_5\,
      CO(0) => \gmem0_addr_2_reg_760_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => low_thresh_read_reg_725(3 downto 0),
      O(3 downto 1) => add_ln145_1_fu_315_p2(3 downto 1),
      O(0) => \NLW_gmem0_addr_2_reg_760_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \gmem0_addr_2_reg_760[3]_i_2_n_3\,
      S(2) => \gmem0_addr_2_reg_760[3]_i_3_n_3\,
      S(1) => \gmem0_addr_2_reg_760[3]_i_4_n_3\,
      S(0) => \gmem0_addr_2_reg_760[3]_i_5_n_3\
    );
\gmem0_addr_2_reg_760_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(40),
      Q => gmem0_addr_2_reg_760(40),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(41),
      Q => gmem0_addr_2_reg_760(41),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(42),
      Q => gmem0_addr_2_reg_760(42),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(43),
      Q => gmem0_addr_2_reg_760(43),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_2_reg_760_reg[39]_i_1_n_3\,
      CO(3) => \gmem0_addr_2_reg_760_reg[43]_i_1_n_3\,
      CO(2) => \gmem0_addr_2_reg_760_reg[43]_i_1_n_4\,
      CO(1) => \gmem0_addr_2_reg_760_reg[43]_i_1_n_5\,
      CO(0) => \gmem0_addr_2_reg_760_reg[43]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln145_1_fu_315_p2(43 downto 40),
      S(3 downto 0) => low_thresh_read_reg_725(43 downto 40)
    );
\gmem0_addr_2_reg_760_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(44),
      Q => gmem0_addr_2_reg_760(44),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(45),
      Q => gmem0_addr_2_reg_760(45),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(46),
      Q => gmem0_addr_2_reg_760(46),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(47),
      Q => gmem0_addr_2_reg_760(47),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_2_reg_760_reg[43]_i_1_n_3\,
      CO(3) => \gmem0_addr_2_reg_760_reg[47]_i_1_n_3\,
      CO(2) => \gmem0_addr_2_reg_760_reg[47]_i_1_n_4\,
      CO(1) => \gmem0_addr_2_reg_760_reg[47]_i_1_n_5\,
      CO(0) => \gmem0_addr_2_reg_760_reg[47]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln145_1_fu_315_p2(47 downto 44),
      S(3 downto 0) => low_thresh_read_reg_725(47 downto 44)
    );
\gmem0_addr_2_reg_760_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(48),
      Q => gmem0_addr_2_reg_760(48),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(49),
      Q => gmem0_addr_2_reg_760(49),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(4),
      Q => gmem0_addr_2_reg_760(4),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(50),
      Q => gmem0_addr_2_reg_760(50),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(51),
      Q => gmem0_addr_2_reg_760(51),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_2_reg_760_reg[47]_i_1_n_3\,
      CO(3) => \gmem0_addr_2_reg_760_reg[51]_i_1_n_3\,
      CO(2) => \gmem0_addr_2_reg_760_reg[51]_i_1_n_4\,
      CO(1) => \gmem0_addr_2_reg_760_reg[51]_i_1_n_5\,
      CO(0) => \gmem0_addr_2_reg_760_reg[51]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln145_1_fu_315_p2(51 downto 48),
      S(3 downto 0) => low_thresh_read_reg_725(51 downto 48)
    );
\gmem0_addr_2_reg_760_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(52),
      Q => gmem0_addr_2_reg_760(52),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(53),
      Q => gmem0_addr_2_reg_760(53),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(54),
      Q => gmem0_addr_2_reg_760(54),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(55),
      Q => gmem0_addr_2_reg_760(55),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_2_reg_760_reg[51]_i_1_n_3\,
      CO(3) => \gmem0_addr_2_reg_760_reg[55]_i_1_n_3\,
      CO(2) => \gmem0_addr_2_reg_760_reg[55]_i_1_n_4\,
      CO(1) => \gmem0_addr_2_reg_760_reg[55]_i_1_n_5\,
      CO(0) => \gmem0_addr_2_reg_760_reg[55]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln145_1_fu_315_p2(55 downto 52),
      S(3 downto 0) => low_thresh_read_reg_725(55 downto 52)
    );
\gmem0_addr_2_reg_760_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(56),
      Q => gmem0_addr_2_reg_760(56),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(57),
      Q => gmem0_addr_2_reg_760(57),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(58),
      Q => gmem0_addr_2_reg_760(58),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(59),
      Q => gmem0_addr_2_reg_760(59),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_2_reg_760_reg[55]_i_1_n_3\,
      CO(3) => \gmem0_addr_2_reg_760_reg[59]_i_1_n_3\,
      CO(2) => \gmem0_addr_2_reg_760_reg[59]_i_1_n_4\,
      CO(1) => \gmem0_addr_2_reg_760_reg[59]_i_1_n_5\,
      CO(0) => \gmem0_addr_2_reg_760_reg[59]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln145_1_fu_315_p2(59 downto 56),
      S(3 downto 0) => low_thresh_read_reg_725(59 downto 56)
    );
\gmem0_addr_2_reg_760_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(5),
      Q => gmem0_addr_2_reg_760(5),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(60),
      Q => gmem0_addr_2_reg_760(60),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(61),
      Q => gmem0_addr_2_reg_760(61),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(62),
      Q => gmem0_addr_2_reg_760(62),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(63),
      Q => gmem0_addr_2_reg_760(63),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_2_reg_760_reg[59]_i_1_n_3\,
      CO(3) => \NLW_gmem0_addr_2_reg_760_reg[63]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gmem0_addr_2_reg_760_reg[63]_i_1_n_4\,
      CO(1) => \gmem0_addr_2_reg_760_reg[63]_i_1_n_5\,
      CO(0) => \gmem0_addr_2_reg_760_reg[63]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln145_1_fu_315_p2(63 downto 60),
      S(3 downto 0) => low_thresh_read_reg_725(63 downto 60)
    );
\gmem0_addr_2_reg_760_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(6),
      Q => gmem0_addr_2_reg_760(6),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(7),
      Q => gmem0_addr_2_reg_760(7),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_2_reg_760_reg[3]_i_1_n_3\,
      CO(3) => \gmem0_addr_2_reg_760_reg[7]_i_1_n_3\,
      CO(2) => \gmem0_addr_2_reg_760_reg[7]_i_1_n_4\,
      CO(1) => \gmem0_addr_2_reg_760_reg[7]_i_1_n_5\,
      CO(0) => \gmem0_addr_2_reg_760_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln145_1_fu_315_p2(7 downto 4),
      S(3 downto 0) => low_thresh_read_reg_725(7 downto 4)
    );
\gmem0_addr_2_reg_760_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(8),
      Q => gmem0_addr_2_reg_760(8),
      R => '0'
    );
\gmem0_addr_2_reg_760_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln145_1_fu_315_p2(9),
      Q => gmem0_addr_2_reg_760(9),
      R => '0'
    );
\gmem0_addr_reg_748[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666656666666A666"
    )
        port map (
      I0 => low_thresh_read_reg_725(3),
      I1 => j_reg_238(3),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I4 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I5 => add_ln149_reg_784_reg(3),
      O => \gmem0_addr_reg_748[3]_i_2_n_3\
    );
\gmem0_addr_reg_748[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666656666666A666"
    )
        port map (
      I0 => low_thresh_read_reg_725(2),
      I1 => j_reg_238(2),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I4 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I5 => add_ln149_reg_784_reg(2),
      O => \gmem0_addr_reg_748[3]_i_3_n_3\
    );
\gmem0_addr_reg_748[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666656666666A666"
    )
        port map (
      I0 => low_thresh_read_reg_725(1),
      I1 => j_reg_238(1),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I4 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I5 => add_ln149_reg_784_reg(1),
      O => \gmem0_addr_reg_748[3]_i_4_n_3\
    );
\gmem0_addr_reg_748[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000DFFFEFFF2000"
    )
        port map (
      I0 => add_ln149_reg_784_reg(0),
      I1 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_reg_238(0),
      I5 => low_thresh_read_reg_725(0),
      O => \gmem0_addr_reg_748[3]_i_5_n_3\
    );
\gmem0_addr_reg_748[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202AA0AA2A2AAAAA"
    )
        port map (
      I0 => p_10_in,
      I1 => add_ln138_reg_739(0),
      I2 => \add_ln138_reg_739[1]_i_2_n_3\,
      I3 => \i_reg_226_reg_n_3_[0]\,
      I4 => add_ln138_reg_739(1),
      I5 => \i_reg_226_reg_n_3_[1]\,
      O => p_9_in
    );
\gmem0_addr_reg_748_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(0),
      Q => gmem0_addr_reg_748(0),
      R => '0'
    );
\gmem0_addr_reg_748_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(10),
      Q => gmem0_addr_reg_748(10),
      R => '0'
    );
\gmem0_addr_reg_748_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(11),
      Q => gmem0_addr_reg_748(11),
      R => '0'
    );
\gmem0_addr_reg_748_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_748_reg[7]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_748_reg[11]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_748_reg[11]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_748_reg[11]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_748_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln143_fu_265_p2(11 downto 8),
      S(3 downto 0) => low_thresh_read_reg_725(11 downto 8)
    );
\gmem0_addr_reg_748_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(12),
      Q => gmem0_addr_reg_748(12),
      R => '0'
    );
\gmem0_addr_reg_748_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(13),
      Q => gmem0_addr_reg_748(13),
      R => '0'
    );
\gmem0_addr_reg_748_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(14),
      Q => gmem0_addr_reg_748(14),
      R => '0'
    );
\gmem0_addr_reg_748_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(15),
      Q => gmem0_addr_reg_748(15),
      R => '0'
    );
\gmem0_addr_reg_748_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_748_reg[11]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_748_reg[15]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_748_reg[15]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_748_reg[15]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_748_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln143_fu_265_p2(15 downto 12),
      S(3 downto 0) => low_thresh_read_reg_725(15 downto 12)
    );
\gmem0_addr_reg_748_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(16),
      Q => gmem0_addr_reg_748(16),
      R => '0'
    );
\gmem0_addr_reg_748_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(17),
      Q => gmem0_addr_reg_748(17),
      R => '0'
    );
\gmem0_addr_reg_748_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(18),
      Q => gmem0_addr_reg_748(18),
      R => '0'
    );
\gmem0_addr_reg_748_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(19),
      Q => gmem0_addr_reg_748(19),
      R => '0'
    );
\gmem0_addr_reg_748_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_748_reg[15]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_748_reg[19]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_748_reg[19]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_748_reg[19]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_748_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln143_fu_265_p2(19 downto 16),
      S(3 downto 0) => low_thresh_read_reg_725(19 downto 16)
    );
\gmem0_addr_reg_748_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(1),
      Q => gmem0_addr_reg_748(1),
      R => '0'
    );
\gmem0_addr_reg_748_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(20),
      Q => gmem0_addr_reg_748(20),
      R => '0'
    );
\gmem0_addr_reg_748_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(21),
      Q => gmem0_addr_reg_748(21),
      R => '0'
    );
\gmem0_addr_reg_748_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(22),
      Q => gmem0_addr_reg_748(22),
      R => '0'
    );
\gmem0_addr_reg_748_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(23),
      Q => gmem0_addr_reg_748(23),
      R => '0'
    );
\gmem0_addr_reg_748_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_748_reg[19]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_748_reg[23]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_748_reg[23]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_748_reg[23]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_748_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln143_fu_265_p2(23 downto 20),
      S(3 downto 0) => low_thresh_read_reg_725(23 downto 20)
    );
\gmem0_addr_reg_748_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(24),
      Q => gmem0_addr_reg_748(24),
      R => '0'
    );
\gmem0_addr_reg_748_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(25),
      Q => gmem0_addr_reg_748(25),
      R => '0'
    );
\gmem0_addr_reg_748_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(26),
      Q => gmem0_addr_reg_748(26),
      R => '0'
    );
\gmem0_addr_reg_748_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(27),
      Q => gmem0_addr_reg_748(27),
      R => '0'
    );
\gmem0_addr_reg_748_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_748_reg[23]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_748_reg[27]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_748_reg[27]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_748_reg[27]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_748_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln143_fu_265_p2(27 downto 24),
      S(3 downto 0) => low_thresh_read_reg_725(27 downto 24)
    );
\gmem0_addr_reg_748_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(28),
      Q => gmem0_addr_reg_748(28),
      R => '0'
    );
\gmem0_addr_reg_748_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(29),
      Q => gmem0_addr_reg_748(29),
      R => '0'
    );
\gmem0_addr_reg_748_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(2),
      Q => gmem0_addr_reg_748(2),
      R => '0'
    );
\gmem0_addr_reg_748_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(30),
      Q => gmem0_addr_reg_748(30),
      R => '0'
    );
\gmem0_addr_reg_748_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(31),
      Q => gmem0_addr_reg_748(31),
      R => '0'
    );
\gmem0_addr_reg_748_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_748_reg[27]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_748_reg[31]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_748_reg[31]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_748_reg[31]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_748_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln143_fu_265_p2(31 downto 28),
      S(3 downto 0) => low_thresh_read_reg_725(31 downto 28)
    );
\gmem0_addr_reg_748_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(32),
      Q => gmem0_addr_reg_748(32),
      R => '0'
    );
\gmem0_addr_reg_748_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(33),
      Q => gmem0_addr_reg_748(33),
      R => '0'
    );
\gmem0_addr_reg_748_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(34),
      Q => gmem0_addr_reg_748(34),
      R => '0'
    );
\gmem0_addr_reg_748_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(35),
      Q => gmem0_addr_reg_748(35),
      R => '0'
    );
\gmem0_addr_reg_748_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_748_reg[31]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_748_reg[35]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_748_reg[35]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_748_reg[35]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_748_reg[35]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln143_fu_265_p2(35 downto 32),
      S(3 downto 0) => low_thresh_read_reg_725(35 downto 32)
    );
\gmem0_addr_reg_748_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(36),
      Q => gmem0_addr_reg_748(36),
      R => '0'
    );
\gmem0_addr_reg_748_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(37),
      Q => gmem0_addr_reg_748(37),
      R => '0'
    );
\gmem0_addr_reg_748_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(38),
      Q => gmem0_addr_reg_748(38),
      R => '0'
    );
\gmem0_addr_reg_748_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(39),
      Q => gmem0_addr_reg_748(39),
      R => '0'
    );
\gmem0_addr_reg_748_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_748_reg[35]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_748_reg[39]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_748_reg[39]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_748_reg[39]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_748_reg[39]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln143_fu_265_p2(39 downto 36),
      S(3 downto 0) => low_thresh_read_reg_725(39 downto 36)
    );
\gmem0_addr_reg_748_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(3),
      Q => gmem0_addr_reg_748(3),
      R => '0'
    );
\gmem0_addr_reg_748_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem0_addr_reg_748_reg[3]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_748_reg[3]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_748_reg[3]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_748_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => low_thresh_read_reg_725(3 downto 0),
      O(3 downto 0) => add_ln143_fu_265_p2(3 downto 0),
      S(3) => \gmem0_addr_reg_748[3]_i_2_n_3\,
      S(2) => \gmem0_addr_reg_748[3]_i_3_n_3\,
      S(1) => \gmem0_addr_reg_748[3]_i_4_n_3\,
      S(0) => \gmem0_addr_reg_748[3]_i_5_n_3\
    );
\gmem0_addr_reg_748_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(40),
      Q => gmem0_addr_reg_748(40),
      R => '0'
    );
\gmem0_addr_reg_748_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(41),
      Q => gmem0_addr_reg_748(41),
      R => '0'
    );
\gmem0_addr_reg_748_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(42),
      Q => gmem0_addr_reg_748(42),
      R => '0'
    );
\gmem0_addr_reg_748_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(43),
      Q => gmem0_addr_reg_748(43),
      R => '0'
    );
\gmem0_addr_reg_748_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_748_reg[39]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_748_reg[43]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_748_reg[43]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_748_reg[43]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_748_reg[43]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln143_fu_265_p2(43 downto 40),
      S(3 downto 0) => low_thresh_read_reg_725(43 downto 40)
    );
\gmem0_addr_reg_748_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(44),
      Q => gmem0_addr_reg_748(44),
      R => '0'
    );
\gmem0_addr_reg_748_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(45),
      Q => gmem0_addr_reg_748(45),
      R => '0'
    );
\gmem0_addr_reg_748_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(46),
      Q => gmem0_addr_reg_748(46),
      R => '0'
    );
\gmem0_addr_reg_748_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(47),
      Q => gmem0_addr_reg_748(47),
      R => '0'
    );
\gmem0_addr_reg_748_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_748_reg[43]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_748_reg[47]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_748_reg[47]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_748_reg[47]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_748_reg[47]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln143_fu_265_p2(47 downto 44),
      S(3 downto 0) => low_thresh_read_reg_725(47 downto 44)
    );
\gmem0_addr_reg_748_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(48),
      Q => gmem0_addr_reg_748(48),
      R => '0'
    );
\gmem0_addr_reg_748_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(49),
      Q => gmem0_addr_reg_748(49),
      R => '0'
    );
\gmem0_addr_reg_748_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(4),
      Q => gmem0_addr_reg_748(4),
      R => '0'
    );
\gmem0_addr_reg_748_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(50),
      Q => gmem0_addr_reg_748(50),
      R => '0'
    );
\gmem0_addr_reg_748_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(51),
      Q => gmem0_addr_reg_748(51),
      R => '0'
    );
\gmem0_addr_reg_748_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_748_reg[47]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_748_reg[51]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_748_reg[51]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_748_reg[51]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_748_reg[51]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln143_fu_265_p2(51 downto 48),
      S(3 downto 0) => low_thresh_read_reg_725(51 downto 48)
    );
\gmem0_addr_reg_748_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(52),
      Q => gmem0_addr_reg_748(52),
      R => '0'
    );
\gmem0_addr_reg_748_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(53),
      Q => gmem0_addr_reg_748(53),
      R => '0'
    );
\gmem0_addr_reg_748_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(54),
      Q => gmem0_addr_reg_748(54),
      R => '0'
    );
\gmem0_addr_reg_748_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(55),
      Q => gmem0_addr_reg_748(55),
      R => '0'
    );
\gmem0_addr_reg_748_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_748_reg[51]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_748_reg[55]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_748_reg[55]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_748_reg[55]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_748_reg[55]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln143_fu_265_p2(55 downto 52),
      S(3 downto 0) => low_thresh_read_reg_725(55 downto 52)
    );
\gmem0_addr_reg_748_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(56),
      Q => gmem0_addr_reg_748(56),
      R => '0'
    );
\gmem0_addr_reg_748_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(57),
      Q => gmem0_addr_reg_748(57),
      R => '0'
    );
\gmem0_addr_reg_748_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(58),
      Q => gmem0_addr_reg_748(58),
      R => '0'
    );
\gmem0_addr_reg_748_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(59),
      Q => gmem0_addr_reg_748(59),
      R => '0'
    );
\gmem0_addr_reg_748_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_748_reg[55]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_748_reg[59]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_748_reg[59]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_748_reg[59]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_748_reg[59]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln143_fu_265_p2(59 downto 56),
      S(3 downto 0) => low_thresh_read_reg_725(59 downto 56)
    );
\gmem0_addr_reg_748_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(5),
      Q => gmem0_addr_reg_748(5),
      R => '0'
    );
\gmem0_addr_reg_748_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(60),
      Q => gmem0_addr_reg_748(60),
      R => '0'
    );
\gmem0_addr_reg_748_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(61),
      Q => gmem0_addr_reg_748(61),
      R => '0'
    );
\gmem0_addr_reg_748_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(62),
      Q => gmem0_addr_reg_748(62),
      R => '0'
    );
\gmem0_addr_reg_748_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(63),
      Q => gmem0_addr_reg_748(63),
      R => '0'
    );
\gmem0_addr_reg_748_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_748_reg[59]_i_1_n_3\,
      CO(3) => \NLW_gmem0_addr_reg_748_reg[63]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \gmem0_addr_reg_748_reg[63]_i_2_n_4\,
      CO(1) => \gmem0_addr_reg_748_reg[63]_i_2_n_5\,
      CO(0) => \gmem0_addr_reg_748_reg[63]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln143_fu_265_p2(63 downto 60),
      S(3 downto 0) => low_thresh_read_reg_725(63 downto 60)
    );
\gmem0_addr_reg_748_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(6),
      Q => gmem0_addr_reg_748(6),
      R => '0'
    );
\gmem0_addr_reg_748_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(7),
      Q => gmem0_addr_reg_748(7),
      R => '0'
    );
\gmem0_addr_reg_748_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_reg_748_reg[3]_i_1_n_3\,
      CO(3) => \gmem0_addr_reg_748_reg[7]_i_1_n_3\,
      CO(2) => \gmem0_addr_reg_748_reg[7]_i_1_n_4\,
      CO(1) => \gmem0_addr_reg_748_reg[7]_i_1_n_5\,
      CO(0) => \gmem0_addr_reg_748_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln143_fu_265_p2(7 downto 4),
      S(3 downto 0) => low_thresh_read_reg_725(7 downto 4)
    );
\gmem0_addr_reg_748_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(8),
      Q => gmem0_addr_reg_748(8),
      R => '0'
    );
\gmem0_addr_reg_748_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln143_fu_265_p2(9),
      Q => gmem0_addr_reg_748(9),
      R => '0'
    );
\gmem1_addr_1_reg_772[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A959AAAA56A6"
    )
        port map (
      I0 => high_thresh_read_reg_732(2),
      I1 => j_reg_238(0),
      I2 => \add_ln138_reg_739[1]_i_2_n_3\,
      I3 => add_ln149_reg_784_reg(0),
      I4 => zext_ln145_fu_311_p1(1),
      I5 => trunc_ln144_fu_276_p1(2),
      O => \gmem1_addr_1_reg_772[3]_i_2_n_3\
    );
\gmem1_addr_1_reg_772[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => high_thresh_read_reg_732(1),
      I1 => add_ln149_reg_784_reg(0),
      I2 => \add_ln138_reg_739[1]_i_2_n_3\,
      I3 => j_reg_238(0),
      I4 => add_ln149_reg_784_reg(1),
      I5 => j_reg_238(1),
      O => \gmem1_addr_1_reg_772[3]_i_3_n_3\
    );
\gmem1_addr_1_reg_772[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A99999995999"
    )
        port map (
      I0 => high_thresh_read_reg_732(0),
      I1 => j_reg_238(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I4 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I5 => add_ln149_reg_784_reg(0),
      O => \gmem1_addr_1_reg_772[3]_i_4_n_3\
    );
\gmem1_addr_1_reg_772_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(0),
      Q => gmem1_addr_1_reg_772(0),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(10),
      Q => gmem1_addr_1_reg_772(10),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(11),
      Q => gmem1_addr_1_reg_772(11),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_772_reg[7]_i_1_n_3\,
      CO(3) => \gmem1_addr_1_reg_772_reg[11]_i_1_n_3\,
      CO(2) => \gmem1_addr_1_reg_772_reg[11]_i_1_n_4\,
      CO(1) => \gmem1_addr_1_reg_772_reg[11]_i_1_n_5\,
      CO(0) => \gmem1_addr_1_reg_772_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln147_fu_337_p2(11 downto 8),
      S(3 downto 0) => high_thresh_read_reg_732(11 downto 8)
    );
\gmem1_addr_1_reg_772_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(12),
      Q => gmem1_addr_1_reg_772(12),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(13),
      Q => gmem1_addr_1_reg_772(13),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(14),
      Q => gmem1_addr_1_reg_772(14),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(15),
      Q => gmem1_addr_1_reg_772(15),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_772_reg[11]_i_1_n_3\,
      CO(3) => \gmem1_addr_1_reg_772_reg[15]_i_1_n_3\,
      CO(2) => \gmem1_addr_1_reg_772_reg[15]_i_1_n_4\,
      CO(1) => \gmem1_addr_1_reg_772_reg[15]_i_1_n_5\,
      CO(0) => \gmem1_addr_1_reg_772_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln147_fu_337_p2(15 downto 12),
      S(3 downto 0) => high_thresh_read_reg_732(15 downto 12)
    );
\gmem1_addr_1_reg_772_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(16),
      Q => gmem1_addr_1_reg_772(16),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(17),
      Q => gmem1_addr_1_reg_772(17),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(18),
      Q => gmem1_addr_1_reg_772(18),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(19),
      Q => gmem1_addr_1_reg_772(19),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_772_reg[15]_i_1_n_3\,
      CO(3) => \gmem1_addr_1_reg_772_reg[19]_i_1_n_3\,
      CO(2) => \gmem1_addr_1_reg_772_reg[19]_i_1_n_4\,
      CO(1) => \gmem1_addr_1_reg_772_reg[19]_i_1_n_5\,
      CO(0) => \gmem1_addr_1_reg_772_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln147_fu_337_p2(19 downto 16),
      S(3 downto 0) => high_thresh_read_reg_732(19 downto 16)
    );
\gmem1_addr_1_reg_772_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(1),
      Q => gmem1_addr_1_reg_772(1),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(20),
      Q => gmem1_addr_1_reg_772(20),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(21),
      Q => gmem1_addr_1_reg_772(21),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(22),
      Q => gmem1_addr_1_reg_772(22),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(23),
      Q => gmem1_addr_1_reg_772(23),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_772_reg[19]_i_1_n_3\,
      CO(3) => \gmem1_addr_1_reg_772_reg[23]_i_1_n_3\,
      CO(2) => \gmem1_addr_1_reg_772_reg[23]_i_1_n_4\,
      CO(1) => \gmem1_addr_1_reg_772_reg[23]_i_1_n_5\,
      CO(0) => \gmem1_addr_1_reg_772_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln147_fu_337_p2(23 downto 20),
      S(3 downto 0) => high_thresh_read_reg_732(23 downto 20)
    );
\gmem1_addr_1_reg_772_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(24),
      Q => gmem1_addr_1_reg_772(24),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(25),
      Q => gmem1_addr_1_reg_772(25),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(26),
      Q => gmem1_addr_1_reg_772(26),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(27),
      Q => gmem1_addr_1_reg_772(27),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_772_reg[23]_i_1_n_3\,
      CO(3) => \gmem1_addr_1_reg_772_reg[27]_i_1_n_3\,
      CO(2) => \gmem1_addr_1_reg_772_reg[27]_i_1_n_4\,
      CO(1) => \gmem1_addr_1_reg_772_reg[27]_i_1_n_5\,
      CO(0) => \gmem1_addr_1_reg_772_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln147_fu_337_p2(27 downto 24),
      S(3 downto 0) => high_thresh_read_reg_732(27 downto 24)
    );
\gmem1_addr_1_reg_772_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(28),
      Q => gmem1_addr_1_reg_772(28),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(29),
      Q => gmem1_addr_1_reg_772(29),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(2),
      Q => gmem1_addr_1_reg_772(2),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(30),
      Q => gmem1_addr_1_reg_772(30),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(31),
      Q => gmem1_addr_1_reg_772(31),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_772_reg[27]_i_1_n_3\,
      CO(3) => \gmem1_addr_1_reg_772_reg[31]_i_1_n_3\,
      CO(2) => \gmem1_addr_1_reg_772_reg[31]_i_1_n_4\,
      CO(1) => \gmem1_addr_1_reg_772_reg[31]_i_1_n_5\,
      CO(0) => \gmem1_addr_1_reg_772_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln147_fu_337_p2(31 downto 28),
      S(3 downto 0) => high_thresh_read_reg_732(31 downto 28)
    );
\gmem1_addr_1_reg_772_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(32),
      Q => gmem1_addr_1_reg_772(32),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(33),
      Q => gmem1_addr_1_reg_772(33),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(34),
      Q => gmem1_addr_1_reg_772(34),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(35),
      Q => gmem1_addr_1_reg_772(35),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_772_reg[31]_i_1_n_3\,
      CO(3) => \gmem1_addr_1_reg_772_reg[35]_i_1_n_3\,
      CO(2) => \gmem1_addr_1_reg_772_reg[35]_i_1_n_4\,
      CO(1) => \gmem1_addr_1_reg_772_reg[35]_i_1_n_5\,
      CO(0) => \gmem1_addr_1_reg_772_reg[35]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln147_fu_337_p2(35 downto 32),
      S(3 downto 0) => high_thresh_read_reg_732(35 downto 32)
    );
\gmem1_addr_1_reg_772_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(36),
      Q => gmem1_addr_1_reg_772(36),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(37),
      Q => gmem1_addr_1_reg_772(37),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(38),
      Q => gmem1_addr_1_reg_772(38),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(39),
      Q => gmem1_addr_1_reg_772(39),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_772_reg[35]_i_1_n_3\,
      CO(3) => \gmem1_addr_1_reg_772_reg[39]_i_1_n_3\,
      CO(2) => \gmem1_addr_1_reg_772_reg[39]_i_1_n_4\,
      CO(1) => \gmem1_addr_1_reg_772_reg[39]_i_1_n_5\,
      CO(0) => \gmem1_addr_1_reg_772_reg[39]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln147_fu_337_p2(39 downto 36),
      S(3 downto 0) => high_thresh_read_reg_732(39 downto 36)
    );
\gmem1_addr_1_reg_772_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(3),
      Q => gmem1_addr_1_reg_772(3),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem1_addr_1_reg_772_reg[3]_i_1_n_3\,
      CO(2) => \gmem1_addr_1_reg_772_reg[3]_i_1_n_4\,
      CO(1) => \gmem1_addr_1_reg_772_reg[3]_i_1_n_5\,
      CO(0) => \gmem1_addr_1_reg_772_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => high_thresh_read_reg_732(2 downto 0),
      O(3 downto 0) => add_ln147_fu_337_p2(3 downto 0),
      S(3) => high_thresh_read_reg_732(3),
      S(2) => \gmem1_addr_1_reg_772[3]_i_2_n_3\,
      S(1) => \gmem1_addr_1_reg_772[3]_i_3_n_3\,
      S(0) => \gmem1_addr_1_reg_772[3]_i_4_n_3\
    );
\gmem1_addr_1_reg_772_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(40),
      Q => gmem1_addr_1_reg_772(40),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(41),
      Q => gmem1_addr_1_reg_772(41),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(42),
      Q => gmem1_addr_1_reg_772(42),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(43),
      Q => gmem1_addr_1_reg_772(43),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_772_reg[39]_i_1_n_3\,
      CO(3) => \gmem1_addr_1_reg_772_reg[43]_i_1_n_3\,
      CO(2) => \gmem1_addr_1_reg_772_reg[43]_i_1_n_4\,
      CO(1) => \gmem1_addr_1_reg_772_reg[43]_i_1_n_5\,
      CO(0) => \gmem1_addr_1_reg_772_reg[43]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln147_fu_337_p2(43 downto 40),
      S(3 downto 0) => high_thresh_read_reg_732(43 downto 40)
    );
\gmem1_addr_1_reg_772_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(44),
      Q => gmem1_addr_1_reg_772(44),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(45),
      Q => gmem1_addr_1_reg_772(45),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(46),
      Q => gmem1_addr_1_reg_772(46),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(47),
      Q => gmem1_addr_1_reg_772(47),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_772_reg[43]_i_1_n_3\,
      CO(3) => \gmem1_addr_1_reg_772_reg[47]_i_1_n_3\,
      CO(2) => \gmem1_addr_1_reg_772_reg[47]_i_1_n_4\,
      CO(1) => \gmem1_addr_1_reg_772_reg[47]_i_1_n_5\,
      CO(0) => \gmem1_addr_1_reg_772_reg[47]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln147_fu_337_p2(47 downto 44),
      S(3 downto 0) => high_thresh_read_reg_732(47 downto 44)
    );
\gmem1_addr_1_reg_772_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(48),
      Q => gmem1_addr_1_reg_772(48),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(49),
      Q => gmem1_addr_1_reg_772(49),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(4),
      Q => gmem1_addr_1_reg_772(4),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(50),
      Q => gmem1_addr_1_reg_772(50),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(51),
      Q => gmem1_addr_1_reg_772(51),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_772_reg[47]_i_1_n_3\,
      CO(3) => \gmem1_addr_1_reg_772_reg[51]_i_1_n_3\,
      CO(2) => \gmem1_addr_1_reg_772_reg[51]_i_1_n_4\,
      CO(1) => \gmem1_addr_1_reg_772_reg[51]_i_1_n_5\,
      CO(0) => \gmem1_addr_1_reg_772_reg[51]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln147_fu_337_p2(51 downto 48),
      S(3 downto 0) => high_thresh_read_reg_732(51 downto 48)
    );
\gmem1_addr_1_reg_772_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(52),
      Q => gmem1_addr_1_reg_772(52),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(53),
      Q => gmem1_addr_1_reg_772(53),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(54),
      Q => gmem1_addr_1_reg_772(54),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(55),
      Q => gmem1_addr_1_reg_772(55),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_772_reg[51]_i_1_n_3\,
      CO(3) => \gmem1_addr_1_reg_772_reg[55]_i_1_n_3\,
      CO(2) => \gmem1_addr_1_reg_772_reg[55]_i_1_n_4\,
      CO(1) => \gmem1_addr_1_reg_772_reg[55]_i_1_n_5\,
      CO(0) => \gmem1_addr_1_reg_772_reg[55]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln147_fu_337_p2(55 downto 52),
      S(3 downto 0) => high_thresh_read_reg_732(55 downto 52)
    );
\gmem1_addr_1_reg_772_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(56),
      Q => gmem1_addr_1_reg_772(56),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(57),
      Q => gmem1_addr_1_reg_772(57),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(58),
      Q => gmem1_addr_1_reg_772(58),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(59),
      Q => gmem1_addr_1_reg_772(59),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_772_reg[55]_i_1_n_3\,
      CO(3) => \gmem1_addr_1_reg_772_reg[59]_i_1_n_3\,
      CO(2) => \gmem1_addr_1_reg_772_reg[59]_i_1_n_4\,
      CO(1) => \gmem1_addr_1_reg_772_reg[59]_i_1_n_5\,
      CO(0) => \gmem1_addr_1_reg_772_reg[59]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln147_fu_337_p2(59 downto 56),
      S(3 downto 0) => high_thresh_read_reg_732(59 downto 56)
    );
\gmem1_addr_1_reg_772_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(5),
      Q => gmem1_addr_1_reg_772(5),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(60),
      Q => gmem1_addr_1_reg_772(60),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(61),
      Q => gmem1_addr_1_reg_772(61),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(62),
      Q => gmem1_addr_1_reg_772(62),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(63),
      Q => gmem1_addr_1_reg_772(63),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_772_reg[59]_i_1_n_3\,
      CO(3) => \NLW_gmem1_addr_1_reg_772_reg[63]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gmem1_addr_1_reg_772_reg[63]_i_1_n_4\,
      CO(1) => \gmem1_addr_1_reg_772_reg[63]_i_1_n_5\,
      CO(0) => \gmem1_addr_1_reg_772_reg[63]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln147_fu_337_p2(63 downto 60),
      S(3 downto 0) => high_thresh_read_reg_732(63 downto 60)
    );
\gmem1_addr_1_reg_772_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(6),
      Q => gmem1_addr_1_reg_772(6),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(7),
      Q => gmem1_addr_1_reg_772(7),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_772_reg[3]_i_1_n_3\,
      CO(3) => \gmem1_addr_1_reg_772_reg[7]_i_1_n_3\,
      CO(2) => \gmem1_addr_1_reg_772_reg[7]_i_1_n_4\,
      CO(1) => \gmem1_addr_1_reg_772_reg[7]_i_1_n_5\,
      CO(0) => \gmem1_addr_1_reg_772_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln147_fu_337_p2(7 downto 4),
      S(3 downto 0) => high_thresh_read_reg_732(7 downto 4)
    );
\gmem1_addr_1_reg_772_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(8),
      Q => gmem1_addr_1_reg_772(8),
      R => '0'
    );
\gmem1_addr_1_reg_772_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln147_fu_337_p2(9),
      Q => gmem1_addr_1_reg_772(9),
      R => '0'
    );
\gmem1_addr_2_reg_778[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000DFFFEFFF2000"
    )
        port map (
      I0 => add_ln149_reg_784_reg(0),
      I1 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_reg_238(0),
      I5 => high_thresh_read_reg_732(0),
      O => \gmem1_addr_2_reg_778[0]_i_1_n_3\
    );
\gmem1_addr_2_reg_778[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656AA5AA6A6AAAAA"
    )
        port map (
      I0 => high_thresh_read_reg_732(3),
      I1 => add_ln149_reg_784_reg(1),
      I2 => \add_ln138_reg_739[1]_i_2_n_3\,
      I3 => j_reg_238(1),
      I4 => add_ln149_reg_784_reg(2),
      I5 => j_reg_238(2),
      O => \gmem1_addr_2_reg_778[3]_i_2_n_3\
    );
\gmem1_addr_2_reg_778[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A956A65959A656A"
    )
        port map (
      I0 => high_thresh_read_reg_732(2),
      I1 => add_ln149_reg_784_reg(2),
      I2 => \add_ln138_reg_739[1]_i_2_n_3\,
      I3 => j_reg_238(2),
      I4 => add_ln149_reg_784_reg(1),
      I5 => j_reg_238(1),
      O => \gmem1_addr_2_reg_778[3]_i_3_n_3\
    );
\gmem1_addr_2_reg_778[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF20001000DFFF"
    )
        port map (
      I0 => add_ln149_reg_784_reg(1),
      I1 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_reg_238(1),
      I5 => high_thresh_read_reg_732(1),
      O => \gmem1_addr_2_reg_778[3]_i_4_n_3\
    );
\gmem1_addr_2_reg_778[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000DFFFEFFF2000"
    )
        port map (
      I0 => add_ln149_reg_784_reg(0),
      I1 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_reg_238(0),
      I5 => high_thresh_read_reg_732(0),
      O => \gmem1_addr_2_reg_778[3]_i_5_n_3\
    );
\gmem1_addr_2_reg_778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => \gmem1_addr_2_reg_778[0]_i_1_n_3\,
      Q => gmem1_addr_2_reg_778(0),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(10),
      Q => gmem1_addr_2_reg_778(10),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(11),
      Q => gmem1_addr_2_reg_778(11),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_778_reg[7]_i_1_n_3\,
      CO(3) => \gmem1_addr_2_reg_778_reg[11]_i_1_n_3\,
      CO(2) => \gmem1_addr_2_reg_778_reg[11]_i_1_n_4\,
      CO(1) => \gmem1_addr_2_reg_778_reg[11]_i_1_n_5\,
      CO(0) => \gmem1_addr_2_reg_778_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln148_fu_348_p2(11 downto 8),
      S(3 downto 0) => high_thresh_read_reg_732(11 downto 8)
    );
\gmem1_addr_2_reg_778_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(12),
      Q => gmem1_addr_2_reg_778(12),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(13),
      Q => gmem1_addr_2_reg_778(13),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(14),
      Q => gmem1_addr_2_reg_778(14),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(15),
      Q => gmem1_addr_2_reg_778(15),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_778_reg[11]_i_1_n_3\,
      CO(3) => \gmem1_addr_2_reg_778_reg[15]_i_1_n_3\,
      CO(2) => \gmem1_addr_2_reg_778_reg[15]_i_1_n_4\,
      CO(1) => \gmem1_addr_2_reg_778_reg[15]_i_1_n_5\,
      CO(0) => \gmem1_addr_2_reg_778_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln148_fu_348_p2(15 downto 12),
      S(3 downto 0) => high_thresh_read_reg_732(15 downto 12)
    );
\gmem1_addr_2_reg_778_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(16),
      Q => gmem1_addr_2_reg_778(16),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(17),
      Q => gmem1_addr_2_reg_778(17),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(18),
      Q => gmem1_addr_2_reg_778(18),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(19),
      Q => gmem1_addr_2_reg_778(19),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_778_reg[15]_i_1_n_3\,
      CO(3) => \gmem1_addr_2_reg_778_reg[19]_i_1_n_3\,
      CO(2) => \gmem1_addr_2_reg_778_reg[19]_i_1_n_4\,
      CO(1) => \gmem1_addr_2_reg_778_reg[19]_i_1_n_5\,
      CO(0) => \gmem1_addr_2_reg_778_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln148_fu_348_p2(19 downto 16),
      S(3 downto 0) => high_thresh_read_reg_732(19 downto 16)
    );
\gmem1_addr_2_reg_778_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(1),
      Q => gmem1_addr_2_reg_778(1),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(20),
      Q => gmem1_addr_2_reg_778(20),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(21),
      Q => gmem1_addr_2_reg_778(21),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(22),
      Q => gmem1_addr_2_reg_778(22),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(23),
      Q => gmem1_addr_2_reg_778(23),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_778_reg[19]_i_1_n_3\,
      CO(3) => \gmem1_addr_2_reg_778_reg[23]_i_1_n_3\,
      CO(2) => \gmem1_addr_2_reg_778_reg[23]_i_1_n_4\,
      CO(1) => \gmem1_addr_2_reg_778_reg[23]_i_1_n_5\,
      CO(0) => \gmem1_addr_2_reg_778_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln148_fu_348_p2(23 downto 20),
      S(3 downto 0) => high_thresh_read_reg_732(23 downto 20)
    );
\gmem1_addr_2_reg_778_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(24),
      Q => gmem1_addr_2_reg_778(24),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(25),
      Q => gmem1_addr_2_reg_778(25),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(26),
      Q => gmem1_addr_2_reg_778(26),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(27),
      Q => gmem1_addr_2_reg_778(27),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_778_reg[23]_i_1_n_3\,
      CO(3) => \gmem1_addr_2_reg_778_reg[27]_i_1_n_3\,
      CO(2) => \gmem1_addr_2_reg_778_reg[27]_i_1_n_4\,
      CO(1) => \gmem1_addr_2_reg_778_reg[27]_i_1_n_5\,
      CO(0) => \gmem1_addr_2_reg_778_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln148_fu_348_p2(27 downto 24),
      S(3 downto 0) => high_thresh_read_reg_732(27 downto 24)
    );
\gmem1_addr_2_reg_778_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(28),
      Q => gmem1_addr_2_reg_778(28),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(29),
      Q => gmem1_addr_2_reg_778(29),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(2),
      Q => gmem1_addr_2_reg_778(2),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(30),
      Q => gmem1_addr_2_reg_778(30),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(31),
      Q => gmem1_addr_2_reg_778(31),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_778_reg[27]_i_1_n_3\,
      CO(3) => \gmem1_addr_2_reg_778_reg[31]_i_1_n_3\,
      CO(2) => \gmem1_addr_2_reg_778_reg[31]_i_1_n_4\,
      CO(1) => \gmem1_addr_2_reg_778_reg[31]_i_1_n_5\,
      CO(0) => \gmem1_addr_2_reg_778_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln148_fu_348_p2(31 downto 28),
      S(3 downto 0) => high_thresh_read_reg_732(31 downto 28)
    );
\gmem1_addr_2_reg_778_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(32),
      Q => gmem1_addr_2_reg_778(32),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(33),
      Q => gmem1_addr_2_reg_778(33),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(34),
      Q => gmem1_addr_2_reg_778(34),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(35),
      Q => gmem1_addr_2_reg_778(35),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_778_reg[31]_i_1_n_3\,
      CO(3) => \gmem1_addr_2_reg_778_reg[35]_i_1_n_3\,
      CO(2) => \gmem1_addr_2_reg_778_reg[35]_i_1_n_4\,
      CO(1) => \gmem1_addr_2_reg_778_reg[35]_i_1_n_5\,
      CO(0) => \gmem1_addr_2_reg_778_reg[35]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln148_fu_348_p2(35 downto 32),
      S(3 downto 0) => high_thresh_read_reg_732(35 downto 32)
    );
\gmem1_addr_2_reg_778_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(36),
      Q => gmem1_addr_2_reg_778(36),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(37),
      Q => gmem1_addr_2_reg_778(37),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(38),
      Q => gmem1_addr_2_reg_778(38),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(39),
      Q => gmem1_addr_2_reg_778(39),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_778_reg[35]_i_1_n_3\,
      CO(3) => \gmem1_addr_2_reg_778_reg[39]_i_1_n_3\,
      CO(2) => \gmem1_addr_2_reg_778_reg[39]_i_1_n_4\,
      CO(1) => \gmem1_addr_2_reg_778_reg[39]_i_1_n_5\,
      CO(0) => \gmem1_addr_2_reg_778_reg[39]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln148_fu_348_p2(39 downto 36),
      S(3 downto 0) => high_thresh_read_reg_732(39 downto 36)
    );
\gmem1_addr_2_reg_778_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(3),
      Q => gmem1_addr_2_reg_778(3),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem1_addr_2_reg_778_reg[3]_i_1_n_3\,
      CO(2) => \gmem1_addr_2_reg_778_reg[3]_i_1_n_4\,
      CO(1) => \gmem1_addr_2_reg_778_reg[3]_i_1_n_5\,
      CO(0) => \gmem1_addr_2_reg_778_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => high_thresh_read_reg_732(3 downto 0),
      O(3 downto 1) => add_ln148_fu_348_p2(3 downto 1),
      O(0) => \NLW_gmem1_addr_2_reg_778_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \gmem1_addr_2_reg_778[3]_i_2_n_3\,
      S(2) => \gmem1_addr_2_reg_778[3]_i_3_n_3\,
      S(1) => \gmem1_addr_2_reg_778[3]_i_4_n_3\,
      S(0) => \gmem1_addr_2_reg_778[3]_i_5_n_3\
    );
\gmem1_addr_2_reg_778_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(40),
      Q => gmem1_addr_2_reg_778(40),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(41),
      Q => gmem1_addr_2_reg_778(41),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(42),
      Q => gmem1_addr_2_reg_778(42),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(43),
      Q => gmem1_addr_2_reg_778(43),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_778_reg[39]_i_1_n_3\,
      CO(3) => \gmem1_addr_2_reg_778_reg[43]_i_1_n_3\,
      CO(2) => \gmem1_addr_2_reg_778_reg[43]_i_1_n_4\,
      CO(1) => \gmem1_addr_2_reg_778_reg[43]_i_1_n_5\,
      CO(0) => \gmem1_addr_2_reg_778_reg[43]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln148_fu_348_p2(43 downto 40),
      S(3 downto 0) => high_thresh_read_reg_732(43 downto 40)
    );
\gmem1_addr_2_reg_778_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(44),
      Q => gmem1_addr_2_reg_778(44),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(45),
      Q => gmem1_addr_2_reg_778(45),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(46),
      Q => gmem1_addr_2_reg_778(46),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(47),
      Q => gmem1_addr_2_reg_778(47),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_778_reg[43]_i_1_n_3\,
      CO(3) => \gmem1_addr_2_reg_778_reg[47]_i_1_n_3\,
      CO(2) => \gmem1_addr_2_reg_778_reg[47]_i_1_n_4\,
      CO(1) => \gmem1_addr_2_reg_778_reg[47]_i_1_n_5\,
      CO(0) => \gmem1_addr_2_reg_778_reg[47]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln148_fu_348_p2(47 downto 44),
      S(3 downto 0) => high_thresh_read_reg_732(47 downto 44)
    );
\gmem1_addr_2_reg_778_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(48),
      Q => gmem1_addr_2_reg_778(48),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(49),
      Q => gmem1_addr_2_reg_778(49),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(4),
      Q => gmem1_addr_2_reg_778(4),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(50),
      Q => gmem1_addr_2_reg_778(50),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(51),
      Q => gmem1_addr_2_reg_778(51),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_778_reg[47]_i_1_n_3\,
      CO(3) => \gmem1_addr_2_reg_778_reg[51]_i_1_n_3\,
      CO(2) => \gmem1_addr_2_reg_778_reg[51]_i_1_n_4\,
      CO(1) => \gmem1_addr_2_reg_778_reg[51]_i_1_n_5\,
      CO(0) => \gmem1_addr_2_reg_778_reg[51]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln148_fu_348_p2(51 downto 48),
      S(3 downto 0) => high_thresh_read_reg_732(51 downto 48)
    );
\gmem1_addr_2_reg_778_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(52),
      Q => gmem1_addr_2_reg_778(52),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(53),
      Q => gmem1_addr_2_reg_778(53),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(54),
      Q => gmem1_addr_2_reg_778(54),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(55),
      Q => gmem1_addr_2_reg_778(55),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_778_reg[51]_i_1_n_3\,
      CO(3) => \gmem1_addr_2_reg_778_reg[55]_i_1_n_3\,
      CO(2) => \gmem1_addr_2_reg_778_reg[55]_i_1_n_4\,
      CO(1) => \gmem1_addr_2_reg_778_reg[55]_i_1_n_5\,
      CO(0) => \gmem1_addr_2_reg_778_reg[55]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln148_fu_348_p2(55 downto 52),
      S(3 downto 0) => high_thresh_read_reg_732(55 downto 52)
    );
\gmem1_addr_2_reg_778_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(56),
      Q => gmem1_addr_2_reg_778(56),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(57),
      Q => gmem1_addr_2_reg_778(57),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(58),
      Q => gmem1_addr_2_reg_778(58),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(59),
      Q => gmem1_addr_2_reg_778(59),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_778_reg[55]_i_1_n_3\,
      CO(3) => \gmem1_addr_2_reg_778_reg[59]_i_1_n_3\,
      CO(2) => \gmem1_addr_2_reg_778_reg[59]_i_1_n_4\,
      CO(1) => \gmem1_addr_2_reg_778_reg[59]_i_1_n_5\,
      CO(0) => \gmem1_addr_2_reg_778_reg[59]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln148_fu_348_p2(59 downto 56),
      S(3 downto 0) => high_thresh_read_reg_732(59 downto 56)
    );
\gmem1_addr_2_reg_778_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(5),
      Q => gmem1_addr_2_reg_778(5),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(60),
      Q => gmem1_addr_2_reg_778(60),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(61),
      Q => gmem1_addr_2_reg_778(61),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(62),
      Q => gmem1_addr_2_reg_778(62),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(63),
      Q => gmem1_addr_2_reg_778(63),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_778_reg[59]_i_1_n_3\,
      CO(3) => \NLW_gmem1_addr_2_reg_778_reg[63]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gmem1_addr_2_reg_778_reg[63]_i_1_n_4\,
      CO(1) => \gmem1_addr_2_reg_778_reg[63]_i_1_n_5\,
      CO(0) => \gmem1_addr_2_reg_778_reg[63]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln148_fu_348_p2(63 downto 60),
      S(3 downto 0) => high_thresh_read_reg_732(63 downto 60)
    );
\gmem1_addr_2_reg_778_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(6),
      Q => gmem1_addr_2_reg_778(6),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(7),
      Q => gmem1_addr_2_reg_778(7),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_778_reg[3]_i_1_n_3\,
      CO(3) => \gmem1_addr_2_reg_778_reg[7]_i_1_n_3\,
      CO(2) => \gmem1_addr_2_reg_778_reg[7]_i_1_n_4\,
      CO(1) => \gmem1_addr_2_reg_778_reg[7]_i_1_n_5\,
      CO(0) => \gmem1_addr_2_reg_778_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln148_fu_348_p2(7 downto 4),
      S(3 downto 0) => high_thresh_read_reg_732(7 downto 4)
    );
\gmem1_addr_2_reg_778_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(8),
      Q => gmem1_addr_2_reg_778(8),
      R => '0'
    );
\gmem1_addr_2_reg_778_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln148_fu_348_p2(9),
      Q => gmem1_addr_2_reg_778(9),
      R => '0'
    );
\gmem1_addr_reg_766[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666656666666A666"
    )
        port map (
      I0 => high_thresh_read_reg_732(3),
      I1 => j_reg_238(3),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I4 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I5 => add_ln149_reg_784_reg(3),
      O => \gmem1_addr_reg_766[3]_i_2_n_3\
    );
\gmem1_addr_reg_766[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666656666666A666"
    )
        port map (
      I0 => high_thresh_read_reg_732(2),
      I1 => j_reg_238(2),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I4 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I5 => add_ln149_reg_784_reg(2),
      O => \gmem1_addr_reg_766[3]_i_3_n_3\
    );
\gmem1_addr_reg_766[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666656666666A666"
    )
        port map (
      I0 => high_thresh_read_reg_732(1),
      I1 => j_reg_238(1),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I4 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I5 => add_ln149_reg_784_reg(1),
      O => \gmem1_addr_reg_766[3]_i_4_n_3\
    );
\gmem1_addr_reg_766[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000DFFFEFFF2000"
    )
        port map (
      I0 => add_ln149_reg_784_reg(0),
      I1 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_reg_238(0),
      I5 => high_thresh_read_reg_732(0),
      O => \gmem1_addr_reg_766[3]_i_5_n_3\
    );
\gmem1_addr_reg_766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(0),
      Q => gmem1_addr_reg_766(0),
      R => '0'
    );
\gmem1_addr_reg_766_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(10),
      Q => gmem1_addr_reg_766(10),
      R => '0'
    );
\gmem1_addr_reg_766_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(11),
      Q => gmem1_addr_reg_766(11),
      R => '0'
    );
\gmem1_addr_reg_766_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_766_reg[7]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_766_reg[11]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_766_reg[11]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_766_reg[11]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_766_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln146_fu_326_p2(11 downto 8),
      S(3 downto 0) => high_thresh_read_reg_732(11 downto 8)
    );
\gmem1_addr_reg_766_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(12),
      Q => gmem1_addr_reg_766(12),
      R => '0'
    );
\gmem1_addr_reg_766_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(13),
      Q => gmem1_addr_reg_766(13),
      R => '0'
    );
\gmem1_addr_reg_766_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(14),
      Q => gmem1_addr_reg_766(14),
      R => '0'
    );
\gmem1_addr_reg_766_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(15),
      Q => gmem1_addr_reg_766(15),
      R => '0'
    );
\gmem1_addr_reg_766_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_766_reg[11]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_766_reg[15]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_766_reg[15]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_766_reg[15]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_766_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln146_fu_326_p2(15 downto 12),
      S(3 downto 0) => high_thresh_read_reg_732(15 downto 12)
    );
\gmem1_addr_reg_766_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(16),
      Q => gmem1_addr_reg_766(16),
      R => '0'
    );
\gmem1_addr_reg_766_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(17),
      Q => gmem1_addr_reg_766(17),
      R => '0'
    );
\gmem1_addr_reg_766_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(18),
      Q => gmem1_addr_reg_766(18),
      R => '0'
    );
\gmem1_addr_reg_766_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(19),
      Q => gmem1_addr_reg_766(19),
      R => '0'
    );
\gmem1_addr_reg_766_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_766_reg[15]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_766_reg[19]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_766_reg[19]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_766_reg[19]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_766_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln146_fu_326_p2(19 downto 16),
      S(3 downto 0) => high_thresh_read_reg_732(19 downto 16)
    );
\gmem1_addr_reg_766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(1),
      Q => gmem1_addr_reg_766(1),
      R => '0'
    );
\gmem1_addr_reg_766_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(20),
      Q => gmem1_addr_reg_766(20),
      R => '0'
    );
\gmem1_addr_reg_766_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(21),
      Q => gmem1_addr_reg_766(21),
      R => '0'
    );
\gmem1_addr_reg_766_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(22),
      Q => gmem1_addr_reg_766(22),
      R => '0'
    );
\gmem1_addr_reg_766_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(23),
      Q => gmem1_addr_reg_766(23),
      R => '0'
    );
\gmem1_addr_reg_766_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_766_reg[19]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_766_reg[23]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_766_reg[23]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_766_reg[23]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_766_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln146_fu_326_p2(23 downto 20),
      S(3 downto 0) => high_thresh_read_reg_732(23 downto 20)
    );
\gmem1_addr_reg_766_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(24),
      Q => gmem1_addr_reg_766(24),
      R => '0'
    );
\gmem1_addr_reg_766_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(25),
      Q => gmem1_addr_reg_766(25),
      R => '0'
    );
\gmem1_addr_reg_766_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(26),
      Q => gmem1_addr_reg_766(26),
      R => '0'
    );
\gmem1_addr_reg_766_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(27),
      Q => gmem1_addr_reg_766(27),
      R => '0'
    );
\gmem1_addr_reg_766_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_766_reg[23]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_766_reg[27]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_766_reg[27]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_766_reg[27]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_766_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln146_fu_326_p2(27 downto 24),
      S(3 downto 0) => high_thresh_read_reg_732(27 downto 24)
    );
\gmem1_addr_reg_766_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(28),
      Q => gmem1_addr_reg_766(28),
      R => '0'
    );
\gmem1_addr_reg_766_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(29),
      Q => gmem1_addr_reg_766(29),
      R => '0'
    );
\gmem1_addr_reg_766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(2),
      Q => gmem1_addr_reg_766(2),
      R => '0'
    );
\gmem1_addr_reg_766_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(30),
      Q => gmem1_addr_reg_766(30),
      R => '0'
    );
\gmem1_addr_reg_766_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(31),
      Q => gmem1_addr_reg_766(31),
      R => '0'
    );
\gmem1_addr_reg_766_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_766_reg[27]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_766_reg[31]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_766_reg[31]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_766_reg[31]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_766_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln146_fu_326_p2(31 downto 28),
      S(3 downto 0) => high_thresh_read_reg_732(31 downto 28)
    );
\gmem1_addr_reg_766_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(32),
      Q => gmem1_addr_reg_766(32),
      R => '0'
    );
\gmem1_addr_reg_766_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(33),
      Q => gmem1_addr_reg_766(33),
      R => '0'
    );
\gmem1_addr_reg_766_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(34),
      Q => gmem1_addr_reg_766(34),
      R => '0'
    );
\gmem1_addr_reg_766_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(35),
      Q => gmem1_addr_reg_766(35),
      R => '0'
    );
\gmem1_addr_reg_766_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_766_reg[31]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_766_reg[35]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_766_reg[35]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_766_reg[35]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_766_reg[35]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln146_fu_326_p2(35 downto 32),
      S(3 downto 0) => high_thresh_read_reg_732(35 downto 32)
    );
\gmem1_addr_reg_766_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(36),
      Q => gmem1_addr_reg_766(36),
      R => '0'
    );
\gmem1_addr_reg_766_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(37),
      Q => gmem1_addr_reg_766(37),
      R => '0'
    );
\gmem1_addr_reg_766_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(38),
      Q => gmem1_addr_reg_766(38),
      R => '0'
    );
\gmem1_addr_reg_766_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(39),
      Q => gmem1_addr_reg_766(39),
      R => '0'
    );
\gmem1_addr_reg_766_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_766_reg[35]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_766_reg[39]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_766_reg[39]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_766_reg[39]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_766_reg[39]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln146_fu_326_p2(39 downto 36),
      S(3 downto 0) => high_thresh_read_reg_732(39 downto 36)
    );
\gmem1_addr_reg_766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(3),
      Q => gmem1_addr_reg_766(3),
      R => '0'
    );
\gmem1_addr_reg_766_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem1_addr_reg_766_reg[3]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_766_reg[3]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_766_reg[3]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_766_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => high_thresh_read_reg_732(3 downto 0),
      O(3 downto 0) => add_ln146_fu_326_p2(3 downto 0),
      S(3) => \gmem1_addr_reg_766[3]_i_2_n_3\,
      S(2) => \gmem1_addr_reg_766[3]_i_3_n_3\,
      S(1) => \gmem1_addr_reg_766[3]_i_4_n_3\,
      S(0) => \gmem1_addr_reg_766[3]_i_5_n_3\
    );
\gmem1_addr_reg_766_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(40),
      Q => gmem1_addr_reg_766(40),
      R => '0'
    );
\gmem1_addr_reg_766_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(41),
      Q => gmem1_addr_reg_766(41),
      R => '0'
    );
\gmem1_addr_reg_766_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(42),
      Q => gmem1_addr_reg_766(42),
      R => '0'
    );
\gmem1_addr_reg_766_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(43),
      Q => gmem1_addr_reg_766(43),
      R => '0'
    );
\gmem1_addr_reg_766_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_766_reg[39]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_766_reg[43]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_766_reg[43]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_766_reg[43]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_766_reg[43]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln146_fu_326_p2(43 downto 40),
      S(3 downto 0) => high_thresh_read_reg_732(43 downto 40)
    );
\gmem1_addr_reg_766_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(44),
      Q => gmem1_addr_reg_766(44),
      R => '0'
    );
\gmem1_addr_reg_766_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(45),
      Q => gmem1_addr_reg_766(45),
      R => '0'
    );
\gmem1_addr_reg_766_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(46),
      Q => gmem1_addr_reg_766(46),
      R => '0'
    );
\gmem1_addr_reg_766_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(47),
      Q => gmem1_addr_reg_766(47),
      R => '0'
    );
\gmem1_addr_reg_766_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_766_reg[43]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_766_reg[47]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_766_reg[47]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_766_reg[47]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_766_reg[47]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln146_fu_326_p2(47 downto 44),
      S(3 downto 0) => high_thresh_read_reg_732(47 downto 44)
    );
\gmem1_addr_reg_766_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(48),
      Q => gmem1_addr_reg_766(48),
      R => '0'
    );
\gmem1_addr_reg_766_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(49),
      Q => gmem1_addr_reg_766(49),
      R => '0'
    );
\gmem1_addr_reg_766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(4),
      Q => gmem1_addr_reg_766(4),
      R => '0'
    );
\gmem1_addr_reg_766_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(50),
      Q => gmem1_addr_reg_766(50),
      R => '0'
    );
\gmem1_addr_reg_766_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(51),
      Q => gmem1_addr_reg_766(51),
      R => '0'
    );
\gmem1_addr_reg_766_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_766_reg[47]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_766_reg[51]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_766_reg[51]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_766_reg[51]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_766_reg[51]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln146_fu_326_p2(51 downto 48),
      S(3 downto 0) => high_thresh_read_reg_732(51 downto 48)
    );
\gmem1_addr_reg_766_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(52),
      Q => gmem1_addr_reg_766(52),
      R => '0'
    );
\gmem1_addr_reg_766_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(53),
      Q => gmem1_addr_reg_766(53),
      R => '0'
    );
\gmem1_addr_reg_766_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(54),
      Q => gmem1_addr_reg_766(54),
      R => '0'
    );
\gmem1_addr_reg_766_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(55),
      Q => gmem1_addr_reg_766(55),
      R => '0'
    );
\gmem1_addr_reg_766_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_766_reg[51]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_766_reg[55]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_766_reg[55]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_766_reg[55]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_766_reg[55]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln146_fu_326_p2(55 downto 52),
      S(3 downto 0) => high_thresh_read_reg_732(55 downto 52)
    );
\gmem1_addr_reg_766_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(56),
      Q => gmem1_addr_reg_766(56),
      R => '0'
    );
\gmem1_addr_reg_766_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(57),
      Q => gmem1_addr_reg_766(57),
      R => '0'
    );
\gmem1_addr_reg_766_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(58),
      Q => gmem1_addr_reg_766(58),
      R => '0'
    );
\gmem1_addr_reg_766_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(59),
      Q => gmem1_addr_reg_766(59),
      R => '0'
    );
\gmem1_addr_reg_766_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_766_reg[55]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_766_reg[59]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_766_reg[59]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_766_reg[59]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_766_reg[59]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln146_fu_326_p2(59 downto 56),
      S(3 downto 0) => high_thresh_read_reg_732(59 downto 56)
    );
\gmem1_addr_reg_766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(5),
      Q => gmem1_addr_reg_766(5),
      R => '0'
    );
\gmem1_addr_reg_766_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(60),
      Q => gmem1_addr_reg_766(60),
      R => '0'
    );
\gmem1_addr_reg_766_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(61),
      Q => gmem1_addr_reg_766(61),
      R => '0'
    );
\gmem1_addr_reg_766_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(62),
      Q => gmem1_addr_reg_766(62),
      R => '0'
    );
\gmem1_addr_reg_766_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(63),
      Q => gmem1_addr_reg_766(63),
      R => '0'
    );
\gmem1_addr_reg_766_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_766_reg[59]_i_1_n_3\,
      CO(3) => \NLW_gmem1_addr_reg_766_reg[63]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gmem1_addr_reg_766_reg[63]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_766_reg[63]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_766_reg[63]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln146_fu_326_p2(63 downto 60),
      S(3 downto 0) => high_thresh_read_reg_732(63 downto 60)
    );
\gmem1_addr_reg_766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(6),
      Q => gmem1_addr_reg_766(6),
      R => '0'
    );
\gmem1_addr_reg_766_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(7),
      Q => gmem1_addr_reg_766(7),
      R => '0'
    );
\gmem1_addr_reg_766_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_766_reg[3]_i_1_n_3\,
      CO(3) => \gmem1_addr_reg_766_reg[7]_i_1_n_3\,
      CO(2) => \gmem1_addr_reg_766_reg[7]_i_1_n_4\,
      CO(1) => \gmem1_addr_reg_766_reg[7]_i_1_n_5\,
      CO(0) => \gmem1_addr_reg_766_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln146_fu_326_p2(7 downto 4),
      S(3 downto 0) => high_thresh_read_reg_732(7 downto 4)
    );
\gmem1_addr_reg_766_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(8),
      Q => gmem1_addr_reg_766(8),
      R => '0'
    );
\gmem1_addr_reg_766_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_9_in,
      D => add_ln146_fu_326_p2(9),
      Q => gmem1_addr_reg_766(9),
      R => '0'
    );
\high_th_2_0_1_fu_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_1_fu_1140,
      D => \high_th_2_2_fu_70_reg[7]_1\(0),
      Q => \high_th_2_0_1_fu_114_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_0_1_fu_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_1_fu_1140,
      D => \high_th_2_2_fu_70_reg[7]_1\(1),
      Q => \high_th_2_0_1_fu_114_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_0_1_fu_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_1_fu_1140,
      D => \high_th_2_2_fu_70_reg[7]_1\(2),
      Q => \high_th_2_0_1_fu_114_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_0_1_fu_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_1_fu_1140,
      D => \high_th_2_2_fu_70_reg[7]_1\(3),
      Q => \high_th_2_0_1_fu_114_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_0_1_fu_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_1_fu_1140,
      D => \high_th_2_2_fu_70_reg[7]_1\(4),
      Q => \high_th_2_0_1_fu_114_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_0_1_fu_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_1_fu_1140,
      D => \high_th_2_2_fu_70_reg[7]_1\(5),
      Q => \high_th_2_0_1_fu_114_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_0_1_fu_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_1_fu_1140,
      D => \high_th_2_2_fu_70_reg[7]_1\(6),
      Q => \high_th_2_0_1_fu_114_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_0_1_fu_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_1_fu_1140,
      D => \high_th_2_2_fu_70_reg[7]_1\(7),
      Q => \high_th_2_0_1_fu_114_reg[7]_0\(7),
      R => '0'
    );
\high_th_2_0_2_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_1180,
      D => \high_th_2_2_fu_70_reg[7]_1\(0),
      Q => \high_th_2_0_2_fu_118_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_0_2_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_1180,
      D => \high_th_2_2_fu_70_reg[7]_1\(1),
      Q => \high_th_2_0_2_fu_118_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_0_2_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_1180,
      D => \high_th_2_2_fu_70_reg[7]_1\(2),
      Q => \high_th_2_0_2_fu_118_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_0_2_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_1180,
      D => \high_th_2_2_fu_70_reg[7]_1\(3),
      Q => \high_th_2_0_2_fu_118_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_0_2_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_1180,
      D => \high_th_2_2_fu_70_reg[7]_1\(4),
      Q => \high_th_2_0_2_fu_118_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_0_2_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_1180,
      D => \high_th_2_2_fu_70_reg[7]_1\(5),
      Q => \high_th_2_0_2_fu_118_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_0_2_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_1180,
      D => \high_th_2_2_fu_70_reg[7]_1\(6),
      Q => \high_th_2_0_2_fu_118_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_0_2_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_1180,
      D => \high_th_2_2_fu_70_reg[7]_1\(7),
      Q => \high_th_2_0_2_fu_118_reg[7]_0\(7),
      R => '0'
    );
\high_th_2_0_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_820,
      D => \high_th_2_2_fu_70_reg[7]_1\(0),
      Q => \high_th_2_0_fu_82_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_0_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_820,
      D => \high_th_2_2_fu_70_reg[7]_1\(1),
      Q => \high_th_2_0_fu_82_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_0_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_820,
      D => \high_th_2_2_fu_70_reg[7]_1\(2),
      Q => \high_th_2_0_fu_82_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_0_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_820,
      D => \high_th_2_2_fu_70_reg[7]_1\(3),
      Q => \high_th_2_0_fu_82_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_0_fu_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_820,
      D => \high_th_2_2_fu_70_reg[7]_1\(4),
      Q => \high_th_2_0_fu_82_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_0_fu_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_820,
      D => \high_th_2_2_fu_70_reg[7]_1\(5),
      Q => \high_th_2_0_fu_82_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_0_fu_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_820,
      D => \high_th_2_2_fu_70_reg[7]_1\(6),
      Q => \high_th_2_0_fu_82_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_0_fu_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_820,
      D => \high_th_2_2_fu_70_reg[7]_1\(7),
      Q => \high_th_2_0_fu_82_reg[7]_0\(7),
      R => '0'
    );
\high_th_2_1_1_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_1100,
      D => \high_th_2_2_fu_70_reg[7]_1\(0),
      Q => \high_th_2_1_1_fu_110_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_1_1_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_1100,
      D => \high_th_2_2_fu_70_reg[7]_1\(1),
      Q => \high_th_2_1_1_fu_110_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_1_1_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_1100,
      D => \high_th_2_2_fu_70_reg[7]_1\(2),
      Q => \high_th_2_1_1_fu_110_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_1_1_fu_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_1100,
      D => \high_th_2_2_fu_70_reg[7]_1\(3),
      Q => \high_th_2_1_1_fu_110_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_1_1_fu_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_1100,
      D => \high_th_2_2_fu_70_reg[7]_1\(4),
      Q => \high_th_2_1_1_fu_110_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_1_1_fu_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_1100,
      D => \high_th_2_2_fu_70_reg[7]_1\(5),
      Q => \high_th_2_1_1_fu_110_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_1_1_fu_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_1100,
      D => \high_th_2_2_fu_70_reg[7]_1\(6),
      Q => \high_th_2_1_1_fu_110_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_1_1_fu_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_1100,
      D => \high_th_2_2_fu_70_reg[7]_1\(7),
      Q => \high_th_2_1_1_fu_110_reg[7]_0\(7),
      R => '0'
    );
\high_th_2_1_2_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_2_fu_1260,
      D => \high_th_2_2_fu_70_reg[7]_1\(0),
      Q => \high_th_2_1_2_fu_126_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_1_2_fu_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_2_fu_1260,
      D => \high_th_2_2_fu_70_reg[7]_1\(1),
      Q => \high_th_2_1_2_fu_126_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_1_2_fu_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_2_fu_1260,
      D => \high_th_2_2_fu_70_reg[7]_1\(2),
      Q => \high_th_2_1_2_fu_126_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_1_2_fu_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_2_fu_1260,
      D => \high_th_2_2_fu_70_reg[7]_1\(3),
      Q => \high_th_2_1_2_fu_126_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_1_2_fu_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_2_fu_1260,
      D => \high_th_2_2_fu_70_reg[7]_1\(4),
      Q => \high_th_2_1_2_fu_126_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_1_2_fu_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_2_fu_1260,
      D => \high_th_2_2_fu_70_reg[7]_1\(5),
      Q => \high_th_2_1_2_fu_126_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_1_2_fu_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_2_fu_1260,
      D => \high_th_2_2_fu_70_reg[7]_1\(6),
      Q => \high_th_2_1_2_fu_126_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_1_2_fu_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_2_fu_1260,
      D => \high_th_2_2_fu_70_reg[7]_1\(7),
      Q => \high_th_2_1_2_fu_126_reg[7]_0\(7),
      R => '0'
    );
\high_th_2_1_fu_74_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_740,
      D => \high_th_2_2_fu_70_reg[7]_1\(0),
      Q => \high_th_2_1_fu_74_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_1_fu_74_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_740,
      D => \high_th_2_2_fu_70_reg[7]_1\(1),
      Q => \high_th_2_1_fu_74_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_1_fu_74_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_740,
      D => \high_th_2_2_fu_70_reg[7]_1\(2),
      Q => \high_th_2_1_fu_74_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_1_fu_74_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_740,
      D => \high_th_2_2_fu_70_reg[7]_1\(3),
      Q => \high_th_2_1_fu_74_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_1_fu_74_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_740,
      D => \high_th_2_2_fu_70_reg[7]_1\(4),
      Q => \high_th_2_1_fu_74_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_1_fu_74_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_740,
      D => \high_th_2_2_fu_70_reg[7]_1\(5),
      Q => \high_th_2_1_fu_74_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_1_fu_74_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_740,
      D => \high_th_2_2_fu_70_reg[7]_1\(6),
      Q => \high_th_2_1_fu_74_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_1_fu_74_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_740,
      D => \high_th_2_2_fu_70_reg[7]_1\(7),
      Q => \high_th_2_1_fu_74_reg[7]_0\(7),
      R => '0'
    );
\high_th_2_2_1_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_1060,
      D => \high_th_2_2_fu_70_reg[7]_1\(0),
      Q => \high_th_2_2_1_fu_106_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_2_1_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_1060,
      D => \high_th_2_2_fu_70_reg[7]_1\(1),
      Q => \high_th_2_2_1_fu_106_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_2_1_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_1060,
      D => \high_th_2_2_fu_70_reg[7]_1\(2),
      Q => \high_th_2_2_1_fu_106_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_2_1_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_1060,
      D => \high_th_2_2_fu_70_reg[7]_1\(3),
      Q => \high_th_2_2_1_fu_106_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_2_1_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_1060,
      D => \high_th_2_2_fu_70_reg[7]_1\(4),
      Q => \high_th_2_2_1_fu_106_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_2_1_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_1060,
      D => \high_th_2_2_fu_70_reg[7]_1\(5),
      Q => \high_th_2_2_1_fu_106_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_2_1_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_1060,
      D => \high_th_2_2_fu_70_reg[7]_1\(6),
      Q => \high_th_2_2_1_fu_106_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_2_1_fu_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_1060,
      D => \high_th_2_2_fu_70_reg[7]_1\(7),
      Q => \high_th_2_2_1_fu_106_reg[7]_0\(7),
      R => '0'
    );
\high_th_2_2_2_fu_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1380,
      D => \high_th_2_2_fu_70_reg[7]_1\(0),
      Q => \high_th_2_2_2_fu_138_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_2_2_fu_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1380,
      D => \high_th_2_2_fu_70_reg[7]_1\(1),
      Q => \high_th_2_2_2_fu_138_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_2_2_fu_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1380,
      D => \high_th_2_2_fu_70_reg[7]_1\(2),
      Q => \high_th_2_2_2_fu_138_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_2_2_fu_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1380,
      D => \high_th_2_2_fu_70_reg[7]_1\(3),
      Q => \high_th_2_2_2_fu_138_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_2_2_fu_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1380,
      D => \high_th_2_2_fu_70_reg[7]_1\(4),
      Q => \high_th_2_2_2_fu_138_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_2_2_fu_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1380,
      D => \high_th_2_2_fu_70_reg[7]_1\(5),
      Q => \high_th_2_2_2_fu_138_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_2_2_fu_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1380,
      D => \high_th_2_2_fu_70_reg[7]_1\(6),
      Q => \high_th_2_2_2_fu_138_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_2_2_fu_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1380,
      D => \high_th_2_2_fu_70_reg[7]_1\(7),
      Q => \high_th_2_2_2_fu_138_reg[7]_0\(7),
      R => '0'
    );
\high_th_2_2_fu_70_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_700,
      D => \high_th_2_2_fu_70_reg[7]_1\(0),
      Q => \high_th_2_2_fu_70_reg[7]_0\(0),
      R => '0'
    );
\high_th_2_2_fu_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_700,
      D => \high_th_2_2_fu_70_reg[7]_1\(1),
      Q => \high_th_2_2_fu_70_reg[7]_0\(1),
      R => '0'
    );
\high_th_2_2_fu_70_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_700,
      D => \high_th_2_2_fu_70_reg[7]_1\(2),
      Q => \high_th_2_2_fu_70_reg[7]_0\(2),
      R => '0'
    );
\high_th_2_2_fu_70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_700,
      D => \high_th_2_2_fu_70_reg[7]_1\(3),
      Q => \high_th_2_2_fu_70_reg[7]_0\(3),
      R => '0'
    );
\high_th_2_2_fu_70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_700,
      D => \high_th_2_2_fu_70_reg[7]_1\(4),
      Q => \high_th_2_2_fu_70_reg[7]_0\(4),
      R => '0'
    );
\high_th_2_2_fu_70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_700,
      D => \high_th_2_2_fu_70_reg[7]_1\(5),
      Q => \high_th_2_2_fu_70_reg[7]_0\(5),
      R => '0'
    );
\high_th_2_2_fu_70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_700,
      D => \high_th_2_2_fu_70_reg[7]_1\(6),
      Q => \high_th_2_2_fu_70_reg[7]_0\(6),
      R => '0'
    );
\high_th_2_2_fu_70_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_700,
      D => \high_th_2_2_fu_70_reg[7]_1\(7),
      Q => \high_th_2_2_fu_70_reg[7]_0\(7),
      R => '0'
    );
\high_thresh_read_reg_732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(0),
      Q => high_thresh_read_reg_732(0),
      R => '0'
    );
\high_thresh_read_reg_732_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(10),
      Q => high_thresh_read_reg_732(10),
      R => '0'
    );
\high_thresh_read_reg_732_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(11),
      Q => high_thresh_read_reg_732(11),
      R => '0'
    );
\high_thresh_read_reg_732_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(12),
      Q => high_thresh_read_reg_732(12),
      R => '0'
    );
\high_thresh_read_reg_732_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(13),
      Q => high_thresh_read_reg_732(13),
      R => '0'
    );
\high_thresh_read_reg_732_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(14),
      Q => high_thresh_read_reg_732(14),
      R => '0'
    );
\high_thresh_read_reg_732_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(15),
      Q => high_thresh_read_reg_732(15),
      R => '0'
    );
\high_thresh_read_reg_732_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(16),
      Q => high_thresh_read_reg_732(16),
      R => '0'
    );
\high_thresh_read_reg_732_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(17),
      Q => high_thresh_read_reg_732(17),
      R => '0'
    );
\high_thresh_read_reg_732_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(18),
      Q => high_thresh_read_reg_732(18),
      R => '0'
    );
\high_thresh_read_reg_732_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(19),
      Q => high_thresh_read_reg_732(19),
      R => '0'
    );
\high_thresh_read_reg_732_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(1),
      Q => high_thresh_read_reg_732(1),
      R => '0'
    );
\high_thresh_read_reg_732_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(20),
      Q => high_thresh_read_reg_732(20),
      R => '0'
    );
\high_thresh_read_reg_732_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(21),
      Q => high_thresh_read_reg_732(21),
      R => '0'
    );
\high_thresh_read_reg_732_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(22),
      Q => high_thresh_read_reg_732(22),
      R => '0'
    );
\high_thresh_read_reg_732_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(23),
      Q => high_thresh_read_reg_732(23),
      R => '0'
    );
\high_thresh_read_reg_732_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(24),
      Q => high_thresh_read_reg_732(24),
      R => '0'
    );
\high_thresh_read_reg_732_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(25),
      Q => high_thresh_read_reg_732(25),
      R => '0'
    );
\high_thresh_read_reg_732_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(26),
      Q => high_thresh_read_reg_732(26),
      R => '0'
    );
\high_thresh_read_reg_732_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(27),
      Q => high_thresh_read_reg_732(27),
      R => '0'
    );
\high_thresh_read_reg_732_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(28),
      Q => high_thresh_read_reg_732(28),
      R => '0'
    );
\high_thresh_read_reg_732_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(29),
      Q => high_thresh_read_reg_732(29),
      R => '0'
    );
\high_thresh_read_reg_732_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(2),
      Q => high_thresh_read_reg_732(2),
      R => '0'
    );
\high_thresh_read_reg_732_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(30),
      Q => high_thresh_read_reg_732(30),
      R => '0'
    );
\high_thresh_read_reg_732_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(31),
      Q => high_thresh_read_reg_732(31),
      R => '0'
    );
\high_thresh_read_reg_732_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(32),
      Q => high_thresh_read_reg_732(32),
      R => '0'
    );
\high_thresh_read_reg_732_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(33),
      Q => high_thresh_read_reg_732(33),
      R => '0'
    );
\high_thresh_read_reg_732_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(34),
      Q => high_thresh_read_reg_732(34),
      R => '0'
    );
\high_thresh_read_reg_732_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(35),
      Q => high_thresh_read_reg_732(35),
      R => '0'
    );
\high_thresh_read_reg_732_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(36),
      Q => high_thresh_read_reg_732(36),
      R => '0'
    );
\high_thresh_read_reg_732_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(37),
      Q => high_thresh_read_reg_732(37),
      R => '0'
    );
\high_thresh_read_reg_732_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(38),
      Q => high_thresh_read_reg_732(38),
      R => '0'
    );
\high_thresh_read_reg_732_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(39),
      Q => high_thresh_read_reg_732(39),
      R => '0'
    );
\high_thresh_read_reg_732_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(3),
      Q => high_thresh_read_reg_732(3),
      R => '0'
    );
\high_thresh_read_reg_732_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(40),
      Q => high_thresh_read_reg_732(40),
      R => '0'
    );
\high_thresh_read_reg_732_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(41),
      Q => high_thresh_read_reg_732(41),
      R => '0'
    );
\high_thresh_read_reg_732_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(42),
      Q => high_thresh_read_reg_732(42),
      R => '0'
    );
\high_thresh_read_reg_732_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(43),
      Q => high_thresh_read_reg_732(43),
      R => '0'
    );
\high_thresh_read_reg_732_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(44),
      Q => high_thresh_read_reg_732(44),
      R => '0'
    );
\high_thresh_read_reg_732_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(45),
      Q => high_thresh_read_reg_732(45),
      R => '0'
    );
\high_thresh_read_reg_732_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(46),
      Q => high_thresh_read_reg_732(46),
      R => '0'
    );
\high_thresh_read_reg_732_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(47),
      Q => high_thresh_read_reg_732(47),
      R => '0'
    );
\high_thresh_read_reg_732_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(48),
      Q => high_thresh_read_reg_732(48),
      R => '0'
    );
\high_thresh_read_reg_732_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(49),
      Q => high_thresh_read_reg_732(49),
      R => '0'
    );
\high_thresh_read_reg_732_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(4),
      Q => high_thresh_read_reg_732(4),
      R => '0'
    );
\high_thresh_read_reg_732_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(50),
      Q => high_thresh_read_reg_732(50),
      R => '0'
    );
\high_thresh_read_reg_732_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(51),
      Q => high_thresh_read_reg_732(51),
      R => '0'
    );
\high_thresh_read_reg_732_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(52),
      Q => high_thresh_read_reg_732(52),
      R => '0'
    );
\high_thresh_read_reg_732_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(53),
      Q => high_thresh_read_reg_732(53),
      R => '0'
    );
\high_thresh_read_reg_732_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(54),
      Q => high_thresh_read_reg_732(54),
      R => '0'
    );
\high_thresh_read_reg_732_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(55),
      Q => high_thresh_read_reg_732(55),
      R => '0'
    );
\high_thresh_read_reg_732_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(56),
      Q => high_thresh_read_reg_732(56),
      R => '0'
    );
\high_thresh_read_reg_732_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(57),
      Q => high_thresh_read_reg_732(57),
      R => '0'
    );
\high_thresh_read_reg_732_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(58),
      Q => high_thresh_read_reg_732(58),
      R => '0'
    );
\high_thresh_read_reg_732_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(59),
      Q => high_thresh_read_reg_732(59),
      R => '0'
    );
\high_thresh_read_reg_732_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(5),
      Q => high_thresh_read_reg_732(5),
      R => '0'
    );
\high_thresh_read_reg_732_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(60),
      Q => high_thresh_read_reg_732(60),
      R => '0'
    );
\high_thresh_read_reg_732_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(61),
      Q => high_thresh_read_reg_732(61),
      R => '0'
    );
\high_thresh_read_reg_732_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(62),
      Q => high_thresh_read_reg_732(62),
      R => '0'
    );
\high_thresh_read_reg_732_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(63),
      Q => high_thresh_read_reg_732(63),
      R => '0'
    );
\high_thresh_read_reg_732_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(6),
      Q => high_thresh_read_reg_732(6),
      R => '0'
    );
\high_thresh_read_reg_732_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(7),
      Q => high_thresh_read_reg_732(7),
      R => '0'
    );
\high_thresh_read_reg_732_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(8),
      Q => high_thresh_read_reg_732(8),
      R => '0'
    );
\high_thresh_read_reg_732_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \high_thresh_read_reg_732_reg[63]_0\(9),
      Q => high_thresh_read_reg_732(9),
      R => '0'
    );
\i_reg_226[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I3 => \j_reg_238_reg[0]_0\,
      I4 => \^colorthresholding_9_0_3_2160_3840_1_loop_vitis_loop_138_1_proc_u0_high_thresh_read\,
      O => i_reg_226
    );
\i_reg_226[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => \icmp_ln138_reg_744_reg_n_3_[0]\,
      I3 => \j_reg_238_reg[0]_0\,
      O => i_reg_2260
    );
\i_reg_226[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg,
      I1 => colorthresholding_9_0_3_2160_3840_1_U0_ap_start,
      I2 => low_thresh_c_i_empty_n,
      I3 => high_thresh_c_i_empty_n,
      I4 => ap_done_reg,
      I5 => ap_CS_fsm_state1,
      O => \^colorthresholding_9_0_3_2160_3840_1_loop_vitis_loop_138_1_proc_u0_high_thresh_read\
    );
\i_reg_226_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => \i_reg_226_reg_n_3_[0]\,
      Q => i_reg_226_pp0_iter1_reg(0),
      R => '0'
    );
\i_reg_226_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => \i_reg_226_reg_n_3_[1]\,
      Q => i_reg_226_pp0_iter1_reg(1),
      R => '0'
    );
\i_reg_226_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_reg_226_pp0_iter1_reg(0),
      Q => i_reg_226_pp0_iter2_reg(0),
      R => '0'
    );
\i_reg_226_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_reg_226_pp0_iter1_reg(1),
      Q => i_reg_226_pp0_iter2_reg(1),
      R => '0'
    );
\i_reg_226_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_reg_226_pp0_iter2_reg(0),
      Q => i_reg_226_pp0_iter3_reg(0),
      R => '0'
    );
\i_reg_226_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_reg_226_pp0_iter2_reg(1),
      Q => i_reg_226_pp0_iter3_reg(1),
      R => '0'
    );
\i_reg_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2260,
      D => add_ln138_reg_739(0),
      Q => \i_reg_226_reg_n_3_[0]\,
      R => i_reg_226
    );
\i_reg_226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2260,
      D => add_ln138_reg_739(1),
      Q => \i_reg_226_reg_n_3_[1]\,
      R => i_reg_226
    );
\icmp_ln138_reg_744[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \j_reg_238_reg[0]_0\,
      O => p_10_in
    );
\icmp_ln138_reg_744[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \i_reg_226_reg_n_3_[1]\,
      I1 => add_ln138_reg_739(1),
      I2 => \i_reg_226_reg_n_3_[0]\,
      I3 => \add_ln138_reg_739[1]_i_2_n_3\,
      I4 => add_ln138_reg_739(0),
      O => ap_condition_pp0_exit_iter0_state2
    );
\icmp_ln138_reg_744_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => ap_condition_pp0_exit_iter0_state2,
      Q => \icmp_ln138_reg_744_reg_n_3_[0]\,
      R => '0'
    );
int_ap_idle_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => ap_CS_fsm_state1,
      I1 => high_th_1_2_empty_n,
      I2 => high_th_2_1_empty_n,
      I3 => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
      O => \ap_CS_fsm_reg[0]_0\
    );
\j_reg_238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2260,
      D => add_ln149_reg_784_reg(0),
      Q => j_reg_238(0),
      R => i_reg_226
    );
\j_reg_238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2260,
      D => add_ln149_reg_784_reg(1),
      Q => j_reg_238(1),
      R => i_reg_226
    );
\j_reg_238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2260,
      D => add_ln149_reg_784_reg(2),
      Q => j_reg_238(2),
      R => i_reg_226
    );
\j_reg_238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_2260,
      D => add_ln149_reg_784_reg(3),
      Q => j_reg_238(3),
      R => i_reg_226
    );
\low_th_2_0_1_fu_98[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => i_reg_226_pp0_iter2_reg(1),
      I1 => ap_enable_reg_pp0_iter10,
      I2 => ap_enable_reg_pp0_iter2,
      O => high_th_2_0_fu_820
    );
\low_th_2_0_1_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_820,
      D => \low_th_2_2_fu_86_reg[7]_1\(0),
      Q => \low_th_2_0_1_fu_98_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_0_1_fu_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_820,
      D => \low_th_2_2_fu_86_reg[7]_1\(1),
      Q => \low_th_2_0_1_fu_98_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_0_1_fu_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_820,
      D => \low_th_2_2_fu_86_reg[7]_1\(2),
      Q => \low_th_2_0_1_fu_98_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_0_1_fu_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_820,
      D => \low_th_2_2_fu_86_reg[7]_1\(3),
      Q => \low_th_2_0_1_fu_98_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_0_1_fu_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_820,
      D => \low_th_2_2_fu_86_reg[7]_1\(4),
      Q => \low_th_2_0_1_fu_98_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_0_1_fu_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_820,
      D => \low_th_2_2_fu_86_reg[7]_1\(5),
      Q => \low_th_2_0_1_fu_98_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_0_1_fu_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_820,
      D => \low_th_2_2_fu_86_reg[7]_1\(6),
      Q => \low_th_2_0_1_fu_98_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_0_1_fu_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_fu_820,
      D => \low_th_2_2_fu_86_reg[7]_1\(7),
      Q => \low_th_2_0_1_fu_98_reg[7]_0\(7),
      R => '0'
    );
\low_th_2_0_2_fu_134[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_reg_226_pp0_iter2_reg(1),
      I1 => i_reg_226_pp0_iter2_reg(0),
      I2 => ap_enable_reg_pp0_iter10,
      I3 => ap_enable_reg_pp0_iter2,
      O => high_th_2_0_2_fu_1180
    );
\low_th_2_0_2_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_1180,
      D => \low_th_2_2_fu_86_reg[7]_1\(0),
      Q => \low_th_2_0_2_fu_134_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_0_2_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_1180,
      D => \low_th_2_2_fu_86_reg[7]_1\(1),
      Q => \low_th_2_0_2_fu_134_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_0_2_fu_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_1180,
      D => \low_th_2_2_fu_86_reg[7]_1\(2),
      Q => \low_th_2_0_2_fu_134_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_0_2_fu_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_1180,
      D => \low_th_2_2_fu_86_reg[7]_1\(3),
      Q => \low_th_2_0_2_fu_134_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_0_2_fu_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_1180,
      D => \low_th_2_2_fu_86_reg[7]_1\(4),
      Q => \low_th_2_0_2_fu_134_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_0_2_fu_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_1180,
      D => \low_th_2_2_fu_86_reg[7]_1\(5),
      Q => \low_th_2_0_2_fu_134_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_0_2_fu_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_1180,
      D => \low_th_2_2_fu_86_reg[7]_1\(6),
      Q => \low_th_2_0_2_fu_134_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_0_2_fu_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_2_fu_1180,
      D => \low_th_2_2_fu_86_reg[7]_1\(7),
      Q => \low_th_2_0_2_fu_134_reg[7]_0\(7),
      R => '0'
    );
\low_th_2_0_fu_78[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => i_reg_226_pp0_iter2_reg(1),
      I1 => i_reg_226_pp0_iter2_reg(0),
      I2 => ap_enable_reg_pp0_iter10,
      I3 => ap_enable_reg_pp0_iter2,
      O => high_th_2_0_1_fu_1140
    );
\low_th_2_0_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_1_fu_1140,
      D => \low_th_2_2_fu_86_reg[7]_1\(0),
      Q => \low_th_2_0_fu_78_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_0_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_1_fu_1140,
      D => \low_th_2_2_fu_86_reg[7]_1\(1),
      Q => \low_th_2_0_fu_78_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_0_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_1_fu_1140,
      D => \low_th_2_2_fu_86_reg[7]_1\(2),
      Q => \low_th_2_0_fu_78_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_0_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_1_fu_1140,
      D => \low_th_2_2_fu_86_reg[7]_1\(3),
      Q => \low_th_2_0_fu_78_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_0_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_1_fu_1140,
      D => \low_th_2_2_fu_86_reg[7]_1\(4),
      Q => \low_th_2_0_fu_78_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_0_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_1_fu_1140,
      D => \low_th_2_2_fu_86_reg[7]_1\(5),
      Q => \low_th_2_0_fu_78_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_0_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_1_fu_1140,
      D => \low_th_2_2_fu_86_reg[7]_1\(6),
      Q => \low_th_2_0_fu_78_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_0_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_0_1_fu_1140,
      D => \low_th_2_2_fu_86_reg[7]_1\(7),
      Q => \low_th_2_0_fu_78_reg[7]_0\(7),
      R => '0'
    );
\low_th_2_1_1_fu_94[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => i_reg_226_pp0_iter2_reg(1),
      I1 => p_10_in,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => high_th_2_1_fu_740
    );
\low_th_2_1_1_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_740,
      D => \low_th_2_2_fu_86_reg[7]_1\(0),
      Q => \low_th_2_1_1_fu_94_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_1_1_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_740,
      D => \low_th_2_2_fu_86_reg[7]_1\(1),
      Q => \low_th_2_1_1_fu_94_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_1_1_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_740,
      D => \low_th_2_2_fu_86_reg[7]_1\(2),
      Q => \low_th_2_1_1_fu_94_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_1_1_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_740,
      D => \low_th_2_2_fu_86_reg[7]_1\(3),
      Q => \low_th_2_1_1_fu_94_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_1_1_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_740,
      D => \low_th_2_2_fu_86_reg[7]_1\(4),
      Q => \low_th_2_1_1_fu_94_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_1_1_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_740,
      D => \low_th_2_2_fu_86_reg[7]_1\(5),
      Q => \low_th_2_1_1_fu_94_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_1_1_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_740,
      D => \low_th_2_2_fu_86_reg[7]_1\(6),
      Q => \low_th_2_1_1_fu_94_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_1_1_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_fu_740,
      D => \low_th_2_2_fu_86_reg[7]_1\(7),
      Q => \low_th_2_1_1_fu_94_reg[7]_0\(7),
      R => '0'
    );
\low_th_2_1_2_fu_130[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_reg_226_pp0_iter2_reg(1),
      I1 => i_reg_226_pp0_iter2_reg(0),
      I2 => p_10_in,
      I3 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => high_th_2_1_1_fu_1100
    );
\low_th_2_1_2_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_1100,
      D => \low_th_2_2_fu_86_reg[7]_1\(0),
      Q => \low_th_2_1_2_fu_130_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_1_2_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_1100,
      D => \low_th_2_2_fu_86_reg[7]_1\(1),
      Q => \low_th_2_1_2_fu_130_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_1_2_fu_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_1100,
      D => \low_th_2_2_fu_86_reg[7]_1\(2),
      Q => \low_th_2_1_2_fu_130_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_1_2_fu_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_1100,
      D => \low_th_2_2_fu_86_reg[7]_1\(3),
      Q => \low_th_2_1_2_fu_130_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_1_2_fu_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_1100,
      D => \low_th_2_2_fu_86_reg[7]_1\(4),
      Q => \low_th_2_1_2_fu_130_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_1_2_fu_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_1100,
      D => \low_th_2_2_fu_86_reg[7]_1\(5),
      Q => \low_th_2_1_2_fu_130_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_1_2_fu_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_1100,
      D => \low_th_2_2_fu_86_reg[7]_1\(6),
      Q => \low_th_2_1_2_fu_130_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_1_2_fu_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_1_fu_1100,
      D => \low_th_2_2_fu_86_reg[7]_1\(7),
      Q => \low_th_2_1_2_fu_130_reg[7]_0\(7),
      R => '0'
    );
\low_th_2_1_fu_90[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => i_reg_226_pp0_iter2_reg(1),
      I1 => i_reg_226_pp0_iter2_reg(0),
      I2 => p_10_in,
      I3 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => high_th_2_1_2_fu_1260
    );
\low_th_2_1_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_2_fu_1260,
      D => \low_th_2_2_fu_86_reg[7]_1\(0),
      Q => \low_th_2_1_fu_90_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_1_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_2_fu_1260,
      D => \low_th_2_2_fu_86_reg[7]_1\(1),
      Q => \low_th_2_1_fu_90_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_1_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_2_fu_1260,
      D => \low_th_2_2_fu_86_reg[7]_1\(2),
      Q => \low_th_2_1_fu_90_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_1_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_2_fu_1260,
      D => \low_th_2_2_fu_86_reg[7]_1\(3),
      Q => \low_th_2_1_fu_90_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_1_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_2_fu_1260,
      D => \low_th_2_2_fu_86_reg[7]_1\(4),
      Q => \low_th_2_1_fu_90_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_1_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_2_fu_1260,
      D => \low_th_2_2_fu_86_reg[7]_1\(5),
      Q => \low_th_2_1_fu_90_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_1_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_2_fu_1260,
      D => \low_th_2_2_fu_86_reg[7]_1\(6),
      Q => \low_th_2_1_fu_90_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_1_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_1_2_fu_1260,
      D => \low_th_2_2_fu_86_reg[7]_1\(7),
      Q => \low_th_2_1_fu_90_reg[7]_0\(7),
      R => '0'
    );
\low_th_2_2_1_fu_102[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => i_reg_226_pp0_iter3_reg(0),
      I1 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I2 => \ap_CS_fsm[4]_i_2_n_3\,
      I3 => i_reg_226_pp0_iter3_reg(1),
      O => high_th_2_2_2_fu_1380
    );
\low_th_2_2_1_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1380,
      D => \low_th_2_2_fu_86_reg[7]_1\(0),
      Q => \low_th_2_2_1_fu_102_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_2_1_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1380,
      D => \low_th_2_2_fu_86_reg[7]_1\(1),
      Q => \low_th_2_2_1_fu_102_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_2_1_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1380,
      D => \low_th_2_2_fu_86_reg[7]_1\(2),
      Q => \low_th_2_2_1_fu_102_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_2_1_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1380,
      D => \low_th_2_2_fu_86_reg[7]_1\(3),
      Q => \low_th_2_2_1_fu_102_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_2_1_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1380,
      D => \low_th_2_2_fu_86_reg[7]_1\(4),
      Q => \low_th_2_2_1_fu_102_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_2_1_fu_102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1380,
      D => \low_th_2_2_fu_86_reg[7]_1\(5),
      Q => \low_th_2_2_1_fu_102_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_2_1_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1380,
      D => \low_th_2_2_fu_86_reg[7]_1\(6),
      Q => \low_th_2_2_1_fu_102_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_2_1_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_2_fu_1380,
      D => \low_th_2_2_fu_86_reg[7]_1\(7),
      Q => \low_th_2_2_1_fu_102_reg[7]_0\(7),
      R => '0'
    );
\low_th_2_2_2_fu_122[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => i_reg_226_pp0_iter3_reg(0),
      I1 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I2 => \ap_CS_fsm[4]_i_2_n_3\,
      I3 => i_reg_226_pp0_iter3_reg(1),
      O => high_th_2_2_1_fu_1060
    );
\low_th_2_2_2_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_1060,
      D => \low_th_2_2_fu_86_reg[7]_1\(0),
      Q => \low_th_2_2_2_fu_122_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_2_2_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_1060,
      D => \low_th_2_2_fu_86_reg[7]_1\(1),
      Q => \low_th_2_2_2_fu_122_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_2_2_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_1060,
      D => \low_th_2_2_fu_86_reg[7]_1\(2),
      Q => \low_th_2_2_2_fu_122_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_2_2_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_1060,
      D => \low_th_2_2_fu_86_reg[7]_1\(3),
      Q => \low_th_2_2_2_fu_122_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_2_2_fu_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_1060,
      D => \low_th_2_2_fu_86_reg[7]_1\(4),
      Q => \low_th_2_2_2_fu_122_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_2_2_fu_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_1060,
      D => \low_th_2_2_fu_86_reg[7]_1\(5),
      Q => \low_th_2_2_2_fu_122_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_2_2_fu_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_1060,
      D => \low_th_2_2_fu_86_reg[7]_1\(6),
      Q => \low_th_2_2_2_fu_122_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_2_2_fu_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_1_fu_1060,
      D => \low_th_2_2_fu_86_reg[7]_1\(7),
      Q => \low_th_2_2_2_fu_122_reg[7]_0\(7),
      R => '0'
    );
\low_th_2_2_fu_86[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => i_reg_226_pp0_iter3_reg(1),
      I1 => \ap_CS_fsm[4]_i_2_n_3\,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => high_th_2_2_fu_700
    );
\low_th_2_2_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_700,
      D => \low_th_2_2_fu_86_reg[7]_1\(0),
      Q => \low_th_2_2_fu_86_reg[7]_0\(0),
      R => '0'
    );
\low_th_2_2_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_700,
      D => \low_th_2_2_fu_86_reg[7]_1\(1),
      Q => \low_th_2_2_fu_86_reg[7]_0\(1),
      R => '0'
    );
\low_th_2_2_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_700,
      D => \low_th_2_2_fu_86_reg[7]_1\(2),
      Q => \low_th_2_2_fu_86_reg[7]_0\(2),
      R => '0'
    );
\low_th_2_2_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_700,
      D => \low_th_2_2_fu_86_reg[7]_1\(3),
      Q => \low_th_2_2_fu_86_reg[7]_0\(3),
      R => '0'
    );
\low_th_2_2_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_700,
      D => \low_th_2_2_fu_86_reg[7]_1\(4),
      Q => \low_th_2_2_fu_86_reg[7]_0\(4),
      R => '0'
    );
\low_th_2_2_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_700,
      D => \low_th_2_2_fu_86_reg[7]_1\(5),
      Q => \low_th_2_2_fu_86_reg[7]_0\(5),
      R => '0'
    );
\low_th_2_2_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_700,
      D => \low_th_2_2_fu_86_reg[7]_1\(6),
      Q => \low_th_2_2_fu_86_reg[7]_0\(6),
      R => '0'
    );
\low_th_2_2_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => high_th_2_2_fu_700,
      D => \low_th_2_2_fu_86_reg[7]_1\(7),
      Q => \low_th_2_2_fu_86_reg[7]_0\(7),
      R => '0'
    );
\low_thresh_read_reg_725_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(0),
      Q => low_thresh_read_reg_725(0),
      R => '0'
    );
\low_thresh_read_reg_725_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(10),
      Q => low_thresh_read_reg_725(10),
      R => '0'
    );
\low_thresh_read_reg_725_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(11),
      Q => low_thresh_read_reg_725(11),
      R => '0'
    );
\low_thresh_read_reg_725_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(12),
      Q => low_thresh_read_reg_725(12),
      R => '0'
    );
\low_thresh_read_reg_725_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(13),
      Q => low_thresh_read_reg_725(13),
      R => '0'
    );
\low_thresh_read_reg_725_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(14),
      Q => low_thresh_read_reg_725(14),
      R => '0'
    );
\low_thresh_read_reg_725_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(15),
      Q => low_thresh_read_reg_725(15),
      R => '0'
    );
\low_thresh_read_reg_725_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(16),
      Q => low_thresh_read_reg_725(16),
      R => '0'
    );
\low_thresh_read_reg_725_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(17),
      Q => low_thresh_read_reg_725(17),
      R => '0'
    );
\low_thresh_read_reg_725_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(18),
      Q => low_thresh_read_reg_725(18),
      R => '0'
    );
\low_thresh_read_reg_725_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(19),
      Q => low_thresh_read_reg_725(19),
      R => '0'
    );
\low_thresh_read_reg_725_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(1),
      Q => low_thresh_read_reg_725(1),
      R => '0'
    );
\low_thresh_read_reg_725_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(20),
      Q => low_thresh_read_reg_725(20),
      R => '0'
    );
\low_thresh_read_reg_725_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(21),
      Q => low_thresh_read_reg_725(21),
      R => '0'
    );
\low_thresh_read_reg_725_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(22),
      Q => low_thresh_read_reg_725(22),
      R => '0'
    );
\low_thresh_read_reg_725_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(23),
      Q => low_thresh_read_reg_725(23),
      R => '0'
    );
\low_thresh_read_reg_725_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(24),
      Q => low_thresh_read_reg_725(24),
      R => '0'
    );
\low_thresh_read_reg_725_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(25),
      Q => low_thresh_read_reg_725(25),
      R => '0'
    );
\low_thresh_read_reg_725_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(26),
      Q => low_thresh_read_reg_725(26),
      R => '0'
    );
\low_thresh_read_reg_725_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(27),
      Q => low_thresh_read_reg_725(27),
      R => '0'
    );
\low_thresh_read_reg_725_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(28),
      Q => low_thresh_read_reg_725(28),
      R => '0'
    );
\low_thresh_read_reg_725_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(29),
      Q => low_thresh_read_reg_725(29),
      R => '0'
    );
\low_thresh_read_reg_725_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(2),
      Q => low_thresh_read_reg_725(2),
      R => '0'
    );
\low_thresh_read_reg_725_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(30),
      Q => low_thresh_read_reg_725(30),
      R => '0'
    );
\low_thresh_read_reg_725_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(31),
      Q => low_thresh_read_reg_725(31),
      R => '0'
    );
\low_thresh_read_reg_725_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(32),
      Q => low_thresh_read_reg_725(32),
      R => '0'
    );
\low_thresh_read_reg_725_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(33),
      Q => low_thresh_read_reg_725(33),
      R => '0'
    );
\low_thresh_read_reg_725_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(34),
      Q => low_thresh_read_reg_725(34),
      R => '0'
    );
\low_thresh_read_reg_725_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(35),
      Q => low_thresh_read_reg_725(35),
      R => '0'
    );
\low_thresh_read_reg_725_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(36),
      Q => low_thresh_read_reg_725(36),
      R => '0'
    );
\low_thresh_read_reg_725_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(37),
      Q => low_thresh_read_reg_725(37),
      R => '0'
    );
\low_thresh_read_reg_725_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(38),
      Q => low_thresh_read_reg_725(38),
      R => '0'
    );
\low_thresh_read_reg_725_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(39),
      Q => low_thresh_read_reg_725(39),
      R => '0'
    );
\low_thresh_read_reg_725_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(3),
      Q => low_thresh_read_reg_725(3),
      R => '0'
    );
\low_thresh_read_reg_725_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(40),
      Q => low_thresh_read_reg_725(40),
      R => '0'
    );
\low_thresh_read_reg_725_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(41),
      Q => low_thresh_read_reg_725(41),
      R => '0'
    );
\low_thresh_read_reg_725_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(42),
      Q => low_thresh_read_reg_725(42),
      R => '0'
    );
\low_thresh_read_reg_725_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(43),
      Q => low_thresh_read_reg_725(43),
      R => '0'
    );
\low_thresh_read_reg_725_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(44),
      Q => low_thresh_read_reg_725(44),
      R => '0'
    );
\low_thresh_read_reg_725_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(45),
      Q => low_thresh_read_reg_725(45),
      R => '0'
    );
\low_thresh_read_reg_725_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(46),
      Q => low_thresh_read_reg_725(46),
      R => '0'
    );
\low_thresh_read_reg_725_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(47),
      Q => low_thresh_read_reg_725(47),
      R => '0'
    );
\low_thresh_read_reg_725_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(48),
      Q => low_thresh_read_reg_725(48),
      R => '0'
    );
\low_thresh_read_reg_725_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(49),
      Q => low_thresh_read_reg_725(49),
      R => '0'
    );
\low_thresh_read_reg_725_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(4),
      Q => low_thresh_read_reg_725(4),
      R => '0'
    );
\low_thresh_read_reg_725_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(50),
      Q => low_thresh_read_reg_725(50),
      R => '0'
    );
\low_thresh_read_reg_725_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(51),
      Q => low_thresh_read_reg_725(51),
      R => '0'
    );
\low_thresh_read_reg_725_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(52),
      Q => low_thresh_read_reg_725(52),
      R => '0'
    );
\low_thresh_read_reg_725_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(53),
      Q => low_thresh_read_reg_725(53),
      R => '0'
    );
\low_thresh_read_reg_725_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(54),
      Q => low_thresh_read_reg_725(54),
      R => '0'
    );
\low_thresh_read_reg_725_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(55),
      Q => low_thresh_read_reg_725(55),
      R => '0'
    );
\low_thresh_read_reg_725_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(56),
      Q => low_thresh_read_reg_725(56),
      R => '0'
    );
\low_thresh_read_reg_725_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(57),
      Q => low_thresh_read_reg_725(57),
      R => '0'
    );
\low_thresh_read_reg_725_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(58),
      Q => low_thresh_read_reg_725(58),
      R => '0'
    );
\low_thresh_read_reg_725_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(59),
      Q => low_thresh_read_reg_725(59),
      R => '0'
    );
\low_thresh_read_reg_725_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(5),
      Q => low_thresh_read_reg_725(5),
      R => '0'
    );
\low_thresh_read_reg_725_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(60),
      Q => low_thresh_read_reg_725(60),
      R => '0'
    );
\low_thresh_read_reg_725_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(61),
      Q => low_thresh_read_reg_725(61),
      R => '0'
    );
\low_thresh_read_reg_725_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(62),
      Q => low_thresh_read_reg_725(62),
      R => '0'
    );
\low_thresh_read_reg_725_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(63),
      Q => low_thresh_read_reg_725(63),
      R => '0'
    );
\low_thresh_read_reg_725_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(6),
      Q => low_thresh_read_reg_725(6),
      R => '0'
    );
\low_thresh_read_reg_725_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(7),
      Q => low_thresh_read_reg_725(7),
      R => '0'
    );
\low_thresh_read_reg_725_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(8),
      Q => low_thresh_read_reg_725(8),
      R => '0'
    );
\low_thresh_read_reg_725_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \low_thresh_read_reg_725_reg[63]_0\(9),
      Q => low_thresh_read_reg_725(9),
      R => '0'
    );
\mOutPtr[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(0),
      O => \^ap_done_reg_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_entry12 is
  port (
    start_once_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_ready : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_src_mat_rows_c_i_empty_n : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start : in STD_LOGIC;
    p_src_mat_cols_c_i_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_ready_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_entry12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_entry12 is
  signal \^ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_u0_ap_ready_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^start_once_reg\ : STD_LOGIC;
begin
  ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg(0) <= \^ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_u0_ap_ready_reg\(0);
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010101000"
    )
        port map (
      I0 => int_ap_ready_reg,
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => ap_start,
      I3 => \^start_once_reg\,
      I4 => start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n,
      I5 => \SRL_SIG_reg[1][0]_0\,
      O => \^ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_u0_ap_ready_reg\(0)
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAA00000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\,
      I1 => \^ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_u0_ap_ready_reg\(0),
      I2 => int_ap_ready_reg,
      I3 => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      I4 => Q(0),
      I5 => int_ap_ready_reg_0,
      O => ap_sync_ready
    );
\mOutPtr[1]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => \^ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_u0_ap_ready_reg\(0),
      I1 => p_src_mat_rows_c_i_empty_n,
      I2 => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
      I3 => p_src_mat_cols_c_i_empty_n,
      I4 => ap_done_reg,
      O => E(0)
    );
\mOutPtr[1]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_u0_ap_ready_reg\(0),
      I1 => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read,
      O => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_0(0)
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_0,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_control_s_axi is
  port (
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg_0 : out STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg : out STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_U0_ap_start : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    low_thresh : out STD_LOGIC_VECTOR ( 63 downto 0 );
    high_thresh : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rows : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cols : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n : in STD_LOGIC;
    start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg : in STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_sync_ready : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    xfMat2axis_24_0_2160_3840_1_U0_ap_done : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_BREADY : in STD_LOGIC;
    ap_idle : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_3\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_3\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal \^cols\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^high_thresh\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal int_ap_done_i_1_n_3 : STD_LOGIC;
  signal int_ap_done_i_2_n_3 : STD_LOGIC;
  signal int_ap_done_i_3_n_3 : STD_LOGIC;
  signal int_ap_done_i_4_n_3 : STD_LOGIC;
  signal int_ap_start_i_1_n_3 : STD_LOGIC;
  signal int_ap_start_i_2_n_3 : STD_LOGIC;
  signal int_ap_start_i_3_n_3 : STD_LOGIC;
  signal int_auto_restart_i_1_n_3 : STD_LOGIC;
  signal int_cols0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_cols[31]_i_1_n_3\ : STD_LOGIC;
  signal int_gie_i_1_n_3 : STD_LOGIC;
  signal int_gie_reg_n_3 : STD_LOGIC;
  signal \int_high_thresh[31]_i_1_n_3\ : STD_LOGIC;
  signal \int_high_thresh[63]_i_1_n_3\ : STD_LOGIC;
  signal int_high_thresh_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_high_thresh_reg01_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_ier[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_ier_reg_n_3_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr_reg_n_3_[0]\ : STD_LOGIC;
  signal \int_low_thresh[31]_i_1_n_3\ : STD_LOGIC;
  signal \int_low_thresh[31]_i_3_n_3\ : STD_LOGIC;
  signal \int_low_thresh[63]_i_1_n_3\ : STD_LOGIC;
  signal int_low_thresh_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_low_thresh_reg04_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_rows0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rows[31]_i_1_n_3\ : STD_LOGIC;
  signal \^low_thresh\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[0]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_6_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_8_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_3\ : STD_LOGIC;
  signal \^rows\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair169";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_i_2 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of int_ap_idle_i_9 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of int_ap_start_i_3 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_cols[0]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_cols[10]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_cols[11]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_cols[12]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_cols[13]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_cols[14]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_cols[15]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_cols[16]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_cols[17]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_cols[18]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_cols[19]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_cols[1]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_cols[20]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_cols[21]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_cols[22]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_cols[23]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_cols[24]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_cols[25]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_cols[26]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_cols[27]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_cols[28]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_cols[29]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_cols[2]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_cols[30]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_cols[31]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_cols[3]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_cols[4]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_cols[5]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_cols[6]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_cols[7]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_cols[8]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_cols[9]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_high_thresh[0]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_high_thresh[10]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_high_thresh[11]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_high_thresh[12]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_high_thresh[13]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_high_thresh[14]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_high_thresh[15]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_high_thresh[16]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_high_thresh[17]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_high_thresh[18]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_high_thresh[19]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_high_thresh[1]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_high_thresh[20]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_high_thresh[21]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_high_thresh[22]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_high_thresh[23]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_high_thresh[24]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_high_thresh[25]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_high_thresh[26]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_high_thresh[27]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_high_thresh[28]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_high_thresh[29]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_high_thresh[2]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_high_thresh[30]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_high_thresh[31]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_high_thresh[32]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_high_thresh[33]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_high_thresh[34]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_high_thresh[35]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_high_thresh[36]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_high_thresh[37]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_high_thresh[38]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_high_thresh[39]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_high_thresh[3]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_high_thresh[40]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_high_thresh[41]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_high_thresh[42]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_high_thresh[43]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_high_thresh[44]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_high_thresh[45]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_high_thresh[46]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_high_thresh[47]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_high_thresh[48]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_high_thresh[49]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_high_thresh[4]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_high_thresh[50]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_high_thresh[51]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_high_thresh[52]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_high_thresh[53]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_high_thresh[54]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_high_thresh[55]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_high_thresh[56]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_high_thresh[57]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_high_thresh[58]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_high_thresh[59]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_high_thresh[5]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_high_thresh[60]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_high_thresh[61]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_high_thresh[62]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_high_thresh[63]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_high_thresh[6]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_high_thresh[7]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_high_thresh[8]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_high_thresh[9]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_low_thresh[0]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_low_thresh[10]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_low_thresh[11]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_low_thresh[12]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_low_thresh[13]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_low_thresh[14]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_low_thresh[15]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_low_thresh[16]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_low_thresh[17]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_low_thresh[18]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_low_thresh[19]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_low_thresh[1]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_low_thresh[20]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_low_thresh[21]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_low_thresh[22]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_low_thresh[23]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_low_thresh[24]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_low_thresh[25]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_low_thresh[26]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_low_thresh[27]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_low_thresh[28]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_low_thresh[29]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_low_thresh[2]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_low_thresh[30]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_low_thresh[31]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_low_thresh[32]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_low_thresh[33]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_low_thresh[34]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_low_thresh[35]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_low_thresh[36]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_low_thresh[37]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_low_thresh[38]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_low_thresh[39]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_low_thresh[3]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_low_thresh[40]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_low_thresh[41]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_low_thresh[42]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_low_thresh[43]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_low_thresh[44]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_low_thresh[45]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_low_thresh[46]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_low_thresh[47]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_low_thresh[48]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_low_thresh[49]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_low_thresh[4]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_low_thresh[50]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_low_thresh[51]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_low_thresh[52]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_low_thresh[53]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_low_thresh[54]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_low_thresh[55]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_low_thresh[56]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_low_thresh[57]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_low_thresh[58]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_low_thresh[59]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_low_thresh[5]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_low_thresh[60]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_low_thresh[61]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_low_thresh[62]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_low_thresh[63]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_low_thresh[6]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_low_thresh[7]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_low_thresh[8]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_low_thresh[9]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_rows[0]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_rows[10]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_rows[11]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_rows[12]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_rows[13]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_rows[14]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_rows[15]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_rows[16]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_rows[17]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_rows[18]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_rows[19]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_rows[1]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_rows[20]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_rows[21]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_rows[22]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_rows[23]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_rows[24]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_rows[25]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_rows[26]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_rows[27]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_rows[28]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_rows[29]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_rows[2]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_rows[30]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_rows[31]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_rows[3]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_rows[4]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_rows[5]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_rows[6]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_rows[7]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_rows[8]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_rows[9]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rdata[1]_i_3\ : label is "soft_lutpair170";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_start <= \^ap_start\;
  cols(31 downto 0) <= \^cols\(31 downto 0);
  high_thresh(63 downto 0) <= \^high_thresh\(63 downto 0);
  low_thresh(63 downto 0) <= \^low_thresh\(63 downto 0);
  rows(31 downto 0) <= \^rows\(31 downto 0);
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F727"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_3\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \^s_axi_control_rvalid\,
      I1 => s_axi_control_RREADY,
      I2 => s_axi_control_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[2]_i_1_n_3\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_3\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_3\,
      Q => \^s_axi_control_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0C1D1D"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_AWVALID,
      I3 => s_axi_control_BREADY,
      I4 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[1]_i_2_n_3\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_AWVALID,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_3\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_BREADY,
      I3 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_3\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_3\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_3\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_3\,
      Q => \^s_axi_control_bvalid\,
      R => ap_rst_n_inv
    );
ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg,
      O => colorthresholding_9_0_3_2160_3840_1_U0_ap_start
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFF0000"
    )
        port map (
      I0 => ar_hs,
      I1 => int_ap_done_i_2_n_3,
      I2 => int_ap_done_i_3_n_3,
      I3 => int_ap_done_i_4_n_3,
      I4 => xfMat2axis_24_0_2160_3840_1_U0_ap_done,
      I5 => data0(1),
      O => int_ap_done_i_1_n_3
    );
int_ap_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      O => int_ap_done_i_2_n_3
    );
int_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(4),
      O => int_ap_done_i_3_n_3
    );
int_ap_done_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(5),
      O => int_ap_done_i_4_n_3
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_3,
      Q => data0(1),
      R => ap_rst_n_inv
    );
int_ap_idle_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg,
      I1 => \^ap_start\,
      I2 => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      O => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => ap_rst_n_inv
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_ready,
      Q => data0(3),
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBF8888888"
    )
        port map (
      I0 => data0(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start_i_2_n_3,
      I3 => int_ap_start_i_3_n_3,
      I4 => s_axi_control_WDATA(0),
      I5 => \^ap_start\,
      O => int_ap_start_i_1_n_3
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \int_low_thresh[31]_i_3_n_3\,
      I2 => \waddr_reg_n_3_[4]\,
      I3 => \waddr_reg_n_3_[5]\,
      O => int_ap_start_i_2_n_3
    );
int_ap_start_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => \waddr_reg_n_3_[3]\,
      O => int_ap_start_i_3_n_3
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_3,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => int_ap_start_i_2_n_3,
      I2 => \waddr_reg_n_3_[3]\,
      I3 => \waddr_reg_n_3_[2]\,
      I4 => data0(7),
      O => int_auto_restart_i_1_n_3
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_3,
      Q => data0(7),
      R => ap_rst_n_inv
    );
\int_cols[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_cols0(0)
    );
\int_cols[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_cols0(10)
    );
\int_cols[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_cols0(11)
    );
\int_cols[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_cols0(12)
    );
\int_cols[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_cols0(13)
    );
\int_cols[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_cols0(14)
    );
\int_cols[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_cols0(15)
    );
\int_cols[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_cols0(16)
    );
\int_cols[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_cols0(17)
    );
\int_cols[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_cols0(18)
    );
\int_cols[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_cols0(19)
    );
\int_cols[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_cols0(1)
    );
\int_cols[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_cols0(20)
    );
\int_cols[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_cols0(21)
    );
\int_cols[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_cols0(22)
    );
\int_cols[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_cols0(23)
    );
\int_cols[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_cols0(24)
    );
\int_cols[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_cols0(25)
    );
\int_cols[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_cols0(26)
    );
\int_cols[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_cols0(27)
    );
\int_cols[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_cols0(28)
    );
\int_cols[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_cols0(29)
    );
\int_cols[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_cols0(2)
    );
\int_cols[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_cols0(30)
    );
\int_cols[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => \waddr_reg_n_3_[3]\,
      I2 => \waddr_reg_n_3_[4]\,
      I3 => \waddr_reg_n_3_[5]\,
      I4 => \int_low_thresh[31]_i_3_n_3\,
      O => \int_cols[31]_i_1_n_3\
    );
\int_cols[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_cols0(31)
    );
\int_cols[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_cols0(3)
    );
\int_cols[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_cols0(4)
    );
\int_cols[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_cols0(5)
    );
\int_cols[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_cols0(6)
    );
\int_cols[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_cols0(7)
    );
\int_cols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_cols0(8)
    );
\int_cols[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^cols\(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_cols0(9)
    );
\int_cols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(0),
      Q => \^cols\(0),
      R => ap_rst_n_inv
    );
\int_cols_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(10),
      Q => \^cols\(10),
      R => ap_rst_n_inv
    );
\int_cols_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(11),
      Q => \^cols\(11),
      R => ap_rst_n_inv
    );
\int_cols_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(12),
      Q => \^cols\(12),
      R => ap_rst_n_inv
    );
\int_cols_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(13),
      Q => \^cols\(13),
      R => ap_rst_n_inv
    );
\int_cols_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(14),
      Q => \^cols\(14),
      R => ap_rst_n_inv
    );
\int_cols_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(15),
      Q => \^cols\(15),
      R => ap_rst_n_inv
    );
\int_cols_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(16),
      Q => \^cols\(16),
      R => ap_rst_n_inv
    );
\int_cols_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(17),
      Q => \^cols\(17),
      R => ap_rst_n_inv
    );
\int_cols_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(18),
      Q => \^cols\(18),
      R => ap_rst_n_inv
    );
\int_cols_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(19),
      Q => \^cols\(19),
      R => ap_rst_n_inv
    );
\int_cols_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(1),
      Q => \^cols\(1),
      R => ap_rst_n_inv
    );
\int_cols_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(20),
      Q => \^cols\(20),
      R => ap_rst_n_inv
    );
\int_cols_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(21),
      Q => \^cols\(21),
      R => ap_rst_n_inv
    );
\int_cols_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(22),
      Q => \^cols\(22),
      R => ap_rst_n_inv
    );
\int_cols_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(23),
      Q => \^cols\(23),
      R => ap_rst_n_inv
    );
\int_cols_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(24),
      Q => \^cols\(24),
      R => ap_rst_n_inv
    );
\int_cols_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(25),
      Q => \^cols\(25),
      R => ap_rst_n_inv
    );
\int_cols_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(26),
      Q => \^cols\(26),
      R => ap_rst_n_inv
    );
\int_cols_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(27),
      Q => \^cols\(27),
      R => ap_rst_n_inv
    );
\int_cols_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(28),
      Q => \^cols\(28),
      R => ap_rst_n_inv
    );
\int_cols_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(29),
      Q => \^cols\(29),
      R => ap_rst_n_inv
    );
\int_cols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(2),
      Q => \^cols\(2),
      R => ap_rst_n_inv
    );
\int_cols_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(30),
      Q => \^cols\(30),
      R => ap_rst_n_inv
    );
\int_cols_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(31),
      Q => \^cols\(31),
      R => ap_rst_n_inv
    );
\int_cols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(3),
      Q => \^cols\(3),
      R => ap_rst_n_inv
    );
\int_cols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(4),
      Q => \^cols\(4),
      R => ap_rst_n_inv
    );
\int_cols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(5),
      Q => \^cols\(5),
      R => ap_rst_n_inv
    );
\int_cols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(6),
      Q => \^cols\(6),
      R => ap_rst_n_inv
    );
\int_cols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(7),
      Q => \^cols\(7),
      R => ap_rst_n_inv
    );
\int_cols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(8),
      Q => \^cols\(8),
      R => ap_rst_n_inv
    );
\int_cols_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(9),
      Q => \^cols\(9),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_3_[3]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => int_ap_start_i_2_n_3,
      I4 => int_gie_reg_n_3,
      O => int_gie_i_1_n_3
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_3,
      Q => int_gie_reg_n_3,
      R => ap_rst_n_inv
    );
\int_high_thresh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_high_thresh_reg01_out(0)
    );
\int_high_thresh[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_high_thresh_reg01_out(10)
    );
\int_high_thresh[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_high_thresh_reg01_out(11)
    );
\int_high_thresh[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_high_thresh_reg01_out(12)
    );
\int_high_thresh[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_high_thresh_reg01_out(13)
    );
\int_high_thresh[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_high_thresh_reg01_out(14)
    );
\int_high_thresh[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_high_thresh_reg01_out(15)
    );
\int_high_thresh[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_high_thresh_reg01_out(16)
    );
\int_high_thresh[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_high_thresh_reg01_out(17)
    );
\int_high_thresh[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_high_thresh_reg01_out(18)
    );
\int_high_thresh[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_high_thresh_reg01_out(19)
    );
\int_high_thresh[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_high_thresh_reg01_out(1)
    );
\int_high_thresh[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_high_thresh_reg01_out(20)
    );
\int_high_thresh[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_high_thresh_reg01_out(21)
    );
\int_high_thresh[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_high_thresh_reg01_out(22)
    );
\int_high_thresh[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_high_thresh_reg01_out(23)
    );
\int_high_thresh[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_high_thresh_reg01_out(24)
    );
\int_high_thresh[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_high_thresh_reg01_out(25)
    );
\int_high_thresh[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_high_thresh_reg01_out(26)
    );
\int_high_thresh[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_high_thresh_reg01_out(27)
    );
\int_high_thresh[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_high_thresh_reg01_out(28)
    );
\int_high_thresh[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_high_thresh_reg01_out(29)
    );
\int_high_thresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_high_thresh_reg01_out(2)
    );
\int_high_thresh[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_high_thresh_reg01_out(30)
    );
\int_high_thresh[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \waddr_reg_n_3_[2]\,
      I2 => \int_low_thresh[31]_i_3_n_3\,
      I3 => \waddr_reg_n_3_[4]\,
      I4 => \waddr_reg_n_3_[5]\,
      O => \int_high_thresh[31]_i_1_n_3\
    );
\int_high_thresh[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_high_thresh_reg01_out(31)
    );
\int_high_thresh[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(32),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_high_thresh_reg0(0)
    );
\int_high_thresh[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(33),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_high_thresh_reg0(1)
    );
\int_high_thresh[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(34),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_high_thresh_reg0(2)
    );
\int_high_thresh[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(35),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_high_thresh_reg0(3)
    );
\int_high_thresh[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(36),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_high_thresh_reg0(4)
    );
\int_high_thresh[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(37),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_high_thresh_reg0(5)
    );
\int_high_thresh[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(38),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_high_thresh_reg0(6)
    );
\int_high_thresh[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(39),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_high_thresh_reg0(7)
    );
\int_high_thresh[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_high_thresh_reg01_out(3)
    );
\int_high_thresh[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(40),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_high_thresh_reg0(8)
    );
\int_high_thresh[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(41),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_high_thresh_reg0(9)
    );
\int_high_thresh[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(42),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_high_thresh_reg0(10)
    );
\int_high_thresh[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(43),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_high_thresh_reg0(11)
    );
\int_high_thresh[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(44),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_high_thresh_reg0(12)
    );
\int_high_thresh[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(45),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_high_thresh_reg0(13)
    );
\int_high_thresh[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(46),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_high_thresh_reg0(14)
    );
\int_high_thresh[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(47),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_high_thresh_reg0(15)
    );
\int_high_thresh[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(48),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_high_thresh_reg0(16)
    );
\int_high_thresh[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(49),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_high_thresh_reg0(17)
    );
\int_high_thresh[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_high_thresh_reg01_out(4)
    );
\int_high_thresh[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(50),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_high_thresh_reg0(18)
    );
\int_high_thresh[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(51),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_high_thresh_reg0(19)
    );
\int_high_thresh[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(52),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_high_thresh_reg0(20)
    );
\int_high_thresh[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(53),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_high_thresh_reg0(21)
    );
\int_high_thresh[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(54),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_high_thresh_reg0(22)
    );
\int_high_thresh[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(55),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_high_thresh_reg0(23)
    );
\int_high_thresh[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(56),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_high_thresh_reg0(24)
    );
\int_high_thresh[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(57),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_high_thresh_reg0(25)
    );
\int_high_thresh[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(58),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_high_thresh_reg0(26)
    );
\int_high_thresh[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(59),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_high_thresh_reg0(27)
    );
\int_high_thresh[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_high_thresh_reg01_out(5)
    );
\int_high_thresh[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(60),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_high_thresh_reg0(28)
    );
\int_high_thresh[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(61),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_high_thresh_reg0(29)
    );
\int_high_thresh[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(62),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_high_thresh_reg0(30)
    );
\int_high_thresh[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \waddr_reg_n_3_[2]\,
      I2 => \int_low_thresh[31]_i_3_n_3\,
      I3 => \waddr_reg_n_3_[5]\,
      I4 => \waddr_reg_n_3_[4]\,
      O => \int_high_thresh[63]_i_1_n_3\
    );
\int_high_thresh[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(63),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_high_thresh_reg0(31)
    );
\int_high_thresh[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_high_thresh_reg01_out(6)
    );
\int_high_thresh[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_high_thresh_reg01_out(7)
    );
\int_high_thresh[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_high_thresh_reg01_out(8)
    );
\int_high_thresh[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^high_thresh\(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_high_thresh_reg01_out(9)
    );
\int_high_thresh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(0),
      Q => \^high_thresh\(0),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(10),
      Q => \^high_thresh\(10),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(11),
      Q => \^high_thresh\(11),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(12),
      Q => \^high_thresh\(12),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(13),
      Q => \^high_thresh\(13),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(14),
      Q => \^high_thresh\(14),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(15),
      Q => \^high_thresh\(15),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(16),
      Q => \^high_thresh\(16),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(17),
      Q => \^high_thresh\(17),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(18),
      Q => \^high_thresh\(18),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(19),
      Q => \^high_thresh\(19),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(1),
      Q => \^high_thresh\(1),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(20),
      Q => \^high_thresh\(20),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(21),
      Q => \^high_thresh\(21),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(22),
      Q => \^high_thresh\(22),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(23),
      Q => \^high_thresh\(23),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(24),
      Q => \^high_thresh\(24),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(25),
      Q => \^high_thresh\(25),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(26),
      Q => \^high_thresh\(26),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(27),
      Q => \^high_thresh\(27),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(28),
      Q => \^high_thresh\(28),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(29),
      Q => \^high_thresh\(29),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(2),
      Q => \^high_thresh\(2),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(30),
      Q => \^high_thresh\(30),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(31),
      Q => \^high_thresh\(31),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(0),
      Q => \^high_thresh\(32),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(1),
      Q => \^high_thresh\(33),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(2),
      Q => \^high_thresh\(34),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(3),
      Q => \^high_thresh\(35),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(4),
      Q => \^high_thresh\(36),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(5),
      Q => \^high_thresh\(37),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(6),
      Q => \^high_thresh\(38),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(7),
      Q => \^high_thresh\(39),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(3),
      Q => \^high_thresh\(3),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(8),
      Q => \^high_thresh\(40),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(9),
      Q => \^high_thresh\(41),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(10),
      Q => \^high_thresh\(42),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(11),
      Q => \^high_thresh\(43),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(12),
      Q => \^high_thresh\(44),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(13),
      Q => \^high_thresh\(45),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(14),
      Q => \^high_thresh\(46),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(15),
      Q => \^high_thresh\(47),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(16),
      Q => \^high_thresh\(48),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(17),
      Q => \^high_thresh\(49),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(4),
      Q => \^high_thresh\(4),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(18),
      Q => \^high_thresh\(50),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(19),
      Q => \^high_thresh\(51),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(20),
      Q => \^high_thresh\(52),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(21),
      Q => \^high_thresh\(53),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(22),
      Q => \^high_thresh\(54),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(23),
      Q => \^high_thresh\(55),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(24),
      Q => \^high_thresh\(56),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(25),
      Q => \^high_thresh\(57),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(26),
      Q => \^high_thresh\(58),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(27),
      Q => \^high_thresh\(59),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(5),
      Q => \^high_thresh\(5),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(28),
      Q => \^high_thresh\(60),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(29),
      Q => \^high_thresh\(61),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(30),
      Q => \^high_thresh\(62),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[63]_i_1_n_3\,
      D => int_high_thresh_reg0(31),
      Q => \^high_thresh\(63),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(6),
      Q => \^high_thresh\(6),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(7),
      Q => \^high_thresh\(7),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(8),
      Q => \^high_thresh\(8),
      R => ap_rst_n_inv
    );
\int_high_thresh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_high_thresh[31]_i_1_n_3\,
      D => int_high_thresh_reg01_out(9),
      Q => \^high_thresh\(9),
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_3_[2]\,
      I2 => \waddr_reg_n_3_[3]\,
      I3 => int_ap_start_i_2_n_3,
      I4 => \int_ier_reg_n_3_[0]\,
      O => \int_ier[0]_i_1_n_3\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => \waddr_reg_n_3_[2]\,
      I2 => \waddr_reg_n_3_[3]\,
      I3 => int_ap_start_i_2_n_3,
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_3\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_3\,
      Q => \int_ier_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_3\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_3_[0]\,
      I3 => xfMat2axis_24_0_2160_3840_1_U0_ap_done,
      I4 => \int_isr_reg_n_3_[0]\,
      O => \int_isr[0]_i_1_n_3\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \waddr_reg_n_3_[2]\,
      I2 => \waddr_reg_n_3_[5]\,
      I3 => \waddr_reg_n_3_[4]\,
      I4 => \int_low_thresh[31]_i_3_n_3\,
      I5 => s_axi_control_WSTRB(0),
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => ap_sync_ready,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_3\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_3\,
      Q => \int_isr_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_3\,
      Q => p_1_in,
      R => ap_rst_n_inv
    );
\int_low_thresh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_low_thresh_reg04_out(0)
    );
\int_low_thresh[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_low_thresh_reg04_out(10)
    );
\int_low_thresh[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_low_thresh_reg04_out(11)
    );
\int_low_thresh[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_low_thresh_reg04_out(12)
    );
\int_low_thresh[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_low_thresh_reg04_out(13)
    );
\int_low_thresh[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_low_thresh_reg04_out(14)
    );
\int_low_thresh[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_low_thresh_reg04_out(15)
    );
\int_low_thresh[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_low_thresh_reg04_out(16)
    );
\int_low_thresh[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_low_thresh_reg04_out(17)
    );
\int_low_thresh[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_low_thresh_reg04_out(18)
    );
\int_low_thresh[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_low_thresh_reg04_out(19)
    );
\int_low_thresh[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_low_thresh_reg04_out(1)
    );
\int_low_thresh[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_low_thresh_reg04_out(20)
    );
\int_low_thresh[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_low_thresh_reg04_out(21)
    );
\int_low_thresh[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_low_thresh_reg04_out(22)
    );
\int_low_thresh[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_low_thresh_reg04_out(23)
    );
\int_low_thresh[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_low_thresh_reg04_out(24)
    );
\int_low_thresh[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_low_thresh_reg04_out(25)
    );
\int_low_thresh[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_low_thresh_reg04_out(26)
    );
\int_low_thresh[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_low_thresh_reg04_out(27)
    );
\int_low_thresh[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_low_thresh_reg04_out(28)
    );
\int_low_thresh[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_low_thresh_reg04_out(29)
    );
\int_low_thresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_low_thresh_reg04_out(2)
    );
\int_low_thresh[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_low_thresh_reg04_out(30)
    );
\int_low_thresh[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \waddr_reg_n_3_[2]\,
      I2 => \int_low_thresh[31]_i_3_n_3\,
      I3 => \waddr_reg_n_3_[4]\,
      I4 => \waddr_reg_n_3_[5]\,
      O => \int_low_thresh[31]_i_1_n_3\
    );
\int_low_thresh[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_low_thresh_reg04_out(31)
    );
\int_low_thresh[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \waddr_reg_n_3_[1]\,
      I1 => \waddr_reg_n_3_[0]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_control_WVALID,
      O => \int_low_thresh[31]_i_3_n_3\
    );
\int_low_thresh[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(32),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_low_thresh_reg0(0)
    );
\int_low_thresh[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(33),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_low_thresh_reg0(1)
    );
\int_low_thresh[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(34),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_low_thresh_reg0(2)
    );
\int_low_thresh[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(35),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_low_thresh_reg0(3)
    );
\int_low_thresh[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(36),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_low_thresh_reg0(4)
    );
\int_low_thresh[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(37),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_low_thresh_reg0(5)
    );
\int_low_thresh[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(38),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_low_thresh_reg0(6)
    );
\int_low_thresh[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(39),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_low_thresh_reg0(7)
    );
\int_low_thresh[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_low_thresh_reg04_out(3)
    );
\int_low_thresh[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(40),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_low_thresh_reg0(8)
    );
\int_low_thresh[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(41),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_low_thresh_reg0(9)
    );
\int_low_thresh[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(42),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_low_thresh_reg0(10)
    );
\int_low_thresh[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(43),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_low_thresh_reg0(11)
    );
\int_low_thresh[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(44),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_low_thresh_reg0(12)
    );
\int_low_thresh[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(45),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_low_thresh_reg0(13)
    );
\int_low_thresh[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(46),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_low_thresh_reg0(14)
    );
\int_low_thresh[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(47),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_low_thresh_reg0(15)
    );
\int_low_thresh[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(48),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_low_thresh_reg0(16)
    );
\int_low_thresh[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(49),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_low_thresh_reg0(17)
    );
\int_low_thresh[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_low_thresh_reg04_out(4)
    );
\int_low_thresh[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(50),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_low_thresh_reg0(18)
    );
\int_low_thresh[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(51),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_low_thresh_reg0(19)
    );
\int_low_thresh[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(52),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_low_thresh_reg0(20)
    );
\int_low_thresh[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(53),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_low_thresh_reg0(21)
    );
\int_low_thresh[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(54),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_low_thresh_reg0(22)
    );
\int_low_thresh[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(55),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_low_thresh_reg0(23)
    );
\int_low_thresh[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(56),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_low_thresh_reg0(24)
    );
\int_low_thresh[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(57),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_low_thresh_reg0(25)
    );
\int_low_thresh[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(58),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_low_thresh_reg0(26)
    );
\int_low_thresh[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(59),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_low_thresh_reg0(27)
    );
\int_low_thresh[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_low_thresh_reg04_out(5)
    );
\int_low_thresh[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(60),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_low_thresh_reg0(28)
    );
\int_low_thresh[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(61),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_low_thresh_reg0(29)
    );
\int_low_thresh[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(62),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_low_thresh_reg0(30)
    );
\int_low_thresh[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \waddr_reg_n_3_[2]\,
      I2 => \int_low_thresh[31]_i_3_n_3\,
      I3 => \waddr_reg_n_3_[4]\,
      I4 => \waddr_reg_n_3_[5]\,
      O => \int_low_thresh[63]_i_1_n_3\
    );
\int_low_thresh[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(63),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_low_thresh_reg0(31)
    );
\int_low_thresh[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_low_thresh_reg04_out(6)
    );
\int_low_thresh[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_low_thresh_reg04_out(7)
    );
\int_low_thresh[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_low_thresh_reg04_out(8)
    );
\int_low_thresh[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^low_thresh\(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_low_thresh_reg04_out(9)
    );
\int_low_thresh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(0),
      Q => \^low_thresh\(0),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(10),
      Q => \^low_thresh\(10),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(11),
      Q => \^low_thresh\(11),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(12),
      Q => \^low_thresh\(12),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(13),
      Q => \^low_thresh\(13),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(14),
      Q => \^low_thresh\(14),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(15),
      Q => \^low_thresh\(15),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(16),
      Q => \^low_thresh\(16),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(17),
      Q => \^low_thresh\(17),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(18),
      Q => \^low_thresh\(18),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(19),
      Q => \^low_thresh\(19),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(1),
      Q => \^low_thresh\(1),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(20),
      Q => \^low_thresh\(20),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(21),
      Q => \^low_thresh\(21),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(22),
      Q => \^low_thresh\(22),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(23),
      Q => \^low_thresh\(23),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(24),
      Q => \^low_thresh\(24),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(25),
      Q => \^low_thresh\(25),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(26),
      Q => \^low_thresh\(26),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(27),
      Q => \^low_thresh\(27),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(28),
      Q => \^low_thresh\(28),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(29),
      Q => \^low_thresh\(29),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(2),
      Q => \^low_thresh\(2),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(30),
      Q => \^low_thresh\(30),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(31),
      Q => \^low_thresh\(31),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(0),
      Q => \^low_thresh\(32),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(1),
      Q => \^low_thresh\(33),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(2),
      Q => \^low_thresh\(34),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(3),
      Q => \^low_thresh\(35),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(4),
      Q => \^low_thresh\(36),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(5),
      Q => \^low_thresh\(37),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(6),
      Q => \^low_thresh\(38),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(7),
      Q => \^low_thresh\(39),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(3),
      Q => \^low_thresh\(3),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(8),
      Q => \^low_thresh\(40),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(9),
      Q => \^low_thresh\(41),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(10),
      Q => \^low_thresh\(42),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(11),
      Q => \^low_thresh\(43),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(12),
      Q => \^low_thresh\(44),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(13),
      Q => \^low_thresh\(45),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(14),
      Q => \^low_thresh\(46),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(15),
      Q => \^low_thresh\(47),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(16),
      Q => \^low_thresh\(48),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(17),
      Q => \^low_thresh\(49),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(4),
      Q => \^low_thresh\(4),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(18),
      Q => \^low_thresh\(50),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(19),
      Q => \^low_thresh\(51),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(20),
      Q => \^low_thresh\(52),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(21),
      Q => \^low_thresh\(53),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(22),
      Q => \^low_thresh\(54),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(23),
      Q => \^low_thresh\(55),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(24),
      Q => \^low_thresh\(56),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(25),
      Q => \^low_thresh\(57),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(26),
      Q => \^low_thresh\(58),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(27),
      Q => \^low_thresh\(59),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(5),
      Q => \^low_thresh\(5),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(28),
      Q => \^low_thresh\(60),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(29),
      Q => \^low_thresh\(61),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(30),
      Q => \^low_thresh\(62),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[63]_i_1_n_3\,
      D => int_low_thresh_reg0(31),
      Q => \^low_thresh\(63),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(6),
      Q => \^low_thresh\(6),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(7),
      Q => \^low_thresh\(7),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(8),
      Q => \^low_thresh\(8),
      R => ap_rst_n_inv
    );
\int_low_thresh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_low_thresh[31]_i_1_n_3\,
      D => int_low_thresh_reg04_out(9),
      Q => \^low_thresh\(9),
      R => ap_rst_n_inv
    );
\int_rows[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(0),
      O => int_rows0(0)
    );
\int_rows[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(10),
      O => int_rows0(10)
    );
\int_rows[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(11),
      O => int_rows0(11)
    );
\int_rows[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(12),
      O => int_rows0(12)
    );
\int_rows[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(13),
      O => int_rows0(13)
    );
\int_rows[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(14),
      O => int_rows0(14)
    );
\int_rows[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(15),
      O => int_rows0(15)
    );
\int_rows[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(16),
      O => int_rows0(16)
    );
\int_rows[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(17),
      O => int_rows0(17)
    );
\int_rows[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(18),
      O => int_rows0(18)
    );
\int_rows[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(19),
      O => int_rows0(19)
    );
\int_rows[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(1),
      O => int_rows0(1)
    );
\int_rows[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(20),
      O => int_rows0(20)
    );
\int_rows[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(21),
      O => int_rows0(21)
    );
\int_rows[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(22),
      O => int_rows0(22)
    );
\int_rows[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WDATA(23),
      O => int_rows0(23)
    );
\int_rows[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(24),
      O => int_rows0(24)
    );
\int_rows[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(25),
      O => int_rows0(25)
    );
\int_rows[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(26),
      O => int_rows0(26)
    );
\int_rows[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(27),
      O => int_rows0(27)
    );
\int_rows[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(28),
      O => int_rows0(28)
    );
\int_rows[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(29),
      O => int_rows0(29)
    );
\int_rows[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(2),
      O => int_rows0(2)
    );
\int_rows[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(30),
      O => int_rows0(30)
    );
\int_rows[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => \waddr_reg_n_3_[3]\,
      I2 => \int_low_thresh[31]_i_3_n_3\,
      I3 => \waddr_reg_n_3_[5]\,
      I4 => \waddr_reg_n_3_[4]\,
      O => \int_rows[31]_i_1_n_3\
    );
\int_rows[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WDATA(31),
      O => int_rows0(31)
    );
\int_rows[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(3),
      O => int_rows0(3)
    );
\int_rows[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(4),
      O => int_rows0(4)
    );
\int_rows[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(5),
      O => int_rows0(5)
    );
\int_rows[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(6),
      O => int_rows0(6)
    );
\int_rows[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WDATA(7),
      O => int_rows0(7)
    );
\int_rows[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(8),
      O => int_rows0(8)
    );
\int_rows[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^rows\(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WDATA(9),
      O => int_rows0(9)
    );
\int_rows_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(0),
      Q => \^rows\(0),
      R => ap_rst_n_inv
    );
\int_rows_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(10),
      Q => \^rows\(10),
      R => ap_rst_n_inv
    );
\int_rows_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(11),
      Q => \^rows\(11),
      R => ap_rst_n_inv
    );
\int_rows_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(12),
      Q => \^rows\(12),
      R => ap_rst_n_inv
    );
\int_rows_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(13),
      Q => \^rows\(13),
      R => ap_rst_n_inv
    );
\int_rows_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(14),
      Q => \^rows\(14),
      R => ap_rst_n_inv
    );
\int_rows_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(15),
      Q => \^rows\(15),
      R => ap_rst_n_inv
    );
\int_rows_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(16),
      Q => \^rows\(16),
      R => ap_rst_n_inv
    );
\int_rows_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(17),
      Q => \^rows\(17),
      R => ap_rst_n_inv
    );
\int_rows_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(18),
      Q => \^rows\(18),
      R => ap_rst_n_inv
    );
\int_rows_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(19),
      Q => \^rows\(19),
      R => ap_rst_n_inv
    );
\int_rows_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(1),
      Q => \^rows\(1),
      R => ap_rst_n_inv
    );
\int_rows_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(20),
      Q => \^rows\(20),
      R => ap_rst_n_inv
    );
\int_rows_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(21),
      Q => \^rows\(21),
      R => ap_rst_n_inv
    );
\int_rows_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(22),
      Q => \^rows\(22),
      R => ap_rst_n_inv
    );
\int_rows_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(23),
      Q => \^rows\(23),
      R => ap_rst_n_inv
    );
\int_rows_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(24),
      Q => \^rows\(24),
      R => ap_rst_n_inv
    );
\int_rows_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(25),
      Q => \^rows\(25),
      R => ap_rst_n_inv
    );
\int_rows_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(26),
      Q => \^rows\(26),
      R => ap_rst_n_inv
    );
\int_rows_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(27),
      Q => \^rows\(27),
      R => ap_rst_n_inv
    );
\int_rows_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(28),
      Q => \^rows\(28),
      R => ap_rst_n_inv
    );
\int_rows_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(29),
      Q => \^rows\(29),
      R => ap_rst_n_inv
    );
\int_rows_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(2),
      Q => \^rows\(2),
      R => ap_rst_n_inv
    );
\int_rows_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(30),
      Q => \^rows\(30),
      R => ap_rst_n_inv
    );
\int_rows_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(31),
      Q => \^rows\(31),
      R => ap_rst_n_inv
    );
\int_rows_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(3),
      Q => \^rows\(3),
      R => ap_rst_n_inv
    );
\int_rows_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(4),
      Q => \^rows\(4),
      R => ap_rst_n_inv
    );
\int_rows_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(5),
      Q => \^rows\(5),
      R => ap_rst_n_inv
    );
\int_rows_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(6),
      Q => \^rows\(6),
      R => ap_rst_n_inv
    );
\int_rows_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(7),
      Q => \^rows\(7),
      R => ap_rst_n_inv
    );
\int_rows_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(8),
      Q => \^rows\(8),
      R => ap_rst_n_inv
    );
\int_rows_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(9),
      Q => \^rows\(9),
      R => ap_rst_n_inv
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_3_[0]\,
      I1 => p_1_in,
      I2 => int_gie_reg_n_3,
      O => interrupt
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404040"
    )
        port map (
      I0 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready,
      I1 => \^ap_start\,
      I2 => start_once_reg,
      I3 => start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n,
      I4 => start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
      O => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[0]_i_2_n_3\,
      I1 => \rdata[1]_i_3_n_3\,
      I2 => \rdata[0]_i_3_n_3\,
      I3 => \rdata[31]_i_3_n_3\,
      I4 => \rdata[0]_i_4_n_3\,
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^cols\(0),
      I1 => \rdata[31]_i_6_n_3\,
      I2 => \^rows\(0),
      I3 => \rdata[31]_i_5_n_3\,
      O => \rdata[0]_i_2_n_3\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => int_gie_reg_n_3,
      I1 => \int_isr_reg_n_3_[0]\,
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^ap_start\,
      I5 => \int_ier_reg_n_3_[0]\,
      O => \rdata[0]_i_3_n_3\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(32),
      I1 => \^high_thresh\(32),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(0),
      I5 => \^high_thresh\(0),
      O => \rdata[0]_i_4_n_3\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[10]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(10),
      I4 => \^cols\(10),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(10)
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(42),
      I1 => \^high_thresh\(42),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(10),
      I5 => \^high_thresh\(10),
      O => \rdata[10]_i_2_n_3\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[11]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(11),
      I4 => \^cols\(11),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(11)
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(43),
      I1 => \^high_thresh\(43),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(11),
      I5 => \^high_thresh\(11),
      O => \rdata[11]_i_2_n_3\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[12]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(12),
      I4 => \^cols\(12),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(12)
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(44),
      I1 => \^high_thresh\(44),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(12),
      I5 => \^high_thresh\(12),
      O => \rdata[12]_i_2_n_3\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[13]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(13),
      I4 => \^cols\(13),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(13)
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(45),
      I1 => \^high_thresh\(45),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(13),
      I5 => \^high_thresh\(13),
      O => \rdata[13]_i_2_n_3\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[14]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(14),
      I4 => \^cols\(14),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(14)
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(46),
      I1 => \^high_thresh\(46),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(14),
      I5 => \^high_thresh\(14),
      O => \rdata[14]_i_2_n_3\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[15]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(15),
      I4 => \^cols\(15),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(15)
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(47),
      I1 => \^high_thresh\(47),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(15),
      I5 => \^high_thresh\(15),
      O => \rdata[15]_i_2_n_3\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[16]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(16),
      I4 => \^cols\(16),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(16)
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(48),
      I1 => \^high_thresh\(48),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(16),
      I5 => \^high_thresh\(16),
      O => \rdata[16]_i_2_n_3\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[17]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(17),
      I4 => \^cols\(17),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(17)
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(49),
      I1 => \^high_thresh\(49),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(17),
      I5 => \^high_thresh\(17),
      O => \rdata[17]_i_2_n_3\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[18]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(18),
      I4 => \^cols\(18),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(18)
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(50),
      I1 => \^high_thresh\(50),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(18),
      I5 => \^high_thresh\(18),
      O => \rdata[18]_i_2_n_3\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[19]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(19),
      I4 => \^cols\(19),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(19)
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(51),
      I1 => \^high_thresh\(51),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(19),
      I5 => \^high_thresh\(19),
      O => \rdata[19]_i_2_n_3\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[1]_i_2_n_3\,
      I1 => \rdata[1]_i_3_n_3\,
      I2 => \rdata[1]_i_4_n_3\,
      I3 => \rdata[31]_i_3_n_3\,
      I4 => \rdata[1]_i_5_n_3\,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^cols\(1),
      I1 => \rdata[31]_i_6_n_3\,
      I2 => \^rows\(1),
      I3 => \rdata[31]_i_5_n_3\,
      O => \rdata[1]_i_2_n_3\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(5),
      O => \rdata[1]_i_3_n_3\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[7]_i_4_n_3\,
      I1 => data0(1),
      I2 => \rdata[1]_i_6_n_3\,
      I3 => p_0_in,
      I4 => p_1_in,
      I5 => \rdata[1]_i_7_n_3\,
      O => \rdata[1]_i_4_n_3\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(33),
      I1 => \^high_thresh\(33),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(1),
      I5 => \^high_thresh\(1),
      O => \rdata[1]_i_5_n_3\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFFFFEEEEEE"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(2),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[1]_i_6_n_3\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000100"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[1]_i_7_n_3\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[20]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(20),
      I4 => \^cols\(20),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(20)
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(52),
      I1 => \^high_thresh\(52),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(20),
      I5 => \^high_thresh\(20),
      O => \rdata[20]_i_2_n_3\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[21]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(21),
      I4 => \^cols\(21),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(21)
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(53),
      I1 => \^high_thresh\(53),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(21),
      I5 => \^high_thresh\(21),
      O => \rdata[21]_i_2_n_3\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[22]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(22),
      I4 => \^cols\(22),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(22)
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(54),
      I1 => \^high_thresh\(54),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(22),
      I5 => \^high_thresh\(22),
      O => \rdata[22]_i_2_n_3\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[23]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(23),
      I4 => \^cols\(23),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(23)
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(55),
      I1 => \^high_thresh\(55),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(23),
      I5 => \^high_thresh\(23),
      O => \rdata[23]_i_2_n_3\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[24]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(24),
      I4 => \^cols\(24),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(24)
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(56),
      I1 => \^high_thresh\(56),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(24),
      I5 => \^high_thresh\(24),
      O => \rdata[24]_i_2_n_3\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[25]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(25),
      I4 => \^cols\(25),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(25)
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(57),
      I1 => \^high_thresh\(57),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(25),
      I5 => \^high_thresh\(25),
      O => \rdata[25]_i_2_n_3\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[26]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(26),
      I4 => \^cols\(26),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(26)
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(58),
      I1 => \^high_thresh\(58),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(26),
      I5 => \^high_thresh\(26),
      O => \rdata[26]_i_2_n_3\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[27]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(27),
      I4 => \^cols\(27),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(27)
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(59),
      I1 => \^high_thresh\(59),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(27),
      I5 => \^high_thresh\(27),
      O => \rdata[27]_i_2_n_3\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[28]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(28),
      I4 => \^cols\(28),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(28)
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(60),
      I1 => \^high_thresh\(60),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(28),
      I5 => \^high_thresh\(28),
      O => \rdata[28]_i_2_n_3\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[29]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(29),
      I4 => \^cols\(29),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(29)
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(61),
      I1 => \^high_thresh\(61),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(29),
      I5 => \^high_thresh\(29),
      O => \rdata[29]_i_2_n_3\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[2]_i_2_n_3\,
      I2 => \rdata[31]_i_6_n_3\,
      I3 => \^cols\(2),
      I4 => \rdata[2]_i_3_n_3\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(34),
      I1 => \^high_thresh\(34),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(2),
      I5 => \^high_thresh\(2),
      O => \rdata[2]_i_2_n_3\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \^rows\(2),
      I1 => \rdata[31]_i_5_n_3\,
      I2 => \rdata[1]_i_3_n_3\,
      I3 => \rdata[7]_i_4_n_3\,
      I4 => data0(2),
      O => \rdata[2]_i_3_n_3\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[30]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(30),
      I4 => \^cols\(30),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(30)
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(62),
      I1 => \^high_thresh\(62),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(30),
      I5 => \^high_thresh\(30),
      O => \rdata[30]_i_2_n_3\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      O => ar_hs
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[31]_i_4_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(31),
      I4 => \^cols\(31),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(31)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000C14"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(2),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(1),
      O => \rdata[31]_i_3_n_3\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(63),
      I1 => \^high_thresh\(63),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(31),
      I5 => \^high_thresh\(31),
      O => \rdata[31]_i_4_n_3\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(2),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(1),
      O => \rdata[31]_i_5_n_3\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(2),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(1),
      O => \rdata[31]_i_6_n_3\
    );
\rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFB0"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(1),
      O => \rdata[31]_i_7_n_3\
    );
\rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001434"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(0),
      I5 => s_axi_control_ARADDR(1),
      O => \rdata[31]_i_8_n_3\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[3]_i_2_n_3\,
      I2 => \rdata[31]_i_6_n_3\,
      I3 => \^cols\(3),
      I4 => \rdata[3]_i_3_n_3\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(35),
      I1 => \^high_thresh\(35),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(3),
      I5 => \^high_thresh\(3),
      O => \rdata[3]_i_2_n_3\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \^rows\(3),
      I1 => \rdata[31]_i_5_n_3\,
      I2 => \rdata[1]_i_3_n_3\,
      I3 => \rdata[7]_i_4_n_3\,
      I4 => data0(3),
      O => \rdata[3]_i_3_n_3\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[4]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(4),
      I4 => \^cols\(4),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(4)
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(36),
      I1 => \^high_thresh\(36),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(4),
      I5 => \^high_thresh\(4),
      O => \rdata[4]_i_2_n_3\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[5]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(5),
      I4 => \^cols\(5),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(5)
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(37),
      I1 => \^high_thresh\(37),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(5),
      I5 => \^high_thresh\(5),
      O => \rdata[5]_i_2_n_3\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[6]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(6),
      I4 => \^cols\(6),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(6)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(38),
      I1 => \^high_thresh\(38),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(6),
      I5 => \^high_thresh\(6),
      O => \rdata[6]_i_2_n_3\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[7]_i_2_n_3\,
      I2 => \rdata[31]_i_6_n_3\,
      I3 => \^cols\(7),
      I4 => \rdata[7]_i_3_n_3\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(39),
      I1 => \^high_thresh\(39),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(7),
      I5 => \^high_thresh\(7),
      O => \rdata[7]_i_2_n_3\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \^rows\(7),
      I1 => \rdata[31]_i_5_n_3\,
      I2 => \rdata[1]_i_3_n_3\,
      I3 => \rdata[7]_i_4_n_3\,
      I4 => data0(7),
      O => \rdata[7]_i_3_n_3\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000011001"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(2),
      O => \rdata[7]_i_4_n_3\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[8]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(8),
      I4 => \^cols\(8),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(8)
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(40),
      I1 => \^high_thresh\(40),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(8),
      I5 => \^high_thresh\(8),
      O => \rdata[8]_i_2_n_3\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[31]_i_3_n_3\,
      I1 => \rdata[9]_i_2_n_3\,
      I2 => \rdata[31]_i_5_n_3\,
      I3 => \^rows\(9),
      I4 => \^cols\(9),
      I5 => \rdata[31]_i_6_n_3\,
      O => rdata(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \^low_thresh\(41),
      I1 => \^high_thresh\(41),
      I2 => \rdata[31]_i_7_n_3\,
      I3 => \rdata[31]_i_8_n_3\,
      I4 => \^low_thresh\(9),
      I5 => \^high_thresh\(9),
      O => \rdata[9]_i_2_n_3\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(10),
      Q => s_axi_control_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(11),
      Q => s_axi_control_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(12),
      Q => s_axi_control_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(13),
      Q => s_axi_control_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(14),
      Q => s_axi_control_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(15),
      Q => s_axi_control_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(16),
      Q => s_axi_control_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(17),
      Q => s_axi_control_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(18),
      Q => s_axi_control_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(19),
      Q => s_axi_control_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(20),
      Q => s_axi_control_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(21),
      Q => s_axi_control_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(22),
      Q => s_axi_control_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(23),
      Q => s_axi_control_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(24),
      Q => s_axi_control_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(25),
      Q => s_axi_control_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(26),
      Q => s_axi_control_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(27),
      Q => s_axi_control_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(28),
      Q => s_axi_control_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(29),
      Q => s_axi_control_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(30),
      Q => s_axi_control_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(31),
      Q => s_axi_control_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_control_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(8),
      Q => s_axi_control_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F0F0F000000000"
    )
        port map (
      I0 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready,
      I1 => \^ap_start\,
      I2 => start_once_reg,
      I3 => start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n,
      I4 => start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
      I5 => start_once_reg_reg,
      O => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg_0
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_3_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_3_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_3_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_3_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_3_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_3_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][9]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][11]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][12]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][13]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][14]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC;
    ap_return_0_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_0_preg(0),
      O => D(0)
    );
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(10),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_0_preg(10),
      O => D(10)
    );
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(11),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_0_preg(11),
      O => D(11)
    );
\SRL_SIG[0][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(12),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_0_preg(12),
      O => D(12)
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(13),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_0_preg(13),
      O => D(13)
    );
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(14),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_0_preg(14),
      O => D(14)
    );
\SRL_SIG[0][15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(15),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_0_preg(15),
      O => D(15)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_0_preg(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_0_preg(2),
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_0_preg(3),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_0_preg(4),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_0_preg(5),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_0_preg(6),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_0_preg(7),
      O => D(7)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_0_preg(8),
      O => D(8)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(9),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_0_preg(9),
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \out\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \out\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \out\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \out\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \out\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \out\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \out\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \out\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \out\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \out\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \out\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \out\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \out\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \out\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \out\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \out\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\ap_return_0_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => \SRL_SIG_reg[0][0]_0\
    );
\ap_return_0_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => \SRL_SIG_reg[0][10]_0\
    );
\ap_return_0_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => \SRL_SIG_reg[0][11]_0\
    );
\ap_return_0_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => \SRL_SIG_reg[0][12]_0\
    );
\ap_return_0_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => \SRL_SIG_reg[0][13]_0\
    );
\ap_return_0_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => \SRL_SIG_reg[0][14]_0\
    );
\ap_return_0_preg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => \SRL_SIG_reg[0][15]_0\
    );
\ap_return_0_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => \SRL_SIG_reg[0][1]_0\
    );
\ap_return_0_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => \SRL_SIG_reg[0][2]_0\
    );
\ap_return_0_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => \SRL_SIG_reg[0][3]_0\
    );
\ap_return_0_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => \SRL_SIG_reg[0][4]_0\
    );
\ap_return_0_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => \SRL_SIG_reg[0][5]_0\
    );
\ap_return_0_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => \SRL_SIG_reg[0][6]_0\
    );
\ap_return_0_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => \SRL_SIG_reg[0][7]_0\
    );
\ap_return_0_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => \SRL_SIG_reg[0][8]_0\
    );
\ap_return_0_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => \SRL_SIG_reg[0][9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][9]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][11]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][12]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][13]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][14]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC;
    ap_return_1_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_35 : entity is "colordetect_accel_fifo_w16_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_35 is
  signal \SRL_SIG_reg[0]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(0),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(0),
      O => D(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(10),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(10),
      O => D(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(11),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(11),
      O => D(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(12),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(12),
      O => D(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(13),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(13),
      O => D(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(14),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(14),
      O => D(14)
    );
\SRL_SIG[0][15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(15),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(15),
      O => D(15)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(1),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(2),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(2),
      O => D(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(3),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(3),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(4),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(4),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(5),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(5),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(6),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(6),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(7),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(7),
      O => D(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(8),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(8),
      O => D(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8AFFFFBA8A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(9),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_return_1_preg(9),
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0][15]_3\(0),
      Q => \SRL_SIG_reg[0]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0][15]_3\(10),
      Q => \SRL_SIG_reg[0]_2\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0][15]_3\(11),
      Q => \SRL_SIG_reg[0]_2\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0][15]_3\(12),
      Q => \SRL_SIG_reg[0]_2\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0][15]_3\(13),
      Q => \SRL_SIG_reg[0]_2\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0][15]_3\(14),
      Q => \SRL_SIG_reg[0]_2\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0][15]_3\(15),
      Q => \SRL_SIG_reg[0]_2\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0][15]_3\(1),
      Q => \SRL_SIG_reg[0]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0][15]_3\(2),
      Q => \SRL_SIG_reg[0]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0][15]_3\(3),
      Q => \SRL_SIG_reg[0]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0][15]_3\(4),
      Q => \SRL_SIG_reg[0]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0][15]_3\(5),
      Q => \SRL_SIG_reg[0]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0][15]_3\(6),
      Q => \SRL_SIG_reg[0]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0][15]_3\(7),
      Q => \SRL_SIG_reg[0]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0][15]_3\(8),
      Q => \SRL_SIG_reg[0]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0][15]_3\(9),
      Q => \SRL_SIG_reg[0]_2\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0]_2\(0),
      Q => \SRL_SIG_reg[1]_3\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0]_2\(10),
      Q => \SRL_SIG_reg[1]_3\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0]_2\(11),
      Q => \SRL_SIG_reg[1]_3\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0]_2\(12),
      Q => \SRL_SIG_reg[1]_3\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0]_2\(13),
      Q => \SRL_SIG_reg[1]_3\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0]_2\(14),
      Q => \SRL_SIG_reg[1]_3\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0]_2\(15),
      Q => \SRL_SIG_reg[1]_3\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0]_2\(1),
      Q => \SRL_SIG_reg[1]_3\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0]_2\(2),
      Q => \SRL_SIG_reg[1]_3\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0]_2\(3),
      Q => \SRL_SIG_reg[1]_3\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0]_2\(4),
      Q => \SRL_SIG_reg[1]_3\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0]_2\(5),
      Q => \SRL_SIG_reg[1]_3\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0]_2\(6),
      Q => \SRL_SIG_reg[1]_3\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0]_2\(7),
      Q => \SRL_SIG_reg[1]_3\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0]_2\(8),
      Q => \SRL_SIG_reg[1]_3\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[0][15]_2\(0),
      D => \SRL_SIG_reg[0]_2\(9),
      Q => \SRL_SIG_reg[1]_3\(9),
      R => '0'
    );
\ap_return_1_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(0),
      O => \SRL_SIG_reg[0][0]_0\
    );
\ap_return_1_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(10),
      O => \SRL_SIG_reg[0][10]_0\
    );
\ap_return_1_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(11),
      O => \SRL_SIG_reg[0][11]_0\
    );
\ap_return_1_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(12),
      O => \SRL_SIG_reg[0][12]_0\
    );
\ap_return_1_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(13),
      O => \SRL_SIG_reg[0][13]_0\
    );
\ap_return_1_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(14),
      O => \SRL_SIG_reg[0][14]_0\
    );
\ap_return_1_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(15),
      O => \SRL_SIG_reg[0][15]_0\
    );
\ap_return_1_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(1),
      O => \SRL_SIG_reg[0][1]_0\
    );
\ap_return_1_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(2),
      O => \SRL_SIG_reg[0][2]_0\
    );
\ap_return_1_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(3),
      O => \SRL_SIG_reg[0][3]_0\
    );
\ap_return_1_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(4),
      O => \SRL_SIG_reg[0][4]_0\
    );
\ap_return_1_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(5),
      O => \SRL_SIG_reg[0][5]_0\
    );
\ap_return_1_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(6),
      O => \SRL_SIG_reg[0][6]_0\
    );
\ap_return_1_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(7),
      O => \SRL_SIG_reg[0][7]_0\
    );
\ap_return_1_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(8),
      O => \SRL_SIG_reg[0][8]_0\
    );
\ap_return_1_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_2\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_3\(9),
      O => \SRL_SIG_reg[0][9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_44 is
  port (
    shiftReg_ce : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    img_width_loc_i_channel_full_n : in STD_LOGIC;
    p_src_mat_rows_c_i_empty_n : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start : in STD_LOGIC;
    p_src_mat_cols_c_i_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_44 : entity is "colordetect_accel_fifo_w16_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_44 is
  signal \SRL_SIG_reg[0]_46\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_47\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^shiftreg_ce\ : STD_LOGIC;
begin
  shiftReg_ce <= \^shiftreg_ce\;
\SRL_SIG[0][15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => \SRL_SIG_reg[0][15]_0\,
      I1 => img_width_loc_i_channel_full_n,
      I2 => p_src_mat_rows_c_i_empty_n,
      I3 => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
      I4 => p_src_mat_cols_c_i_empty_n,
      I5 => ap_done_reg,
      O => \^shiftreg_ce\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_46\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_46\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(11),
      Q => \SRL_SIG_reg[0]_46\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(12),
      Q => \SRL_SIG_reg[0]_46\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(13),
      Q => \SRL_SIG_reg[0]_46\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(14),
      Q => \SRL_SIG_reg[0]_46\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(15),
      Q => \SRL_SIG_reg[0]_46\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_46\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_46\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_46\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_46\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_46\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_46\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_46\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_46\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_46\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_46\(0),
      Q => \SRL_SIG_reg[1]_47\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_46\(10),
      Q => \SRL_SIG_reg[1]_47\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_46\(11),
      Q => \SRL_SIG_reg[1]_47\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_46\(12),
      Q => \SRL_SIG_reg[1]_47\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_46\(13),
      Q => \SRL_SIG_reg[1]_47\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_46\(14),
      Q => \SRL_SIG_reg[1]_47\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_46\(15),
      Q => \SRL_SIG_reg[1]_47\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_46\(1),
      Q => \SRL_SIG_reg[1]_47\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_46\(2),
      Q => \SRL_SIG_reg[1]_47\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_46\(3),
      Q => \SRL_SIG_reg[1]_47\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_46\(4),
      Q => \SRL_SIG_reg[1]_47\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_46\(5),
      Q => \SRL_SIG_reg[1]_47\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_46\(6),
      Q => \SRL_SIG_reg[1]_47\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_46\(7),
      Q => \SRL_SIG_reg[1]_47\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_46\(8),
      Q => \SRL_SIG_reg[1]_47\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_46\(9),
      Q => \SRL_SIG_reg[1]_47\(9),
      R => '0'
    );
\p_reg_reg_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_46\(7),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_47\(7),
      O => B(7)
    );
\p_reg_reg_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_46\(6),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_47\(6),
      O => B(6)
    );
\p_reg_reg_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_46\(5),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_47\(5),
      O => B(5)
    );
\p_reg_reg_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_46\(4),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_47\(4),
      O => B(4)
    );
\p_reg_reg_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_46\(3),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_47\(3),
      O => B(3)
    );
\p_reg_reg_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_46\(2),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_47\(2),
      O => B(2)
    );
p_reg_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_46\(1),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_47\(1),
      O => B(1)
    );
\p_reg_reg_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_46\(0),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_47\(0),
      O => B(0)
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_46\(15),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_47\(15),
      O => B(15)
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_46\(14),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_47\(14),
      O => B(14)
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_46\(13),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_47\(13),
      O => B(13)
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_46\(12),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_47\(12),
      O => B(12)
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_46\(11),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_47\(11),
      O => B(11)
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_46\(10),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_47\(10),
      O => B(10)
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_46\(9),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_47\(9),
      O => B(9)
    );
\p_reg_reg_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_46\(8),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_47\(8),
      O => B(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_45 is
  port (
    shiftReg_ce : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_channel_write_img_height_loc_i_channel : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    p_src_mat_rows_c_i_empty_n : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start : in STD_LOGIC;
    p_src_mat_cols_c_i_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_45 : entity is "colordetect_accel_fifo_w16_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_45 is
  signal \SRL_SIG_reg[0]_44\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_45\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^shiftreg_ce\ : STD_LOGIC;
begin
  shiftReg_ce <= \^shiftreg_ce\;
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_img_height_loc_i_channel,
      I1 => \SRL_SIG_reg[0][15]_0\,
      I2 => p_src_mat_rows_c_i_empty_n,
      I3 => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
      I4 => p_src_mat_cols_c_i_empty_n,
      I5 => ap_done_reg,
      O => \^shiftreg_ce\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_44\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_44\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(11),
      Q => \SRL_SIG_reg[0]_44\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(12),
      Q => \SRL_SIG_reg[0]_44\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(13),
      Q => \SRL_SIG_reg[0]_44\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(14),
      Q => \SRL_SIG_reg[0]_44\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(15),
      Q => \SRL_SIG_reg[0]_44\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_44\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_44\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_44\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_44\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_44\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_44\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_44\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_44\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_44\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_44\(0),
      Q => \SRL_SIG_reg[1]_45\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_44\(10),
      Q => \SRL_SIG_reg[1]_45\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_44\(11),
      Q => \SRL_SIG_reg[1]_45\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_44\(12),
      Q => \SRL_SIG_reg[1]_45\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_44\(13),
      Q => \SRL_SIG_reg[1]_45\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_44\(14),
      Q => \SRL_SIG_reg[1]_45\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_44\(15),
      Q => \SRL_SIG_reg[1]_45\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_44\(1),
      Q => \SRL_SIG_reg[1]_45\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_44\(2),
      Q => \SRL_SIG_reg[1]_45\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_44\(3),
      Q => \SRL_SIG_reg[1]_45\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_44\(4),
      Q => \SRL_SIG_reg[1]_45\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_44\(5),
      Q => \SRL_SIG_reg[1]_45\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_44\(6),
      Q => \SRL_SIG_reg[1]_45\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_44\(7),
      Q => \SRL_SIG_reg[1]_45\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_44\(8),
      Q => \SRL_SIG_reg[1]_45\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^shiftreg_ce\,
      D => \SRL_SIG_reg[0]_44\(9),
      Q => \SRL_SIG_reg[1]_45\(9),
      R => '0'
    );
\p_reg_reg_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_44\(15),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_45\(15),
      O => A(15)
    );
\p_reg_reg_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_44\(14),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_45\(14),
      O => A(14)
    );
\p_reg_reg_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_44\(13),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_45\(13),
      O => A(13)
    );
\p_reg_reg_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_44\(12),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_45\(12),
      O => A(12)
    );
\p_reg_reg_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_44\(11),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_45\(11),
      O => A(11)
    );
\p_reg_reg_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_44\(10),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_45\(10),
      O => A(10)
    );
\p_reg_reg_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_44\(9),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_45\(9),
      O => A(9)
    );
\p_reg_reg_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_44\(8),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_45\(8),
      O => A(8)
    );
\p_reg_reg_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_44\(7),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_45\(7),
      O => A(7)
    );
\p_reg_reg_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_44\(6),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_45\(6),
      O => A(6)
    );
\p_reg_reg_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_44\(5),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_45\(5),
      O => A(5)
    );
\p_reg_reg_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_44\(4),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_45\(4),
      O => A(4)
    );
\p_reg_reg_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_44\(3),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_45\(3),
      O => A(3)
    );
\p_reg_reg_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_44\(2),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_45\(2),
      O => A(2)
    );
\p_reg_reg_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_44\(1),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_45\(1),
      O => A(1)
    );
p_reg_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_44\(0),
      I1 => p_reg_reg,
      I2 => p_reg_reg_0,
      I3 => \SRL_SIG_reg[1]_45\(0),
      O => A(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg is
  port (
    rgb2hsv_data_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    icmp_ln56_1_fu_294_p2_carry_i_4 : in STD_LOGIC;
    icmp_ln890_1_fu_327_p2_carry_i_14 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
icmp_ln56_2_fu_316_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(14)
    );
icmp_ln56_2_fu_316_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(13)
    );
icmp_ln56_2_fu_316_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(12)
    );
icmp_ln56_2_fu_316_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(11)
    );
icmp_ln56_2_fu_316_p2_carry_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(10)
    );
icmp_ln56_2_fu_316_p2_carry_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(9)
    );
icmp_ln56_2_fu_316_p2_carry_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(8)
    );
icmp_ln56_2_fu_316_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(15)
    );
icmp_ln56_3_fu_338_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(22)
    );
icmp_ln56_3_fu_338_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(21)
    );
icmp_ln56_3_fu_338_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(20)
    );
icmp_ln56_3_fu_338_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(19)
    );
icmp_ln56_3_fu_338_p2_carry_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(18)
    );
icmp_ln56_3_fu_338_p2_carry_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(17)
    );
icmp_ln56_3_fu_338_p2_carry_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(16)
    );
icmp_ln56_3_fu_338_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(23)
    );
icmp_ln56_fu_283_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(6)
    );
icmp_ln56_fu_283_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(5)
    );
icmp_ln56_fu_283_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(4)
    );
icmp_ln56_fu_283_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(3)
    );
icmp_ln56_fu_283_p2_carry_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(2)
    );
icmp_ln56_fu_283_p2_carry_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(1)
    );
icmp_ln56_fu_283_p2_carry_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(0)
    );
icmp_ln56_fu_283_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_14,
      O => rgb2hsv_data_dout(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg_9 is
  port (
    imgInput_data_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \b_V_reg_677_reg[0]\ : in STD_LOGIC;
    \b_V_reg_677_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg_9 : entity is "colordetect_accel_fifo_w24_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg_9 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\b_V_reg_677[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(0)
    );
\b_V_reg_677[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(1)
    );
\b_V_reg_677[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(2)
    );
\b_V_reg_677[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(3)
    );
\b_V_reg_677[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(4)
    );
\b_V_reg_677[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(5)
    );
\b_V_reg_677[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(6)
    );
\b_V_reg_677[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(7)
    );
\g_V_reg_684[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(8)
    );
\g_V_reg_684[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(9)
    );
\g_V_reg_684[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(10)
    );
\g_V_reg_684[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(11)
    );
\g_V_reg_684[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(12)
    );
\g_V_reg_684[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(13)
    );
\g_V_reg_684[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(14)
    );
\g_V_reg_684[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(15)
    );
\r_V_reg_690[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(16)
    );
\r_V_reg_690[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(17)
    );
\r_V_reg_690[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(18)
    );
\r_V_reg_690[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(19)
    );
\r_V_reg_690[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(20)
    );
\r_V_reg_690[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(21)
    );
\r_V_reg_690[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(22)
    );
\r_V_reg_690[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \b_V_reg_677_reg[0]\,
      I3 => \b_V_reg_677_reg[0]_0\,
      O => imgInput_data_dout(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_1\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\rows_reg_185[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(0)
    );
\rows_reg_185[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(10)
    );
\rows_reg_185[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(11)
    );
\rows_reg_185[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(12)
    );
\rows_reg_185[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(13)
    );
\rows_reg_185[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(14)
    );
\rows_reg_185[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(15)
    );
\rows_reg_185[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(16)
    );
\rows_reg_185[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(17)
    );
\rows_reg_185[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(18)
    );
\rows_reg_185[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(19)
    );
\rows_reg_185[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(1)
    );
\rows_reg_185[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(20)
    );
\rows_reg_185[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(21)
    );
\rows_reg_185[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(22)
    );
\rows_reg_185[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(23)
    );
\rows_reg_185[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(24)
    );
\rows_reg_185[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(25),
      I1 => \SRL_SIG_reg[0]_0\(25),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(25)
    );
\rows_reg_185[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(26)
    );
\rows_reg_185[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(27),
      I1 => \SRL_SIG_reg[0]_0\(27),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(27)
    );
\rows_reg_185[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(28)
    );
\rows_reg_185[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(29),
      I1 => \SRL_SIG_reg[0]_0\(29),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(29)
    );
\rows_reg_185[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(2)
    );
\rows_reg_185[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(30),
      I1 => \SRL_SIG_reg[0]_0\(30),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(30)
    );
\rows_reg_185[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(31),
      I1 => \SRL_SIG_reg[0]_0\(31),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(31)
    );
\rows_reg_185[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(3)
    );
\rows_reg_185[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(4)
    );
\rows_reg_185[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(5)
    );
\rows_reg_185[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(6)
    );
\rows_reg_185[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(7)
    );
\rows_reg_185[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(8)
    );
\rows_reg_185[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_10 : entity is "colordetect_accel_fifo_w32_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_10 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => \SRL_SIG_reg[1][0]_1\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\cols_reg_190[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(0)
    );
\cols_reg_190[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(10)
    );
\cols_reg_190[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(11)
    );
\cols_reg_190[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(12)
    );
\cols_reg_190[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(13)
    );
\cols_reg_190[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(14)
    );
\cols_reg_190[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(15)
    );
\cols_reg_190[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(16)
    );
\cols_reg_190[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(17)
    );
\cols_reg_190[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(18)
    );
\cols_reg_190[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(19)
    );
\cols_reg_190[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(1)
    );
\cols_reg_190[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(20)
    );
\cols_reg_190[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(21)
    );
\cols_reg_190[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(22)
    );
\cols_reg_190[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(23)
    );
\cols_reg_190[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(24)
    );
\cols_reg_190[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(25),
      I1 => \SRL_SIG_reg[0]_0\(25),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(25)
    );
\cols_reg_190[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(26)
    );
\cols_reg_190[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(27),
      I1 => \SRL_SIG_reg[0]_0\(27),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(27)
    );
\cols_reg_190[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(28)
    );
\cols_reg_190[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(29),
      I1 => \SRL_SIG_reg[0]_0\(29),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(29)
    );
\cols_reg_190[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(2)
    );
\cols_reg_190[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(30),
      I1 => \SRL_SIG_reg[0]_0\(30),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(30)
    );
\cols_reg_190[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(31),
      I1 => \SRL_SIG_reg[0]_0\(31),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(31)
    );
\cols_reg_190[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(3)
    );
\cols_reg_190[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(4)
    );
\cols_reg_190[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(5)
    );
\cols_reg_190[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(6)
    );
\cols_reg_190[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(7)
    );
\cols_reg_190[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(8)
    );
\cols_reg_190[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_11 is
  port (
    imgInput_cols_c12_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read : in STD_LOGIC;
    p : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_11 : entity is "colordetect_accel_fifo_w32_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_11 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
mul_ln73_reg_663_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(31),
      I1 => \SRL_SIG_reg[0]_0\(31),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(31)
    );
mul_ln73_reg_663_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(22)
    );
mul_ln73_reg_663_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(21)
    );
mul_ln73_reg_663_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(20)
    );
mul_ln73_reg_663_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(19)
    );
mul_ln73_reg_663_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(18)
    );
mul_ln73_reg_663_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(17)
    );
mul_ln73_reg_663_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(30),
      I1 => \SRL_SIG_reg[0]_0\(30),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(30)
    );
mul_ln73_reg_663_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(29),
      I1 => \SRL_SIG_reg[0]_0\(29),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(29)
    );
mul_ln73_reg_663_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(28)
    );
mul_ln73_reg_663_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(27),
      I1 => \SRL_SIG_reg[0]_0\(27),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(27)
    );
mul_ln73_reg_663_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(26)
    );
mul_ln73_reg_663_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(25),
      I1 => \SRL_SIG_reg[0]_0\(25),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(25)
    );
mul_ln73_reg_663_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(24)
    );
mul_ln73_reg_663_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(23)
    );
p_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(16)
    );
p_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(15)
    );
p_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(14)
    );
p_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(13)
    );
p_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(12)
    );
p_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(11)
    );
p_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(10)
    );
p_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(9)
    );
p_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(8)
    );
p_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(7)
    );
p_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(6)
    );
p_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(5)
    );
p_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(4)
    );
p_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(3)
    );
p_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(2)
    );
p_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(1)
    );
p_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => p,
      I3 => p_0,
      O => imgInput_cols_c12_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_8 is
  port (
    imgInput_rows_c11_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read : in STD_LOGIC;
    \p__0\ : in STD_LOGIC;
    \p__0_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_8 : entity is "colordetect_accel_fifo_w32_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_8 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\p__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(16),
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(16)
    );
\p__0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(7)
    );
\p__0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(6)
    );
\p__0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(5)
    );
\p__0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(4)
    );
\p__0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(3)
    );
\p__0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(2)
    );
\p__0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(1)
    );
\p__0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(0)
    );
\p__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(15)
    );
\p__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(14)
    );
\p__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(13)
    );
\p__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(12)
    );
\p__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(11)
    );
\p__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(10)
    );
\p__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(9)
    );
\p__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(8)
    );
p_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(31),
      I1 => \SRL_SIG_reg[0]_0\(31),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(31)
    );
p_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(22),
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(22)
    );
p_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(21),
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(21)
    );
p_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(20),
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(20)
    );
p_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(19),
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(19)
    );
p_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(18),
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(18)
    );
p_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(17),
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(17)
    );
p_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(30),
      I1 => \SRL_SIG_reg[0]_0\(30),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(30)
    );
p_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(29),
      I1 => \SRL_SIG_reg[0]_0\(29),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(29)
    );
p_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(28),
      I1 => \SRL_SIG_reg[0]_0\(28),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(28)
    );
p_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(27),
      I1 => \SRL_SIG_reg[0]_0\(27),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(27)
    );
p_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(26),
      I1 => \SRL_SIG_reg[0]_0\(26),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(26)
    );
p_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(25),
      I1 => \SRL_SIG_reg[0]_0\(25),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(25)
    );
p_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(24),
      I1 => \SRL_SIG_reg[0]_0\(24),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(24)
    );
p_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(23),
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \p__0\,
      I3 => \p__0_0\,
      O => imgInput_rows_c11_dout(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3\ : label is "soft_lutpair552";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]\,
      I1 => \SRL_SIG_reg[0][0]_0\,
      O => shiftReg_ce_0
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg_7 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg_7 : entity is "colordetect_accel_fifo_w32_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg_7 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__0\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__0\ : label is "soft_lutpair550";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]\,
      I1 => \SRL_SIG_reg[0][0]_0\,
      O => shiftReg_ce_0
    );
\SRL_SIG_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rows_reg_210_reg[0]\ : in STD_LOGIC;
    \rows_reg_210_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][0]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][16]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][16]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][16]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][17]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][17]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][17]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][18]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][18]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][18]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][19]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][19]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][19]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][20]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][20]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][20]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][21]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][21]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][21]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][22]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][22]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][22]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][23]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][23]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][23]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][24]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][24]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][24]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][25]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][25]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][25]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][26]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][26]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][26]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][27]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][27]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][27]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][28]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][28]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][28]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][29]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][29]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][29]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][30]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][30]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][30]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][31]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][31]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][31]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\imgHelper1_rows_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][9]_srl5 ";
begin
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rows_reg_210_reg[0]\,
      I1 => \rows_reg_210_reg[0]_0\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[4][0]_srl5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_shiftReg_12 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    imgHelper1_cols_c_full_n : in STD_LOGIC;
    \cols_reg_215_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_shiftReg_12 : entity is "colordetect_accel_fifo_w32_d5_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_shiftReg_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_shiftReg_12 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][0]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][16]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][16]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][16]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][17]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][17]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][17]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][18]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][18]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][18]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][19]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][19]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][19]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][20]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][20]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][20]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][21]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][21]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][21]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][22]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][22]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][22]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][23]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][23]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][23]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][24]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][24]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][24]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][25]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][25]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][25]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][26]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][26]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][26]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][27]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][27]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][27]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][28]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][28]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][28]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][29]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][29]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][29]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][30]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][30]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][30]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][31]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][31]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][31]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\imgHelper1_cols_c_U/U_colordetect_accel_fifo_w32_d5_S_ram/SRL_SIG_reg[4][9]_srl5 ";
begin
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => imgHelper1_cols_c_full_n,
      I1 => \cols_reg_215_reg[0]\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[4][0]_srl5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_shiftReg is
  port (
    \SRL_SIG_reg[0][63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_4\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \SRL_SIG_reg[1]_5\ : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(0),
      Q => \SRL_SIG_reg[0]_4\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(10),
      Q => \SRL_SIG_reg[0]_4\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(11),
      Q => \SRL_SIG_reg[0]_4\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(12),
      Q => \SRL_SIG_reg[0]_4\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(13),
      Q => \SRL_SIG_reg[0]_4\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(14),
      Q => \SRL_SIG_reg[0]_4\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(15),
      Q => \SRL_SIG_reg[0]_4\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(16),
      Q => \SRL_SIG_reg[0]_4\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(17),
      Q => \SRL_SIG_reg[0]_4\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(18),
      Q => \SRL_SIG_reg[0]_4\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(19),
      Q => \SRL_SIG_reg[0]_4\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(1),
      Q => \SRL_SIG_reg[0]_4\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(20),
      Q => \SRL_SIG_reg[0]_4\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(21),
      Q => \SRL_SIG_reg[0]_4\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(22),
      Q => \SRL_SIG_reg[0]_4\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(23),
      Q => \SRL_SIG_reg[0]_4\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(24),
      Q => \SRL_SIG_reg[0]_4\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(25),
      Q => \SRL_SIG_reg[0]_4\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(26),
      Q => \SRL_SIG_reg[0]_4\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(27),
      Q => \SRL_SIG_reg[0]_4\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(28),
      Q => \SRL_SIG_reg[0]_4\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(29),
      Q => \SRL_SIG_reg[0]_4\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(2),
      Q => \SRL_SIG_reg[0]_4\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(30),
      Q => \SRL_SIG_reg[0]_4\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(31),
      Q => \SRL_SIG_reg[0]_4\(31),
      R => '0'
    );
\SRL_SIG_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(32),
      Q => \SRL_SIG_reg[0]_4\(32),
      R => '0'
    );
\SRL_SIG_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(33),
      Q => \SRL_SIG_reg[0]_4\(33),
      R => '0'
    );
\SRL_SIG_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(34),
      Q => \SRL_SIG_reg[0]_4\(34),
      R => '0'
    );
\SRL_SIG_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(35),
      Q => \SRL_SIG_reg[0]_4\(35),
      R => '0'
    );
\SRL_SIG_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(36),
      Q => \SRL_SIG_reg[0]_4\(36),
      R => '0'
    );
\SRL_SIG_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(37),
      Q => \SRL_SIG_reg[0]_4\(37),
      R => '0'
    );
\SRL_SIG_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(38),
      Q => \SRL_SIG_reg[0]_4\(38),
      R => '0'
    );
\SRL_SIG_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(39),
      Q => \SRL_SIG_reg[0]_4\(39),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(3),
      Q => \SRL_SIG_reg[0]_4\(3),
      R => '0'
    );
\SRL_SIG_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(40),
      Q => \SRL_SIG_reg[0]_4\(40),
      R => '0'
    );
\SRL_SIG_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(41),
      Q => \SRL_SIG_reg[0]_4\(41),
      R => '0'
    );
\SRL_SIG_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(42),
      Q => \SRL_SIG_reg[0]_4\(42),
      R => '0'
    );
\SRL_SIG_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(43),
      Q => \SRL_SIG_reg[0]_4\(43),
      R => '0'
    );
\SRL_SIG_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(44),
      Q => \SRL_SIG_reg[0]_4\(44),
      R => '0'
    );
\SRL_SIG_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(45),
      Q => \SRL_SIG_reg[0]_4\(45),
      R => '0'
    );
\SRL_SIG_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(46),
      Q => \SRL_SIG_reg[0]_4\(46),
      R => '0'
    );
\SRL_SIG_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(47),
      Q => \SRL_SIG_reg[0]_4\(47),
      R => '0'
    );
\SRL_SIG_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(48),
      Q => \SRL_SIG_reg[0]_4\(48),
      R => '0'
    );
\SRL_SIG_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(49),
      Q => \SRL_SIG_reg[0]_4\(49),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(4),
      Q => \SRL_SIG_reg[0]_4\(4),
      R => '0'
    );
\SRL_SIG_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(50),
      Q => \SRL_SIG_reg[0]_4\(50),
      R => '0'
    );
\SRL_SIG_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(51),
      Q => \SRL_SIG_reg[0]_4\(51),
      R => '0'
    );
\SRL_SIG_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(52),
      Q => \SRL_SIG_reg[0]_4\(52),
      R => '0'
    );
\SRL_SIG_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(53),
      Q => \SRL_SIG_reg[0]_4\(53),
      R => '0'
    );
\SRL_SIG_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(54),
      Q => \SRL_SIG_reg[0]_4\(54),
      R => '0'
    );
\SRL_SIG_reg[0][55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(55),
      Q => \SRL_SIG_reg[0]_4\(55),
      R => '0'
    );
\SRL_SIG_reg[0][56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(56),
      Q => \SRL_SIG_reg[0]_4\(56),
      R => '0'
    );
\SRL_SIG_reg[0][57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(57),
      Q => \SRL_SIG_reg[0]_4\(57),
      R => '0'
    );
\SRL_SIG_reg[0][58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(58),
      Q => \SRL_SIG_reg[0]_4\(58),
      R => '0'
    );
\SRL_SIG_reg[0][59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(59),
      Q => \SRL_SIG_reg[0]_4\(59),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(5),
      Q => \SRL_SIG_reg[0]_4\(5),
      R => '0'
    );
\SRL_SIG_reg[0][60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(60),
      Q => \SRL_SIG_reg[0]_4\(60),
      R => '0'
    );
\SRL_SIG_reg[0][61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(61),
      Q => \SRL_SIG_reg[0]_4\(61),
      R => '0'
    );
\SRL_SIG_reg[0][62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(62),
      Q => \SRL_SIG_reg[0]_4\(62),
      R => '0'
    );
\SRL_SIG_reg[0][63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(63),
      Q => \SRL_SIG_reg[0]_4\(63),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(6),
      Q => \SRL_SIG_reg[0]_4\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(7),
      Q => \SRL_SIG_reg[0]_4\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(8),
      Q => \SRL_SIG_reg[0]_4\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(9),
      Q => \SRL_SIG_reg[0]_4\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(0),
      Q => \SRL_SIG_reg[1]_5\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(10),
      Q => \SRL_SIG_reg[1]_5\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(11),
      Q => \SRL_SIG_reg[1]_5\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(12),
      Q => \SRL_SIG_reg[1]_5\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(13),
      Q => \SRL_SIG_reg[1]_5\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(14),
      Q => \SRL_SIG_reg[1]_5\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(15),
      Q => \SRL_SIG_reg[1]_5\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(16),
      Q => \SRL_SIG_reg[1]_5\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(17),
      Q => \SRL_SIG_reg[1]_5\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(18),
      Q => \SRL_SIG_reg[1]_5\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(19),
      Q => \SRL_SIG_reg[1]_5\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(1),
      Q => \SRL_SIG_reg[1]_5\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(20),
      Q => \SRL_SIG_reg[1]_5\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(21),
      Q => \SRL_SIG_reg[1]_5\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(22),
      Q => \SRL_SIG_reg[1]_5\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(23),
      Q => \SRL_SIG_reg[1]_5\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(24),
      Q => \SRL_SIG_reg[1]_5\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(25),
      Q => \SRL_SIG_reg[1]_5\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(26),
      Q => \SRL_SIG_reg[1]_5\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(27),
      Q => \SRL_SIG_reg[1]_5\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(28),
      Q => \SRL_SIG_reg[1]_5\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(29),
      Q => \SRL_SIG_reg[1]_5\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(2),
      Q => \SRL_SIG_reg[1]_5\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(30),
      Q => \SRL_SIG_reg[1]_5\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(31),
      Q => \SRL_SIG_reg[1]_5\(31),
      R => '0'
    );
\SRL_SIG_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(32),
      Q => \SRL_SIG_reg[1]_5\(32),
      R => '0'
    );
\SRL_SIG_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(33),
      Q => \SRL_SIG_reg[1]_5\(33),
      R => '0'
    );
\SRL_SIG_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(34),
      Q => \SRL_SIG_reg[1]_5\(34),
      R => '0'
    );
\SRL_SIG_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(35),
      Q => \SRL_SIG_reg[1]_5\(35),
      R => '0'
    );
\SRL_SIG_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(36),
      Q => \SRL_SIG_reg[1]_5\(36),
      R => '0'
    );
\SRL_SIG_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(37),
      Q => \SRL_SIG_reg[1]_5\(37),
      R => '0'
    );
\SRL_SIG_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(38),
      Q => \SRL_SIG_reg[1]_5\(38),
      R => '0'
    );
\SRL_SIG_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(39),
      Q => \SRL_SIG_reg[1]_5\(39),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(3),
      Q => \SRL_SIG_reg[1]_5\(3),
      R => '0'
    );
\SRL_SIG_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(40),
      Q => \SRL_SIG_reg[1]_5\(40),
      R => '0'
    );
\SRL_SIG_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(41),
      Q => \SRL_SIG_reg[1]_5\(41),
      R => '0'
    );
\SRL_SIG_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(42),
      Q => \SRL_SIG_reg[1]_5\(42),
      R => '0'
    );
\SRL_SIG_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(43),
      Q => \SRL_SIG_reg[1]_5\(43),
      R => '0'
    );
\SRL_SIG_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(44),
      Q => \SRL_SIG_reg[1]_5\(44),
      R => '0'
    );
\SRL_SIG_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(45),
      Q => \SRL_SIG_reg[1]_5\(45),
      R => '0'
    );
\SRL_SIG_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(46),
      Q => \SRL_SIG_reg[1]_5\(46),
      R => '0'
    );
\SRL_SIG_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(47),
      Q => \SRL_SIG_reg[1]_5\(47),
      R => '0'
    );
\SRL_SIG_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(48),
      Q => \SRL_SIG_reg[1]_5\(48),
      R => '0'
    );
\SRL_SIG_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(49),
      Q => \SRL_SIG_reg[1]_5\(49),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(4),
      Q => \SRL_SIG_reg[1]_5\(4),
      R => '0'
    );
\SRL_SIG_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(50),
      Q => \SRL_SIG_reg[1]_5\(50),
      R => '0'
    );
\SRL_SIG_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(51),
      Q => \SRL_SIG_reg[1]_5\(51),
      R => '0'
    );
\SRL_SIG_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(52),
      Q => \SRL_SIG_reg[1]_5\(52),
      R => '0'
    );
\SRL_SIG_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(53),
      Q => \SRL_SIG_reg[1]_5\(53),
      R => '0'
    );
\SRL_SIG_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(54),
      Q => \SRL_SIG_reg[1]_5\(54),
      R => '0'
    );
\SRL_SIG_reg[1][55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(55),
      Q => \SRL_SIG_reg[1]_5\(55),
      R => '0'
    );
\SRL_SIG_reg[1][56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(56),
      Q => \SRL_SIG_reg[1]_5\(56),
      R => '0'
    );
\SRL_SIG_reg[1][57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(57),
      Q => \SRL_SIG_reg[1]_5\(57),
      R => '0'
    );
\SRL_SIG_reg[1][58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(58),
      Q => \SRL_SIG_reg[1]_5\(58),
      R => '0'
    );
\SRL_SIG_reg[1][59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(59),
      Q => \SRL_SIG_reg[1]_5\(59),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(5),
      Q => \SRL_SIG_reg[1]_5\(5),
      R => '0'
    );
\SRL_SIG_reg[1][60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(60),
      Q => \SRL_SIG_reg[1]_5\(60),
      R => '0'
    );
\SRL_SIG_reg[1][61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(61),
      Q => \SRL_SIG_reg[1]_5\(61),
      R => '0'
    );
\SRL_SIG_reg[1][62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(62),
      Q => \SRL_SIG_reg[1]_5\(62),
      R => '0'
    );
\SRL_SIG_reg[1][63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(63),
      Q => \SRL_SIG_reg[1]_5\(63),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(6),
      Q => \SRL_SIG_reg[1]_5\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(7),
      Q => \SRL_SIG_reg[1]_5\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(8),
      Q => \SRL_SIG_reg[1]_5\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_4\(9),
      Q => \SRL_SIG_reg[1]_5\(9),
      R => '0'
    );
\low_thresh_read_reg_725[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(0),
      O => \SRL_SIG_reg[0][63]_0\(0)
    );
\low_thresh_read_reg_725[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(10),
      O => \SRL_SIG_reg[0][63]_0\(10)
    );
\low_thresh_read_reg_725[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(11),
      O => \SRL_SIG_reg[0][63]_0\(11)
    );
\low_thresh_read_reg_725[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(12),
      O => \SRL_SIG_reg[0][63]_0\(12)
    );
\low_thresh_read_reg_725[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(13),
      O => \SRL_SIG_reg[0][63]_0\(13)
    );
\low_thresh_read_reg_725[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(14),
      O => \SRL_SIG_reg[0][63]_0\(14)
    );
\low_thresh_read_reg_725[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(15),
      O => \SRL_SIG_reg[0][63]_0\(15)
    );
\low_thresh_read_reg_725[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(16),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(16),
      O => \SRL_SIG_reg[0][63]_0\(16)
    );
\low_thresh_read_reg_725[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(17),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(17),
      O => \SRL_SIG_reg[0][63]_0\(17)
    );
\low_thresh_read_reg_725[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(18),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(18),
      O => \SRL_SIG_reg[0][63]_0\(18)
    );
\low_thresh_read_reg_725[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(19),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(19),
      O => \SRL_SIG_reg[0][63]_0\(19)
    );
\low_thresh_read_reg_725[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(1),
      O => \SRL_SIG_reg[0][63]_0\(1)
    );
\low_thresh_read_reg_725[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(20),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(20),
      O => \SRL_SIG_reg[0][63]_0\(20)
    );
\low_thresh_read_reg_725[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(21),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(21),
      O => \SRL_SIG_reg[0][63]_0\(21)
    );
\low_thresh_read_reg_725[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(22),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(22),
      O => \SRL_SIG_reg[0][63]_0\(22)
    );
\low_thresh_read_reg_725[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(23),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(23),
      O => \SRL_SIG_reg[0][63]_0\(23)
    );
\low_thresh_read_reg_725[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(24),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(24),
      O => \SRL_SIG_reg[0][63]_0\(24)
    );
\low_thresh_read_reg_725[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(25),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(25),
      O => \SRL_SIG_reg[0][63]_0\(25)
    );
\low_thresh_read_reg_725[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(26),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(26),
      O => \SRL_SIG_reg[0][63]_0\(26)
    );
\low_thresh_read_reg_725[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(27),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(27),
      O => \SRL_SIG_reg[0][63]_0\(27)
    );
\low_thresh_read_reg_725[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(28),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(28),
      O => \SRL_SIG_reg[0][63]_0\(28)
    );
\low_thresh_read_reg_725[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(29),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(29),
      O => \SRL_SIG_reg[0][63]_0\(29)
    );
\low_thresh_read_reg_725[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(2),
      O => \SRL_SIG_reg[0][63]_0\(2)
    );
\low_thresh_read_reg_725[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(30),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(30),
      O => \SRL_SIG_reg[0][63]_0\(30)
    );
\low_thresh_read_reg_725[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(31),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(31),
      O => \SRL_SIG_reg[0][63]_0\(31)
    );
\low_thresh_read_reg_725[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(32),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(32),
      O => \SRL_SIG_reg[0][63]_0\(32)
    );
\low_thresh_read_reg_725[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(33),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(33),
      O => \SRL_SIG_reg[0][63]_0\(33)
    );
\low_thresh_read_reg_725[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(34),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(34),
      O => \SRL_SIG_reg[0][63]_0\(34)
    );
\low_thresh_read_reg_725[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(35),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(35),
      O => \SRL_SIG_reg[0][63]_0\(35)
    );
\low_thresh_read_reg_725[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(36),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(36),
      O => \SRL_SIG_reg[0][63]_0\(36)
    );
\low_thresh_read_reg_725[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(37),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(37),
      O => \SRL_SIG_reg[0][63]_0\(37)
    );
\low_thresh_read_reg_725[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(38),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(38),
      O => \SRL_SIG_reg[0][63]_0\(38)
    );
\low_thresh_read_reg_725[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(39),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(39),
      O => \SRL_SIG_reg[0][63]_0\(39)
    );
\low_thresh_read_reg_725[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(3),
      O => \SRL_SIG_reg[0][63]_0\(3)
    );
\low_thresh_read_reg_725[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(40),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(40),
      O => \SRL_SIG_reg[0][63]_0\(40)
    );
\low_thresh_read_reg_725[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(41),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(41),
      O => \SRL_SIG_reg[0][63]_0\(41)
    );
\low_thresh_read_reg_725[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(42),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(42),
      O => \SRL_SIG_reg[0][63]_0\(42)
    );
\low_thresh_read_reg_725[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(43),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(43),
      O => \SRL_SIG_reg[0][63]_0\(43)
    );
\low_thresh_read_reg_725[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(44),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(44),
      O => \SRL_SIG_reg[0][63]_0\(44)
    );
\low_thresh_read_reg_725[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(45),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(45),
      O => \SRL_SIG_reg[0][63]_0\(45)
    );
\low_thresh_read_reg_725[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(46),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(46),
      O => \SRL_SIG_reg[0][63]_0\(46)
    );
\low_thresh_read_reg_725[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(47),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(47),
      O => \SRL_SIG_reg[0][63]_0\(47)
    );
\low_thresh_read_reg_725[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(48),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(48),
      O => \SRL_SIG_reg[0][63]_0\(48)
    );
\low_thresh_read_reg_725[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(49),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(49),
      O => \SRL_SIG_reg[0][63]_0\(49)
    );
\low_thresh_read_reg_725[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(4),
      O => \SRL_SIG_reg[0][63]_0\(4)
    );
\low_thresh_read_reg_725[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(50),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(50),
      O => \SRL_SIG_reg[0][63]_0\(50)
    );
\low_thresh_read_reg_725[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(51),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(51),
      O => \SRL_SIG_reg[0][63]_0\(51)
    );
\low_thresh_read_reg_725[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(52),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(52),
      O => \SRL_SIG_reg[0][63]_0\(52)
    );
\low_thresh_read_reg_725[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(53),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(53),
      O => \SRL_SIG_reg[0][63]_0\(53)
    );
\low_thresh_read_reg_725[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(54),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(54),
      O => \SRL_SIG_reg[0][63]_0\(54)
    );
\low_thresh_read_reg_725[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(55),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(55),
      O => \SRL_SIG_reg[0][63]_0\(55)
    );
\low_thresh_read_reg_725[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(56),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(56),
      O => \SRL_SIG_reg[0][63]_0\(56)
    );
\low_thresh_read_reg_725[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(57),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(57),
      O => \SRL_SIG_reg[0][63]_0\(57)
    );
\low_thresh_read_reg_725[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(58),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(58),
      O => \SRL_SIG_reg[0][63]_0\(58)
    );
\low_thresh_read_reg_725[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(59),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(59),
      O => \SRL_SIG_reg[0][63]_0\(59)
    );
\low_thresh_read_reg_725[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(5),
      O => \SRL_SIG_reg[0][63]_0\(5)
    );
\low_thresh_read_reg_725[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(60),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(60),
      O => \SRL_SIG_reg[0][63]_0\(60)
    );
\low_thresh_read_reg_725[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(61),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(61),
      O => \SRL_SIG_reg[0][63]_0\(61)
    );
\low_thresh_read_reg_725[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(62),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(62),
      O => \SRL_SIG_reg[0][63]_0\(62)
    );
\low_thresh_read_reg_725[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(63),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(63),
      O => \SRL_SIG_reg[0][63]_0\(63)
    );
\low_thresh_read_reg_725[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(6),
      O => \SRL_SIG_reg[0][63]_0\(6)
    );
\low_thresh_read_reg_725[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(7),
      O => \SRL_SIG_reg[0][63]_0\(7)
    );
\low_thresh_read_reg_725[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(8),
      O => \SRL_SIG_reg[0][63]_0\(8)
    );
\low_thresh_read_reg_725[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_4\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_5\(9),
      O => \SRL_SIG_reg[0][63]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_shiftReg_46 is
  port (
    internal_full_n_reg : out STD_LOGIC;
    \SRL_SIG_reg[0][63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    high_thresh_c_i_full_n : in STD_LOGIC;
    rgb2hsv_cols_c_empty_n : in STD_LOGIC;
    high_thresh_c_empty_n : in STD_LOGIC;
    rgb2hsv_rows_c_empty_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_shiftReg_46 : entity is "colordetect_accel_fifo_w64_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_shiftReg_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_shiftReg_46 is
  signal \SRL_SIG_reg[0]_6\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \SRL_SIG_reg[1]_7\ : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
\SRL_SIG[0][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => high_thresh_c_i_full_n,
      I1 => rgb2hsv_cols_c_empty_n,
      I2 => high_thresh_c_empty_n,
      I3 => rgb2hsv_rows_c_empty_n,
      I4 => start_once_reg_reg,
      O => internal_full_n_reg
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(0),
      Q => \SRL_SIG_reg[0]_6\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(10),
      Q => \SRL_SIG_reg[0]_6\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(11),
      Q => \SRL_SIG_reg[0]_6\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(12),
      Q => \SRL_SIG_reg[0]_6\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(13),
      Q => \SRL_SIG_reg[0]_6\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(14),
      Q => \SRL_SIG_reg[0]_6\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(15),
      Q => \SRL_SIG_reg[0]_6\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(16),
      Q => \SRL_SIG_reg[0]_6\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(17),
      Q => \SRL_SIG_reg[0]_6\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(18),
      Q => \SRL_SIG_reg[0]_6\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(19),
      Q => \SRL_SIG_reg[0]_6\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(1),
      Q => \SRL_SIG_reg[0]_6\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(20),
      Q => \SRL_SIG_reg[0]_6\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(21),
      Q => \SRL_SIG_reg[0]_6\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(22),
      Q => \SRL_SIG_reg[0]_6\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(23),
      Q => \SRL_SIG_reg[0]_6\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(24),
      Q => \SRL_SIG_reg[0]_6\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(25),
      Q => \SRL_SIG_reg[0]_6\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(26),
      Q => \SRL_SIG_reg[0]_6\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(27),
      Q => \SRL_SIG_reg[0]_6\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(28),
      Q => \SRL_SIG_reg[0]_6\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(29),
      Q => \SRL_SIG_reg[0]_6\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(2),
      Q => \SRL_SIG_reg[0]_6\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(30),
      Q => \SRL_SIG_reg[0]_6\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(31),
      Q => \SRL_SIG_reg[0]_6\(31),
      R => '0'
    );
\SRL_SIG_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(32),
      Q => \SRL_SIG_reg[0]_6\(32),
      R => '0'
    );
\SRL_SIG_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(33),
      Q => \SRL_SIG_reg[0]_6\(33),
      R => '0'
    );
\SRL_SIG_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(34),
      Q => \SRL_SIG_reg[0]_6\(34),
      R => '0'
    );
\SRL_SIG_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(35),
      Q => \SRL_SIG_reg[0]_6\(35),
      R => '0'
    );
\SRL_SIG_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(36),
      Q => \SRL_SIG_reg[0]_6\(36),
      R => '0'
    );
\SRL_SIG_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(37),
      Q => \SRL_SIG_reg[0]_6\(37),
      R => '0'
    );
\SRL_SIG_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(38),
      Q => \SRL_SIG_reg[0]_6\(38),
      R => '0'
    );
\SRL_SIG_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(39),
      Q => \SRL_SIG_reg[0]_6\(39),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(3),
      Q => \SRL_SIG_reg[0]_6\(3),
      R => '0'
    );
\SRL_SIG_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(40),
      Q => \SRL_SIG_reg[0]_6\(40),
      R => '0'
    );
\SRL_SIG_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(41),
      Q => \SRL_SIG_reg[0]_6\(41),
      R => '0'
    );
\SRL_SIG_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(42),
      Q => \SRL_SIG_reg[0]_6\(42),
      R => '0'
    );
\SRL_SIG_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(43),
      Q => \SRL_SIG_reg[0]_6\(43),
      R => '0'
    );
\SRL_SIG_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(44),
      Q => \SRL_SIG_reg[0]_6\(44),
      R => '0'
    );
\SRL_SIG_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(45),
      Q => \SRL_SIG_reg[0]_6\(45),
      R => '0'
    );
\SRL_SIG_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(46),
      Q => \SRL_SIG_reg[0]_6\(46),
      R => '0'
    );
\SRL_SIG_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(47),
      Q => \SRL_SIG_reg[0]_6\(47),
      R => '0'
    );
\SRL_SIG_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(48),
      Q => \SRL_SIG_reg[0]_6\(48),
      R => '0'
    );
\SRL_SIG_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(49),
      Q => \SRL_SIG_reg[0]_6\(49),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(4),
      Q => \SRL_SIG_reg[0]_6\(4),
      R => '0'
    );
\SRL_SIG_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(50),
      Q => \SRL_SIG_reg[0]_6\(50),
      R => '0'
    );
\SRL_SIG_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(51),
      Q => \SRL_SIG_reg[0]_6\(51),
      R => '0'
    );
\SRL_SIG_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(52),
      Q => \SRL_SIG_reg[0]_6\(52),
      R => '0'
    );
\SRL_SIG_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(53),
      Q => \SRL_SIG_reg[0]_6\(53),
      R => '0'
    );
\SRL_SIG_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(54),
      Q => \SRL_SIG_reg[0]_6\(54),
      R => '0'
    );
\SRL_SIG_reg[0][55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(55),
      Q => \SRL_SIG_reg[0]_6\(55),
      R => '0'
    );
\SRL_SIG_reg[0][56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(56),
      Q => \SRL_SIG_reg[0]_6\(56),
      R => '0'
    );
\SRL_SIG_reg[0][57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(57),
      Q => \SRL_SIG_reg[0]_6\(57),
      R => '0'
    );
\SRL_SIG_reg[0][58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(58),
      Q => \SRL_SIG_reg[0]_6\(58),
      R => '0'
    );
\SRL_SIG_reg[0][59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(59),
      Q => \SRL_SIG_reg[0]_6\(59),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(5),
      Q => \SRL_SIG_reg[0]_6\(5),
      R => '0'
    );
\SRL_SIG_reg[0][60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(60),
      Q => \SRL_SIG_reg[0]_6\(60),
      R => '0'
    );
\SRL_SIG_reg[0][61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(61),
      Q => \SRL_SIG_reg[0]_6\(61),
      R => '0'
    );
\SRL_SIG_reg[0][62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(62),
      Q => \SRL_SIG_reg[0]_6\(62),
      R => '0'
    );
\SRL_SIG_reg[0][63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(63),
      Q => \SRL_SIG_reg[0]_6\(63),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(6),
      Q => \SRL_SIG_reg[0]_6\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(7),
      Q => \SRL_SIG_reg[0]_6\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(8),
      Q => \SRL_SIG_reg[0]_6\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][63]_1\(9),
      Q => \SRL_SIG_reg[0]_6\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(0),
      Q => \SRL_SIG_reg[1]_7\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(10),
      Q => \SRL_SIG_reg[1]_7\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(11),
      Q => \SRL_SIG_reg[1]_7\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(12),
      Q => \SRL_SIG_reg[1]_7\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(13),
      Q => \SRL_SIG_reg[1]_7\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(14),
      Q => \SRL_SIG_reg[1]_7\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(15),
      Q => \SRL_SIG_reg[1]_7\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(16),
      Q => \SRL_SIG_reg[1]_7\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(17),
      Q => \SRL_SIG_reg[1]_7\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(18),
      Q => \SRL_SIG_reg[1]_7\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(19),
      Q => \SRL_SIG_reg[1]_7\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(1),
      Q => \SRL_SIG_reg[1]_7\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(20),
      Q => \SRL_SIG_reg[1]_7\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(21),
      Q => \SRL_SIG_reg[1]_7\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(22),
      Q => \SRL_SIG_reg[1]_7\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(23),
      Q => \SRL_SIG_reg[1]_7\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(24),
      Q => \SRL_SIG_reg[1]_7\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(25),
      Q => \SRL_SIG_reg[1]_7\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(26),
      Q => \SRL_SIG_reg[1]_7\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(27),
      Q => \SRL_SIG_reg[1]_7\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(28),
      Q => \SRL_SIG_reg[1]_7\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(29),
      Q => \SRL_SIG_reg[1]_7\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(2),
      Q => \SRL_SIG_reg[1]_7\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(30),
      Q => \SRL_SIG_reg[1]_7\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(31),
      Q => \SRL_SIG_reg[1]_7\(31),
      R => '0'
    );
\SRL_SIG_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(32),
      Q => \SRL_SIG_reg[1]_7\(32),
      R => '0'
    );
\SRL_SIG_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(33),
      Q => \SRL_SIG_reg[1]_7\(33),
      R => '0'
    );
\SRL_SIG_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(34),
      Q => \SRL_SIG_reg[1]_7\(34),
      R => '0'
    );
\SRL_SIG_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(35),
      Q => \SRL_SIG_reg[1]_7\(35),
      R => '0'
    );
\SRL_SIG_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(36),
      Q => \SRL_SIG_reg[1]_7\(36),
      R => '0'
    );
\SRL_SIG_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(37),
      Q => \SRL_SIG_reg[1]_7\(37),
      R => '0'
    );
\SRL_SIG_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(38),
      Q => \SRL_SIG_reg[1]_7\(38),
      R => '0'
    );
\SRL_SIG_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(39),
      Q => \SRL_SIG_reg[1]_7\(39),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(3),
      Q => \SRL_SIG_reg[1]_7\(3),
      R => '0'
    );
\SRL_SIG_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(40),
      Q => \SRL_SIG_reg[1]_7\(40),
      R => '0'
    );
\SRL_SIG_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(41),
      Q => \SRL_SIG_reg[1]_7\(41),
      R => '0'
    );
\SRL_SIG_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(42),
      Q => \SRL_SIG_reg[1]_7\(42),
      R => '0'
    );
\SRL_SIG_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(43),
      Q => \SRL_SIG_reg[1]_7\(43),
      R => '0'
    );
\SRL_SIG_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(44),
      Q => \SRL_SIG_reg[1]_7\(44),
      R => '0'
    );
\SRL_SIG_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(45),
      Q => \SRL_SIG_reg[1]_7\(45),
      R => '0'
    );
\SRL_SIG_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(46),
      Q => \SRL_SIG_reg[1]_7\(46),
      R => '0'
    );
\SRL_SIG_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(47),
      Q => \SRL_SIG_reg[1]_7\(47),
      R => '0'
    );
\SRL_SIG_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(48),
      Q => \SRL_SIG_reg[1]_7\(48),
      R => '0'
    );
\SRL_SIG_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(49),
      Q => \SRL_SIG_reg[1]_7\(49),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(4),
      Q => \SRL_SIG_reg[1]_7\(4),
      R => '0'
    );
\SRL_SIG_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(50),
      Q => \SRL_SIG_reg[1]_7\(50),
      R => '0'
    );
\SRL_SIG_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(51),
      Q => \SRL_SIG_reg[1]_7\(51),
      R => '0'
    );
\SRL_SIG_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(52),
      Q => \SRL_SIG_reg[1]_7\(52),
      R => '0'
    );
\SRL_SIG_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(53),
      Q => \SRL_SIG_reg[1]_7\(53),
      R => '0'
    );
\SRL_SIG_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(54),
      Q => \SRL_SIG_reg[1]_7\(54),
      R => '0'
    );
\SRL_SIG_reg[1][55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(55),
      Q => \SRL_SIG_reg[1]_7\(55),
      R => '0'
    );
\SRL_SIG_reg[1][56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(56),
      Q => \SRL_SIG_reg[1]_7\(56),
      R => '0'
    );
\SRL_SIG_reg[1][57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(57),
      Q => \SRL_SIG_reg[1]_7\(57),
      R => '0'
    );
\SRL_SIG_reg[1][58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(58),
      Q => \SRL_SIG_reg[1]_7\(58),
      R => '0'
    );
\SRL_SIG_reg[1][59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(59),
      Q => \SRL_SIG_reg[1]_7\(59),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(5),
      Q => \SRL_SIG_reg[1]_7\(5),
      R => '0'
    );
\SRL_SIG_reg[1][60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(60),
      Q => \SRL_SIG_reg[1]_7\(60),
      R => '0'
    );
\SRL_SIG_reg[1][61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(61),
      Q => \SRL_SIG_reg[1]_7\(61),
      R => '0'
    );
\SRL_SIG_reg[1][62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(62),
      Q => \SRL_SIG_reg[1]_7\(62),
      R => '0'
    );
\SRL_SIG_reg[1][63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(63),
      Q => \SRL_SIG_reg[1]_7\(63),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(6),
      Q => \SRL_SIG_reg[1]_7\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(7),
      Q => \SRL_SIG_reg[1]_7\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(8),
      Q => \SRL_SIG_reg[1]_7\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_6\(9),
      Q => \SRL_SIG_reg[1]_7\(9),
      R => '0'
    );
\high_thresh_read_reg_732[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(0),
      O => \SRL_SIG_reg[0][63]_0\(0)
    );
\high_thresh_read_reg_732[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(10),
      O => \SRL_SIG_reg[0][63]_0\(10)
    );
\high_thresh_read_reg_732[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(11),
      O => \SRL_SIG_reg[0][63]_0\(11)
    );
\high_thresh_read_reg_732[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(12),
      O => \SRL_SIG_reg[0][63]_0\(12)
    );
\high_thresh_read_reg_732[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(13),
      O => \SRL_SIG_reg[0][63]_0\(13)
    );
\high_thresh_read_reg_732[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(14),
      O => \SRL_SIG_reg[0][63]_0\(14)
    );
\high_thresh_read_reg_732[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(15),
      O => \SRL_SIG_reg[0][63]_0\(15)
    );
\high_thresh_read_reg_732[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(16),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(16),
      O => \SRL_SIG_reg[0][63]_0\(16)
    );
\high_thresh_read_reg_732[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(17),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(17),
      O => \SRL_SIG_reg[0][63]_0\(17)
    );
\high_thresh_read_reg_732[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(18),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(18),
      O => \SRL_SIG_reg[0][63]_0\(18)
    );
\high_thresh_read_reg_732[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(19),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(19),
      O => \SRL_SIG_reg[0][63]_0\(19)
    );
\high_thresh_read_reg_732[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(1),
      O => \SRL_SIG_reg[0][63]_0\(1)
    );
\high_thresh_read_reg_732[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(20),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(20),
      O => \SRL_SIG_reg[0][63]_0\(20)
    );
\high_thresh_read_reg_732[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(21),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(21),
      O => \SRL_SIG_reg[0][63]_0\(21)
    );
\high_thresh_read_reg_732[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(22),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(22),
      O => \SRL_SIG_reg[0][63]_0\(22)
    );
\high_thresh_read_reg_732[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(23),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(23),
      O => \SRL_SIG_reg[0][63]_0\(23)
    );
\high_thresh_read_reg_732[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(24),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(24),
      O => \SRL_SIG_reg[0][63]_0\(24)
    );
\high_thresh_read_reg_732[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(25),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(25),
      O => \SRL_SIG_reg[0][63]_0\(25)
    );
\high_thresh_read_reg_732[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(26),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(26),
      O => \SRL_SIG_reg[0][63]_0\(26)
    );
\high_thresh_read_reg_732[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(27),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(27),
      O => \SRL_SIG_reg[0][63]_0\(27)
    );
\high_thresh_read_reg_732[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(28),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(28),
      O => \SRL_SIG_reg[0][63]_0\(28)
    );
\high_thresh_read_reg_732[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(29),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(29),
      O => \SRL_SIG_reg[0][63]_0\(29)
    );
\high_thresh_read_reg_732[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(2),
      O => \SRL_SIG_reg[0][63]_0\(2)
    );
\high_thresh_read_reg_732[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(30),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(30),
      O => \SRL_SIG_reg[0][63]_0\(30)
    );
\high_thresh_read_reg_732[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(31),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(31),
      O => \SRL_SIG_reg[0][63]_0\(31)
    );
\high_thresh_read_reg_732[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(32),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(32),
      O => \SRL_SIG_reg[0][63]_0\(32)
    );
\high_thresh_read_reg_732[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(33),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(33),
      O => \SRL_SIG_reg[0][63]_0\(33)
    );
\high_thresh_read_reg_732[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(34),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(34),
      O => \SRL_SIG_reg[0][63]_0\(34)
    );
\high_thresh_read_reg_732[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(35),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(35),
      O => \SRL_SIG_reg[0][63]_0\(35)
    );
\high_thresh_read_reg_732[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(36),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(36),
      O => \SRL_SIG_reg[0][63]_0\(36)
    );
\high_thresh_read_reg_732[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(37),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(37),
      O => \SRL_SIG_reg[0][63]_0\(37)
    );
\high_thresh_read_reg_732[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(38),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(38),
      O => \SRL_SIG_reg[0][63]_0\(38)
    );
\high_thresh_read_reg_732[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(39),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(39),
      O => \SRL_SIG_reg[0][63]_0\(39)
    );
\high_thresh_read_reg_732[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(3),
      O => \SRL_SIG_reg[0][63]_0\(3)
    );
\high_thresh_read_reg_732[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(40),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(40),
      O => \SRL_SIG_reg[0][63]_0\(40)
    );
\high_thresh_read_reg_732[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(41),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(41),
      O => \SRL_SIG_reg[0][63]_0\(41)
    );
\high_thresh_read_reg_732[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(42),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(42),
      O => \SRL_SIG_reg[0][63]_0\(42)
    );
\high_thresh_read_reg_732[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(43),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(43),
      O => \SRL_SIG_reg[0][63]_0\(43)
    );
\high_thresh_read_reg_732[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(44),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(44),
      O => \SRL_SIG_reg[0][63]_0\(44)
    );
\high_thresh_read_reg_732[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(45),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(45),
      O => \SRL_SIG_reg[0][63]_0\(45)
    );
\high_thresh_read_reg_732[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(46),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(46),
      O => \SRL_SIG_reg[0][63]_0\(46)
    );
\high_thresh_read_reg_732[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(47),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(47),
      O => \SRL_SIG_reg[0][63]_0\(47)
    );
\high_thresh_read_reg_732[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(48),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(48),
      O => \SRL_SIG_reg[0][63]_0\(48)
    );
\high_thresh_read_reg_732[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(49),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(49),
      O => \SRL_SIG_reg[0][63]_0\(49)
    );
\high_thresh_read_reg_732[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(4),
      O => \SRL_SIG_reg[0][63]_0\(4)
    );
\high_thresh_read_reg_732[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(50),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(50),
      O => \SRL_SIG_reg[0][63]_0\(50)
    );
\high_thresh_read_reg_732[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(51),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(51),
      O => \SRL_SIG_reg[0][63]_0\(51)
    );
\high_thresh_read_reg_732[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(52),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(52),
      O => \SRL_SIG_reg[0][63]_0\(52)
    );
\high_thresh_read_reg_732[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(53),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(53),
      O => \SRL_SIG_reg[0][63]_0\(53)
    );
\high_thresh_read_reg_732[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(54),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(54),
      O => \SRL_SIG_reg[0][63]_0\(54)
    );
\high_thresh_read_reg_732[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(55),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(55),
      O => \SRL_SIG_reg[0][63]_0\(55)
    );
\high_thresh_read_reg_732[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(56),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(56),
      O => \SRL_SIG_reg[0][63]_0\(56)
    );
\high_thresh_read_reg_732[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(57),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(57),
      O => \SRL_SIG_reg[0][63]_0\(57)
    );
\high_thresh_read_reg_732[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(58),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(58),
      O => \SRL_SIG_reg[0][63]_0\(58)
    );
\high_thresh_read_reg_732[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(59),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(59),
      O => \SRL_SIG_reg[0][63]_0\(59)
    );
\high_thresh_read_reg_732[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(5),
      O => \SRL_SIG_reg[0][63]_0\(5)
    );
\high_thresh_read_reg_732[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(60),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(60),
      O => \SRL_SIG_reg[0][63]_0\(60)
    );
\high_thresh_read_reg_732[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(61),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(61),
      O => \SRL_SIG_reg[0][63]_0\(61)
    );
\high_thresh_read_reg_732[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(62),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(62),
      O => \SRL_SIG_reg[0][63]_0\(62)
    );
\high_thresh_read_reg_732[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(63),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(63),
      O => \SRL_SIG_reg[0][63]_0\(63)
    );
\high_thresh_read_reg_732[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(6),
      O => \SRL_SIG_reg[0][63]_0\(6)
    );
\high_thresh_read_reg_732[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(7),
      O => \SRL_SIG_reg[0][63]_0\(7)
    );
\high_thresh_read_reg_732[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(8),
      O => \SRL_SIG_reg[0][63]_0\(8)
    );
\high_thresh_read_reg_732[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_6\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_7\(9),
      O => \SRL_SIG_reg[0][63]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][32]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][32]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][32]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][33]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][33]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][33]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][34]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][34]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][34]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][35]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][35]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][35]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][36]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][36]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][36]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][37]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][37]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][37]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][38]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][38]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][38]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][39]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][39]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][39]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][40]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][40]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][40]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][41]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][41]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][41]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][42]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][42]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][42]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][43]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][43]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][43]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][44]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][44]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][44]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][45]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][45]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][45]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][46]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][46]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][46]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][47]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][47]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][47]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][48]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][48]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][48]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][49]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][49]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][49]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][50]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][50]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][50]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][51]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][51]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][51]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][52]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][52]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][52]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][53]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][53]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][53]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][54]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][54]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][54]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][55]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][55]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][55]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][56]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][56]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][56]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][57]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][57]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][57]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][58]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][58]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][58]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][59]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][59]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][59]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][60]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][60]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][60]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][61]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][61]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][61]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][62]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][62]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][62]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][63]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][63]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][63]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\low_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]\,
      I1 => \SRL_SIG_reg[0][0]_0\,
      O => shiftReg_ce_0
    );
\SRL_SIG_reg[3][0]_srl4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(48),
      Q => \out\(48)
    );
\SRL_SIG_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(49),
      Q => \out\(49)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(50),
      Q => \out\(50)
    );
\SRL_SIG_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(51),
      Q => \out\(51)
    );
\SRL_SIG_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(52),
      Q => \out\(52)
    );
\SRL_SIG_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(53),
      Q => \out\(53)
    );
\SRL_SIG_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(54),
      Q => \out\(54)
    );
\SRL_SIG_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(55),
      Q => \out\(55)
    );
\SRL_SIG_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(56),
      Q => \out\(56)
    );
\SRL_SIG_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(57),
      Q => \out\(57)
    );
\SRL_SIG_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(58),
      Q => \out\(58)
    );
\SRL_SIG_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(59),
      Q => \out\(59)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(60),
      Q => \out\(60)
    );
\SRL_SIG_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(61),
      Q => \out\(61)
    );
\SRL_SIG_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(62),
      Q => \out\(62)
    );
\SRL_SIG_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(63),
      Q => \out\(63)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_shiftReg_13 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_shiftReg_13 : entity is "colordetect_accel_fifo_w64_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_shiftReg_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_shiftReg_13 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][32]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][32]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][32]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][33]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][33]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][33]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][34]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][34]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][34]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][35]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][35]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][35]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][36]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][36]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][36]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][37]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][37]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][37]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][38]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][38]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][38]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][39]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][39]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][39]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][40]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][40]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][40]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][41]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][41]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][41]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][42]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][42]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][42]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][43]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][43]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][43]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][44]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][44]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][44]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][45]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][45]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][45]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][46]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][46]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][46]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][47]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][47]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][47]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][48]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][48]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][48]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][49]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][49]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][49]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][50]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][50]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][50]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][51]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][51]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][51]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][52]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][52]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][52]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][53]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][53]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][53]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][54]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][54]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][54]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][55]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][55]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][55]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][56]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][56]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][56]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][57]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][57]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][57]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][58]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][58]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][58]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][59]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][59]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][59]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][60]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][60]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][60]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][61]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][61]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][61]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][62]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][62]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][62]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][63]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][63]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][63]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\high_thresh_c_U/U_colordetect_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]\,
      I1 => \SRL_SIG_reg[0][0]_0\,
      O => shiftReg_ce_0
    );
\SRL_SIG_reg[3][0]_srl4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(48),
      Q => \out\(48)
    );
\SRL_SIG_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(49),
      Q => \out\(49)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(50),
      Q => \out\(50)
    );
\SRL_SIG_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(51),
      Q => \out\(51)
    );
\SRL_SIG_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(52),
      Q => \out\(52)
    );
\SRL_SIG_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(53),
      Q => \out\(53)
    );
\SRL_SIG_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(54),
      Q => \out\(54)
    );
\SRL_SIG_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(55),
      Q => \out\(55)
    );
\SRL_SIG_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(56),
      Q => \out\(56)
    );
\SRL_SIG_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(57),
      Q => \out\(57)
    );
\SRL_SIG_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(58),
      Q => \out\(58)
    );
\SRL_SIG_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(59),
      Q => \out\(59)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(60),
      Q => \out\(60)
    );
\SRL_SIG_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(61),
      Q => \out\(61)
    );
\SRL_SIG_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(62),
      Q => \out\(62)
    );
\SRL_SIG_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(63),
      Q => \out\(63)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln56_11_fu_530_p2_carry : in STD_LOGIC;
    icmp_ln56_11_fu_530_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln56_11_fu_530_p2_carry_i_4_1 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_36\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_37\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln56_11_fu_530_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln56_11_fu_530_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln56_11_fu_530_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln56_11_fu_530_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln56_11_fu_530_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln56_11_fu_530_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln56_11_fu_530_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln56_11_fu_530_p2_carry_i_9_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_11_fu_530_p2_carry_i_11 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of icmp_ln56_11_fu_530_p2_carry_i_12 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of icmp_ln56_11_fu_530_p2_carry_i_13 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of icmp_ln56_11_fu_530_p2_carry_i_14 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of icmp_ln56_11_fu_530_p2_carry_i_15 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of icmp_ln56_11_fu_530_p2_carry_i_16 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of icmp_ln56_11_fu_530_p2_carry_i_17 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of icmp_ln56_11_fu_530_p2_carry_i_9 : label is "soft_lutpair147";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_36\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_36\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_36\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_36\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_36\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_36\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_36\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_36\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_36\(0),
      Q => \SRL_SIG_reg[1]_37\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_36\(1),
      Q => \SRL_SIG_reg[1]_37\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_36\(2),
      Q => \SRL_SIG_reg[1]_37\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_36\(3),
      Q => \SRL_SIG_reg[1]_37\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_36\(4),
      Q => \SRL_SIG_reg[1]_37\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_36\(5),
      Q => \SRL_SIG_reg[1]_37\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_36\(6),
      Q => \SRL_SIG_reg[1]_37\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_36\(7),
      Q => \SRL_SIG_reg[1]_37\(7),
      R => '0'
    );
icmp_ln56_11_fu_530_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln56_11_fu_530_p2_carry_i_9_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_37\(6),
      I4 => icmp_ln56_11_fu_530_p2_carry,
      I5 => \SRL_SIG_reg[0]_36\(6),
      O => DI(3)
    );
icmp_ln56_11_fu_530_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_36\(5),
      I1 => icmp_ln56_11_fu_530_p2_carry_i_4_0,
      I2 => icmp_ln56_11_fu_530_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_37\(5),
      O => icmp_ln56_11_fu_530_p2_carry_i_11_n_3
    );
icmp_ln56_11_fu_530_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_36\(3),
      I1 => icmp_ln56_11_fu_530_p2_carry_i_4_0,
      I2 => icmp_ln56_11_fu_530_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_37\(3),
      O => icmp_ln56_11_fu_530_p2_carry_i_12_n_3
    );
icmp_ln56_11_fu_530_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_36\(1),
      I1 => icmp_ln56_11_fu_530_p2_carry_i_4_0,
      I2 => icmp_ln56_11_fu_530_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_37\(1),
      O => icmp_ln56_11_fu_530_p2_carry_i_13_n_3
    );
icmp_ln56_11_fu_530_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_37\(7),
      I2 => icmp_ln56_11_fu_530_p2_carry_i_4_1,
      I3 => icmp_ln56_11_fu_530_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_36\(7),
      O => icmp_ln56_11_fu_530_p2_carry_i_14_n_3
    );
icmp_ln56_11_fu_530_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_37\(5),
      I2 => icmp_ln56_11_fu_530_p2_carry_i_4_1,
      I3 => icmp_ln56_11_fu_530_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_36\(5),
      O => icmp_ln56_11_fu_530_p2_carry_i_15_n_3
    );
icmp_ln56_11_fu_530_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_37\(3),
      I2 => icmp_ln56_11_fu_530_p2_carry_i_4_1,
      I3 => icmp_ln56_11_fu_530_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_36\(3),
      O => icmp_ln56_11_fu_530_p2_carry_i_16_n_3
    );
icmp_ln56_11_fu_530_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_37\(1),
      I2 => icmp_ln56_11_fu_530_p2_carry_i_4_1,
      I3 => icmp_ln56_11_fu_530_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_36\(1),
      O => icmp_ln56_11_fu_530_p2_carry_i_17_n_3
    );
icmp_ln56_11_fu_530_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln56_11_fu_530_p2_carry_i_11_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_37\(4),
      I4 => icmp_ln56_11_fu_530_p2_carry,
      I5 => \SRL_SIG_reg[0]_36\(4),
      O => DI(2)
    );
icmp_ln56_11_fu_530_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln56_11_fu_530_p2_carry_i_12_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_37\(2),
      I4 => icmp_ln56_11_fu_530_p2_carry,
      I5 => \SRL_SIG_reg[0]_36\(2),
      O => DI(1)
    );
icmp_ln56_11_fu_530_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln56_11_fu_530_p2_carry_i_13_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_37\(0),
      I4 => icmp_ln56_11_fu_530_p2_carry,
      I5 => \SRL_SIG_reg[0]_36\(0),
      O => DI(0)
    );
icmp_ln56_11_fu_530_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_11_fu_530_p2_carry_i_14_n_3,
      I1 => \SRL_SIG_reg[0]_36\(6),
      I2 => icmp_ln56_11_fu_530_p2_carry_i_4_0,
      I3 => icmp_ln56_11_fu_530_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_37\(6),
      I5 => rgb2hsv_data_dout(6),
      O => S(3)
    );
icmp_ln56_11_fu_530_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_11_fu_530_p2_carry_i_15_n_3,
      I1 => \SRL_SIG_reg[0]_36\(4),
      I2 => icmp_ln56_11_fu_530_p2_carry_i_4_0,
      I3 => icmp_ln56_11_fu_530_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_37\(4),
      I5 => rgb2hsv_data_dout(4),
      O => S(2)
    );
icmp_ln56_11_fu_530_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_11_fu_530_p2_carry_i_16_n_3,
      I1 => \SRL_SIG_reg[0]_36\(2),
      I2 => icmp_ln56_11_fu_530_p2_carry_i_4_0,
      I3 => icmp_ln56_11_fu_530_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_37\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln56_11_fu_530_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_11_fu_530_p2_carry_i_17_n_3,
      I1 => \SRL_SIG_reg[0]_36\(0),
      I2 => icmp_ln56_11_fu_530_p2_carry_i_4_0,
      I3 => icmp_ln56_11_fu_530_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_37\(0),
      I5 => rgb2hsv_data_dout(0),
      O => S(0)
    );
icmp_ln56_11_fu_530_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_36\(7),
      I1 => icmp_ln56_11_fu_530_p2_carry_i_4_0,
      I2 => icmp_ln56_11_fu_530_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_37\(7),
      O => icmp_ln56_11_fu_530_p2_carry_i_9_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_36 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln56_10_fu_508_p2_carry : in STD_LOGIC;
    icmp_ln56_10_fu_508_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln56_10_fu_508_p2_carry_i_4_1 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_36 : entity is "colordetect_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_36 is
  signal \SRL_SIG_reg[0]_34\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_35\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln56_10_fu_508_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln56_10_fu_508_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln56_10_fu_508_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln56_10_fu_508_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln56_10_fu_508_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln56_10_fu_508_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln56_10_fu_508_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln56_10_fu_508_p2_carry_i_9_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_10_fu_508_p2_carry_i_11 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of icmp_ln56_10_fu_508_p2_carry_i_12 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of icmp_ln56_10_fu_508_p2_carry_i_13 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of icmp_ln56_10_fu_508_p2_carry_i_14 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of icmp_ln56_10_fu_508_p2_carry_i_15 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of icmp_ln56_10_fu_508_p2_carry_i_16 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of icmp_ln56_10_fu_508_p2_carry_i_17 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of icmp_ln56_10_fu_508_p2_carry_i_9 : label is "soft_lutpair142";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_34\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_34\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_34\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_34\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_34\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_34\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_34\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_34\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_34\(0),
      Q => \SRL_SIG_reg[1]_35\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_34\(1),
      Q => \SRL_SIG_reg[1]_35\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_34\(2),
      Q => \SRL_SIG_reg[1]_35\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_34\(3),
      Q => \SRL_SIG_reg[1]_35\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_34\(4),
      Q => \SRL_SIG_reg[1]_35\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_34\(5),
      Q => \SRL_SIG_reg[1]_35\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_34\(6),
      Q => \SRL_SIG_reg[1]_35\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_34\(7),
      Q => \SRL_SIG_reg[1]_35\(7),
      R => '0'
    );
icmp_ln56_10_fu_508_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln56_10_fu_508_p2_carry_i_9_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_35\(6),
      I4 => icmp_ln56_10_fu_508_p2_carry,
      I5 => \SRL_SIG_reg[0]_34\(6),
      O => DI(3)
    );
icmp_ln56_10_fu_508_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_34\(5),
      I1 => icmp_ln56_10_fu_508_p2_carry_i_4_0,
      I2 => icmp_ln56_10_fu_508_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_35\(5),
      O => icmp_ln56_10_fu_508_p2_carry_i_11_n_3
    );
icmp_ln56_10_fu_508_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_34\(3),
      I1 => icmp_ln56_10_fu_508_p2_carry_i_4_0,
      I2 => icmp_ln56_10_fu_508_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_35\(3),
      O => icmp_ln56_10_fu_508_p2_carry_i_12_n_3
    );
icmp_ln56_10_fu_508_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_34\(1),
      I1 => icmp_ln56_10_fu_508_p2_carry_i_4_0,
      I2 => icmp_ln56_10_fu_508_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_35\(1),
      O => icmp_ln56_10_fu_508_p2_carry_i_13_n_3
    );
icmp_ln56_10_fu_508_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_35\(7),
      I2 => icmp_ln56_10_fu_508_p2_carry_i_4_1,
      I3 => icmp_ln56_10_fu_508_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_34\(7),
      O => icmp_ln56_10_fu_508_p2_carry_i_14_n_3
    );
icmp_ln56_10_fu_508_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AA6A"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_35\(5),
      I2 => icmp_ln56_10_fu_508_p2_carry_i_4_1,
      I3 => icmp_ln56_10_fu_508_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_34\(5),
      O => icmp_ln56_10_fu_508_p2_carry_i_15_n_3
    );
icmp_ln56_10_fu_508_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_35\(3),
      I2 => icmp_ln56_10_fu_508_p2_carry_i_4_1,
      I3 => icmp_ln56_10_fu_508_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_34\(3),
      O => icmp_ln56_10_fu_508_p2_carry_i_16_n_3
    );
icmp_ln56_10_fu_508_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_35\(1),
      I2 => icmp_ln56_10_fu_508_p2_carry_i_4_1,
      I3 => icmp_ln56_10_fu_508_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_34\(1),
      O => icmp_ln56_10_fu_508_p2_carry_i_17_n_3
    );
icmp_ln56_10_fu_508_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1717171111111711"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln56_10_fu_508_p2_carry_i_11_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_35\(4),
      I4 => icmp_ln56_10_fu_508_p2_carry,
      I5 => \SRL_SIG_reg[0]_34\(4),
      O => DI(2)
    );
icmp_ln56_10_fu_508_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln56_10_fu_508_p2_carry_i_12_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_35\(2),
      I4 => icmp_ln56_10_fu_508_p2_carry,
      I5 => \SRL_SIG_reg[0]_34\(2),
      O => DI(1)
    );
icmp_ln56_10_fu_508_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln56_10_fu_508_p2_carry_i_13_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_35\(0),
      I4 => icmp_ln56_10_fu_508_p2_carry,
      I5 => \SRL_SIG_reg[0]_34\(0),
      O => DI(0)
    );
icmp_ln56_10_fu_508_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_10_fu_508_p2_carry_i_14_n_3,
      I1 => \SRL_SIG_reg[0]_34\(6),
      I2 => icmp_ln56_10_fu_508_p2_carry_i_4_0,
      I3 => icmp_ln56_10_fu_508_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_35\(6),
      I5 => rgb2hsv_data_dout(6),
      O => S(3)
    );
icmp_ln56_10_fu_508_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_34\(4),
      I1 => icmp_ln56_10_fu_508_p2_carry_i_4_0,
      I2 => icmp_ln56_10_fu_508_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_35\(4),
      I4 => rgb2hsv_data_dout(4),
      I5 => icmp_ln56_10_fu_508_p2_carry_i_15_n_3,
      O => S(2)
    );
icmp_ln56_10_fu_508_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_10_fu_508_p2_carry_i_16_n_3,
      I1 => \SRL_SIG_reg[0]_34\(2),
      I2 => icmp_ln56_10_fu_508_p2_carry_i_4_0,
      I3 => icmp_ln56_10_fu_508_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_35\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln56_10_fu_508_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_10_fu_508_p2_carry_i_17_n_3,
      I1 => \SRL_SIG_reg[0]_34\(0),
      I2 => icmp_ln56_10_fu_508_p2_carry_i_4_0,
      I3 => icmp_ln56_10_fu_508_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_35\(0),
      I5 => rgb2hsv_data_dout(0),
      O => S(0)
    );
icmp_ln56_10_fu_508_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_34\(7),
      I1 => icmp_ln56_10_fu_508_p2_carry_i_4_0,
      I2 => icmp_ln56_10_fu_508_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_35\(7),
      O => icmp_ln56_10_fu_508_p2_carry_i_9_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_37 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln56_8_fu_475_p2_carry : in STD_LOGIC;
    icmp_ln56_8_fu_475_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln56_8_fu_475_p2_carry_i_4_1 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_37 : entity is "colordetect_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_37 is
  signal \SRL_SIG_reg[0]_32\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_33\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln56_8_fu_475_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln56_8_fu_475_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln56_8_fu_475_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln56_8_fu_475_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln56_8_fu_475_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln56_8_fu_475_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln56_8_fu_475_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln56_8_fu_475_p2_carry_i_9_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_8_fu_475_p2_carry_i_11 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of icmp_ln56_8_fu_475_p2_carry_i_12 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of icmp_ln56_8_fu_475_p2_carry_i_13 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of icmp_ln56_8_fu_475_p2_carry_i_14 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of icmp_ln56_8_fu_475_p2_carry_i_15 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of icmp_ln56_8_fu_475_p2_carry_i_16 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of icmp_ln56_8_fu_475_p2_carry_i_17 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of icmp_ln56_8_fu_475_p2_carry_i_9 : label is "soft_lutpair137";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_32\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_32\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_32\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_32\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_32\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_32\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_32\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_32\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_32\(0),
      Q => \SRL_SIG_reg[1]_33\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_32\(1),
      Q => \SRL_SIG_reg[1]_33\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_32\(2),
      Q => \SRL_SIG_reg[1]_33\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_32\(3),
      Q => \SRL_SIG_reg[1]_33\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_32\(4),
      Q => \SRL_SIG_reg[1]_33\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_32\(5),
      Q => \SRL_SIG_reg[1]_33\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_32\(6),
      Q => \SRL_SIG_reg[1]_33\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_32\(7),
      Q => \SRL_SIG_reg[1]_33\(7),
      R => '0'
    );
icmp_ln56_8_fu_475_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1717171111111711"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln56_8_fu_475_p2_carry_i_9_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_33\(6),
      I4 => icmp_ln56_8_fu_475_p2_carry,
      I5 => \SRL_SIG_reg[0]_32\(6),
      O => DI(3)
    );
icmp_ln56_8_fu_475_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_32\(5),
      I1 => icmp_ln56_8_fu_475_p2_carry_i_4_0,
      I2 => icmp_ln56_8_fu_475_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_33\(5),
      O => icmp_ln56_8_fu_475_p2_carry_i_11_n_3
    );
icmp_ln56_8_fu_475_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_32\(3),
      I1 => icmp_ln56_8_fu_475_p2_carry_i_4_0,
      I2 => icmp_ln56_8_fu_475_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_33\(3),
      O => icmp_ln56_8_fu_475_p2_carry_i_12_n_3
    );
icmp_ln56_8_fu_475_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_32\(1),
      I1 => icmp_ln56_8_fu_475_p2_carry_i_4_0,
      I2 => icmp_ln56_8_fu_475_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_33\(1),
      O => icmp_ln56_8_fu_475_p2_carry_i_13_n_3
    );
icmp_ln56_8_fu_475_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AA6A"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_33\(7),
      I2 => icmp_ln56_8_fu_475_p2_carry_i_4_1,
      I3 => icmp_ln56_8_fu_475_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_32\(7),
      O => icmp_ln56_8_fu_475_p2_carry_i_14_n_3
    );
icmp_ln56_8_fu_475_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_33\(5),
      I2 => icmp_ln56_8_fu_475_p2_carry_i_4_1,
      I3 => icmp_ln56_8_fu_475_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_32\(5),
      O => icmp_ln56_8_fu_475_p2_carry_i_15_n_3
    );
icmp_ln56_8_fu_475_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_33\(3),
      I2 => icmp_ln56_8_fu_475_p2_carry_i_4_1,
      I3 => icmp_ln56_8_fu_475_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_32\(3),
      O => icmp_ln56_8_fu_475_p2_carry_i_16_n_3
    );
icmp_ln56_8_fu_475_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AA6A"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_33\(1),
      I2 => icmp_ln56_8_fu_475_p2_carry_i_4_1,
      I3 => icmp_ln56_8_fu_475_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_32\(1),
      O => icmp_ln56_8_fu_475_p2_carry_i_17_n_3
    );
icmp_ln56_8_fu_475_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln56_8_fu_475_p2_carry_i_11_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_33\(4),
      I4 => icmp_ln56_8_fu_475_p2_carry,
      I5 => \SRL_SIG_reg[0]_32\(4),
      O => DI(2)
    );
icmp_ln56_8_fu_475_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln56_8_fu_475_p2_carry_i_12_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_33\(2),
      I4 => icmp_ln56_8_fu_475_p2_carry,
      I5 => \SRL_SIG_reg[0]_32\(2),
      O => DI(1)
    );
icmp_ln56_8_fu_475_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1717171111111711"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln56_8_fu_475_p2_carry_i_13_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_33\(0),
      I4 => icmp_ln56_8_fu_475_p2_carry,
      I5 => \SRL_SIG_reg[0]_32\(0),
      O => DI(0)
    );
icmp_ln56_8_fu_475_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_32\(6),
      I1 => icmp_ln56_8_fu_475_p2_carry_i_4_0,
      I2 => icmp_ln56_8_fu_475_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_33\(6),
      I4 => rgb2hsv_data_dout(6),
      I5 => icmp_ln56_8_fu_475_p2_carry_i_14_n_3,
      O => S(3)
    );
icmp_ln56_8_fu_475_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_8_fu_475_p2_carry_i_15_n_3,
      I1 => \SRL_SIG_reg[0]_32\(4),
      I2 => icmp_ln56_8_fu_475_p2_carry_i_4_0,
      I3 => icmp_ln56_8_fu_475_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_33\(4),
      I5 => rgb2hsv_data_dout(4),
      O => S(2)
    );
icmp_ln56_8_fu_475_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_8_fu_475_p2_carry_i_16_n_3,
      I1 => \SRL_SIG_reg[0]_32\(2),
      I2 => icmp_ln56_8_fu_475_p2_carry_i_4_0,
      I3 => icmp_ln56_8_fu_475_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_33\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln56_8_fu_475_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_32\(0),
      I1 => icmp_ln56_8_fu_475_p2_carry_i_4_0,
      I2 => icmp_ln56_8_fu_475_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_33\(0),
      I4 => rgb2hsv_data_dout(0),
      I5 => icmp_ln56_8_fu_475_p2_carry_i_17_n_3,
      O => S(0)
    );
icmp_ln56_8_fu_475_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_32\(7),
      I1 => icmp_ln56_8_fu_475_p2_carry_i_4_0,
      I2 => icmp_ln56_8_fu_475_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_33\(7),
      O => icmp_ln56_8_fu_475_p2_carry_i_9_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_38 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln56_7_fu_434_p2_carry : in STD_LOGIC;
    icmp_ln56_7_fu_434_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln56_7_fu_434_p2_carry_i_4_1 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_38 : entity is "colordetect_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_38 is
  signal \SRL_SIG_reg[0]_24\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln56_7_fu_434_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln56_7_fu_434_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln56_7_fu_434_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln56_7_fu_434_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln56_7_fu_434_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln56_7_fu_434_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln56_7_fu_434_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln56_7_fu_434_p2_carry_i_9_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_7_fu_434_p2_carry_i_11 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of icmp_ln56_7_fu_434_p2_carry_i_12 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of icmp_ln56_7_fu_434_p2_carry_i_13 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of icmp_ln56_7_fu_434_p2_carry_i_14 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of icmp_ln56_7_fu_434_p2_carry_i_15 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of icmp_ln56_7_fu_434_p2_carry_i_16 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of icmp_ln56_7_fu_434_p2_carry_i_17 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of icmp_ln56_7_fu_434_p2_carry_i_9 : label is "soft_lutpair132";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_24\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_24\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_24\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_24\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_24\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_24\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_24\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_24\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_24\(0),
      Q => \SRL_SIG_reg[1]_25\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_24\(1),
      Q => \SRL_SIG_reg[1]_25\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_24\(2),
      Q => \SRL_SIG_reg[1]_25\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_24\(3),
      Q => \SRL_SIG_reg[1]_25\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_24\(4),
      Q => \SRL_SIG_reg[1]_25\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_24\(5),
      Q => \SRL_SIG_reg[1]_25\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_24\(6),
      Q => \SRL_SIG_reg[1]_25\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_24\(7),
      Q => \SRL_SIG_reg[1]_25\(7),
      R => '0'
    );
icmp_ln56_7_fu_434_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln56_7_fu_434_p2_carry_i_9_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_25\(6),
      I4 => icmp_ln56_7_fu_434_p2_carry,
      I5 => \SRL_SIG_reg[0]_24\(6),
      O => DI(3)
    );
icmp_ln56_7_fu_434_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_24\(5),
      I1 => icmp_ln56_7_fu_434_p2_carry_i_4_0,
      I2 => icmp_ln56_7_fu_434_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_25\(5),
      O => icmp_ln56_7_fu_434_p2_carry_i_11_n_3
    );
icmp_ln56_7_fu_434_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_24\(3),
      I1 => icmp_ln56_7_fu_434_p2_carry_i_4_0,
      I2 => icmp_ln56_7_fu_434_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_25\(3),
      O => icmp_ln56_7_fu_434_p2_carry_i_12_n_3
    );
icmp_ln56_7_fu_434_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_24\(1),
      I1 => icmp_ln56_7_fu_434_p2_carry_i_4_0,
      I2 => icmp_ln56_7_fu_434_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_25\(1),
      O => icmp_ln56_7_fu_434_p2_carry_i_13_n_3
    );
icmp_ln56_7_fu_434_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_25\(7),
      I2 => icmp_ln56_7_fu_434_p2_carry_i_4_1,
      I3 => icmp_ln56_7_fu_434_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_24\(7),
      O => icmp_ln56_7_fu_434_p2_carry_i_14_n_3
    );
icmp_ln56_7_fu_434_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_25\(5),
      I2 => icmp_ln56_7_fu_434_p2_carry_i_4_1,
      I3 => icmp_ln56_7_fu_434_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_24\(5),
      O => icmp_ln56_7_fu_434_p2_carry_i_15_n_3
    );
icmp_ln56_7_fu_434_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_25\(3),
      I2 => icmp_ln56_7_fu_434_p2_carry_i_4_1,
      I3 => icmp_ln56_7_fu_434_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_24\(3),
      O => icmp_ln56_7_fu_434_p2_carry_i_16_n_3
    );
icmp_ln56_7_fu_434_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_25\(1),
      I2 => icmp_ln56_7_fu_434_p2_carry_i_4_1,
      I3 => icmp_ln56_7_fu_434_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_24\(1),
      O => icmp_ln56_7_fu_434_p2_carry_i_17_n_3
    );
icmp_ln56_7_fu_434_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln56_7_fu_434_p2_carry_i_11_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_25\(4),
      I4 => icmp_ln56_7_fu_434_p2_carry,
      I5 => \SRL_SIG_reg[0]_24\(4),
      O => DI(2)
    );
icmp_ln56_7_fu_434_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln56_7_fu_434_p2_carry_i_12_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_25\(2),
      I4 => icmp_ln56_7_fu_434_p2_carry,
      I5 => \SRL_SIG_reg[0]_24\(2),
      O => DI(1)
    );
icmp_ln56_7_fu_434_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln56_7_fu_434_p2_carry_i_13_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_25\(0),
      I4 => icmp_ln56_7_fu_434_p2_carry,
      I5 => \SRL_SIG_reg[0]_24\(0),
      O => DI(0)
    );
icmp_ln56_7_fu_434_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_7_fu_434_p2_carry_i_14_n_3,
      I1 => \SRL_SIG_reg[0]_24\(6),
      I2 => icmp_ln56_7_fu_434_p2_carry_i_4_0,
      I3 => icmp_ln56_7_fu_434_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_25\(6),
      I5 => rgb2hsv_data_dout(6),
      O => S(3)
    );
icmp_ln56_7_fu_434_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_7_fu_434_p2_carry_i_15_n_3,
      I1 => \SRL_SIG_reg[0]_24\(4),
      I2 => icmp_ln56_7_fu_434_p2_carry_i_4_0,
      I3 => icmp_ln56_7_fu_434_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_25\(4),
      I5 => rgb2hsv_data_dout(4),
      O => S(2)
    );
icmp_ln56_7_fu_434_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_7_fu_434_p2_carry_i_16_n_3,
      I1 => \SRL_SIG_reg[0]_24\(2),
      I2 => icmp_ln56_7_fu_434_p2_carry_i_4_0,
      I3 => icmp_ln56_7_fu_434_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_25\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln56_7_fu_434_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_7_fu_434_p2_carry_i_17_n_3,
      I1 => \SRL_SIG_reg[0]_24\(0),
      I2 => icmp_ln56_7_fu_434_p2_carry_i_4_0,
      I3 => icmp_ln56_7_fu_434_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_25\(0),
      I5 => rgb2hsv_data_dout(0),
      O => S(0)
    );
icmp_ln56_7_fu_434_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_24\(7),
      I1 => icmp_ln56_7_fu_434_p2_carry_i_4_0,
      I2 => icmp_ln56_7_fu_434_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_25\(7),
      O => icmp_ln56_7_fu_434_p2_carry_i_9_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_39 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln56_6_fu_412_p2_carry : in STD_LOGIC;
    icmp_ln56_6_fu_412_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln56_6_fu_412_p2_carry_i_4_1 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_39 : entity is "colordetect_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_39 is
  signal \SRL_SIG_reg[0]_22\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_23\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln56_6_fu_412_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln56_6_fu_412_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln56_6_fu_412_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln56_6_fu_412_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln56_6_fu_412_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln56_6_fu_412_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln56_6_fu_412_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln56_6_fu_412_p2_carry_i_9_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_6_fu_412_p2_carry_i_11 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of icmp_ln56_6_fu_412_p2_carry_i_12 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of icmp_ln56_6_fu_412_p2_carry_i_13 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of icmp_ln56_6_fu_412_p2_carry_i_14 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of icmp_ln56_6_fu_412_p2_carry_i_15 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of icmp_ln56_6_fu_412_p2_carry_i_16 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of icmp_ln56_6_fu_412_p2_carry_i_17 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of icmp_ln56_6_fu_412_p2_carry_i_9 : label is "soft_lutpair127";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_22\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_22\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_22\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_22\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_22\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_22\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_22\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_22\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_22\(0),
      Q => \SRL_SIG_reg[1]_23\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_22\(1),
      Q => \SRL_SIG_reg[1]_23\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_22\(2),
      Q => \SRL_SIG_reg[1]_23\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_22\(3),
      Q => \SRL_SIG_reg[1]_23\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_22\(4),
      Q => \SRL_SIG_reg[1]_23\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_22\(5),
      Q => \SRL_SIG_reg[1]_23\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_22\(6),
      Q => \SRL_SIG_reg[1]_23\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_22\(7),
      Q => \SRL_SIG_reg[1]_23\(7),
      R => '0'
    );
icmp_ln56_6_fu_412_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1717171111111711"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln56_6_fu_412_p2_carry_i_9_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_23\(6),
      I4 => icmp_ln56_6_fu_412_p2_carry,
      I5 => \SRL_SIG_reg[0]_22\(6),
      O => DI(3)
    );
icmp_ln56_6_fu_412_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_22\(5),
      I1 => icmp_ln56_6_fu_412_p2_carry_i_4_0,
      I2 => icmp_ln56_6_fu_412_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_23\(5),
      O => icmp_ln56_6_fu_412_p2_carry_i_11_n_3
    );
icmp_ln56_6_fu_412_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_22\(3),
      I1 => icmp_ln56_6_fu_412_p2_carry_i_4_0,
      I2 => icmp_ln56_6_fu_412_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_23\(3),
      O => icmp_ln56_6_fu_412_p2_carry_i_12_n_3
    );
icmp_ln56_6_fu_412_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_22\(1),
      I1 => icmp_ln56_6_fu_412_p2_carry_i_4_0,
      I2 => icmp_ln56_6_fu_412_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_23\(1),
      O => icmp_ln56_6_fu_412_p2_carry_i_13_n_3
    );
icmp_ln56_6_fu_412_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AA6A"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_23\(7),
      I2 => icmp_ln56_6_fu_412_p2_carry_i_4_1,
      I3 => icmp_ln56_6_fu_412_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_22\(7),
      O => icmp_ln56_6_fu_412_p2_carry_i_14_n_3
    );
icmp_ln56_6_fu_412_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_23\(5),
      I2 => icmp_ln56_6_fu_412_p2_carry_i_4_1,
      I3 => icmp_ln56_6_fu_412_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_22\(5),
      O => icmp_ln56_6_fu_412_p2_carry_i_15_n_3
    );
icmp_ln56_6_fu_412_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_23\(3),
      I2 => icmp_ln56_6_fu_412_p2_carry_i_4_1,
      I3 => icmp_ln56_6_fu_412_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_22\(3),
      O => icmp_ln56_6_fu_412_p2_carry_i_16_n_3
    );
icmp_ln56_6_fu_412_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_23\(1),
      I2 => icmp_ln56_6_fu_412_p2_carry_i_4_1,
      I3 => icmp_ln56_6_fu_412_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_22\(1),
      O => icmp_ln56_6_fu_412_p2_carry_i_17_n_3
    );
icmp_ln56_6_fu_412_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln56_6_fu_412_p2_carry_i_11_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_23\(4),
      I4 => icmp_ln56_6_fu_412_p2_carry,
      I5 => \SRL_SIG_reg[0]_22\(4),
      O => DI(2)
    );
icmp_ln56_6_fu_412_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln56_6_fu_412_p2_carry_i_12_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_23\(2),
      I4 => icmp_ln56_6_fu_412_p2_carry,
      I5 => \SRL_SIG_reg[0]_22\(2),
      O => DI(1)
    );
icmp_ln56_6_fu_412_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln56_6_fu_412_p2_carry_i_13_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_23\(0),
      I4 => icmp_ln56_6_fu_412_p2_carry,
      I5 => \SRL_SIG_reg[0]_22\(0),
      O => DI(0)
    );
icmp_ln56_6_fu_412_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_22\(6),
      I1 => icmp_ln56_6_fu_412_p2_carry_i_4_0,
      I2 => icmp_ln56_6_fu_412_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_23\(6),
      I4 => rgb2hsv_data_dout(6),
      I5 => icmp_ln56_6_fu_412_p2_carry_i_14_n_3,
      O => S(3)
    );
icmp_ln56_6_fu_412_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_6_fu_412_p2_carry_i_15_n_3,
      I1 => \SRL_SIG_reg[0]_22\(4),
      I2 => icmp_ln56_6_fu_412_p2_carry_i_4_0,
      I3 => icmp_ln56_6_fu_412_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_23\(4),
      I5 => rgb2hsv_data_dout(4),
      O => S(2)
    );
icmp_ln56_6_fu_412_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_6_fu_412_p2_carry_i_16_n_3,
      I1 => \SRL_SIG_reg[0]_22\(2),
      I2 => icmp_ln56_6_fu_412_p2_carry_i_4_0,
      I3 => icmp_ln56_6_fu_412_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_23\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln56_6_fu_412_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_6_fu_412_p2_carry_i_17_n_3,
      I1 => \SRL_SIG_reg[0]_22\(0),
      I2 => icmp_ln56_6_fu_412_p2_carry_i_4_0,
      I3 => icmp_ln56_6_fu_412_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_23\(0),
      I5 => rgb2hsv_data_dout(0),
      O => S(0)
    );
icmp_ln56_6_fu_412_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_22\(7),
      I1 => icmp_ln56_6_fu_412_p2_carry_i_4_0,
      I2 => icmp_ln56_6_fu_412_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_23\(7),
      O => icmp_ln56_6_fu_412_p2_carry_i_9_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_40 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln56_4_fu_379_p2_carry : in STD_LOGIC;
    icmp_ln56_4_fu_379_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln56_4_fu_379_p2_carry_i_4_1 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_40 : entity is "colordetect_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_40 is
  signal \SRL_SIG_reg[0]_20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_21\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln56_4_fu_379_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln56_4_fu_379_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln56_4_fu_379_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln56_4_fu_379_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln56_4_fu_379_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln56_4_fu_379_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln56_4_fu_379_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln56_4_fu_379_p2_carry_i_9_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_4_fu_379_p2_carry_i_11 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of icmp_ln56_4_fu_379_p2_carry_i_12 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of icmp_ln56_4_fu_379_p2_carry_i_13 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of icmp_ln56_4_fu_379_p2_carry_i_14 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of icmp_ln56_4_fu_379_p2_carry_i_15 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of icmp_ln56_4_fu_379_p2_carry_i_16 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of icmp_ln56_4_fu_379_p2_carry_i_17 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of icmp_ln56_4_fu_379_p2_carry_i_9 : label is "soft_lutpair122";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_20\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_20\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_20\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_20\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_20\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_20\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_20\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_20\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_20\(0),
      Q => \SRL_SIG_reg[1]_21\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_20\(1),
      Q => \SRL_SIG_reg[1]_21\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_20\(2),
      Q => \SRL_SIG_reg[1]_21\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_20\(3),
      Q => \SRL_SIG_reg[1]_21\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_20\(4),
      Q => \SRL_SIG_reg[1]_21\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_20\(5),
      Q => \SRL_SIG_reg[1]_21\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_20\(6),
      Q => \SRL_SIG_reg[1]_21\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_20\(7),
      Q => \SRL_SIG_reg[1]_21\(7),
      R => '0'
    );
icmp_ln56_4_fu_379_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln56_4_fu_379_p2_carry_i_9_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_21\(6),
      I4 => icmp_ln56_4_fu_379_p2_carry,
      I5 => \SRL_SIG_reg[0]_20\(6),
      O => DI(3)
    );
icmp_ln56_4_fu_379_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_20\(5),
      I1 => icmp_ln56_4_fu_379_p2_carry_i_4_0,
      I2 => icmp_ln56_4_fu_379_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_21\(5),
      O => icmp_ln56_4_fu_379_p2_carry_i_11_n_3
    );
icmp_ln56_4_fu_379_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_20\(3),
      I1 => icmp_ln56_4_fu_379_p2_carry_i_4_0,
      I2 => icmp_ln56_4_fu_379_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_21\(3),
      O => icmp_ln56_4_fu_379_p2_carry_i_12_n_3
    );
icmp_ln56_4_fu_379_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_20\(1),
      I1 => icmp_ln56_4_fu_379_p2_carry_i_4_0,
      I2 => icmp_ln56_4_fu_379_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_21\(1),
      O => icmp_ln56_4_fu_379_p2_carry_i_13_n_3
    );
icmp_ln56_4_fu_379_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_21\(7),
      I2 => icmp_ln56_4_fu_379_p2_carry_i_4_1,
      I3 => icmp_ln56_4_fu_379_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_20\(7),
      O => icmp_ln56_4_fu_379_p2_carry_i_14_n_3
    );
icmp_ln56_4_fu_379_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_21\(5),
      I2 => icmp_ln56_4_fu_379_p2_carry_i_4_1,
      I3 => icmp_ln56_4_fu_379_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_20\(5),
      O => icmp_ln56_4_fu_379_p2_carry_i_15_n_3
    );
icmp_ln56_4_fu_379_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_21\(3),
      I2 => icmp_ln56_4_fu_379_p2_carry_i_4_1,
      I3 => icmp_ln56_4_fu_379_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_20\(3),
      O => icmp_ln56_4_fu_379_p2_carry_i_16_n_3
    );
icmp_ln56_4_fu_379_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_21\(1),
      I2 => icmp_ln56_4_fu_379_p2_carry_i_4_1,
      I3 => icmp_ln56_4_fu_379_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_20\(1),
      O => icmp_ln56_4_fu_379_p2_carry_i_17_n_3
    );
icmp_ln56_4_fu_379_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln56_4_fu_379_p2_carry_i_11_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_21\(4),
      I4 => icmp_ln56_4_fu_379_p2_carry,
      I5 => \SRL_SIG_reg[0]_20\(4),
      O => DI(2)
    );
icmp_ln56_4_fu_379_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln56_4_fu_379_p2_carry_i_12_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_21\(2),
      I4 => icmp_ln56_4_fu_379_p2_carry,
      I5 => \SRL_SIG_reg[0]_20\(2),
      O => DI(1)
    );
icmp_ln56_4_fu_379_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln56_4_fu_379_p2_carry_i_13_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_21\(0),
      I4 => icmp_ln56_4_fu_379_p2_carry,
      I5 => \SRL_SIG_reg[0]_20\(0),
      O => DI(0)
    );
icmp_ln56_4_fu_379_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_4_fu_379_p2_carry_i_14_n_3,
      I1 => \SRL_SIG_reg[0]_20\(6),
      I2 => icmp_ln56_4_fu_379_p2_carry_i_4_0,
      I3 => icmp_ln56_4_fu_379_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_21\(6),
      I5 => rgb2hsv_data_dout(6),
      O => S(3)
    );
icmp_ln56_4_fu_379_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_4_fu_379_p2_carry_i_15_n_3,
      I1 => \SRL_SIG_reg[0]_20\(4),
      I2 => icmp_ln56_4_fu_379_p2_carry_i_4_0,
      I3 => icmp_ln56_4_fu_379_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_21\(4),
      I5 => rgb2hsv_data_dout(4),
      O => S(2)
    );
icmp_ln56_4_fu_379_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_4_fu_379_p2_carry_i_16_n_3,
      I1 => \SRL_SIG_reg[0]_20\(2),
      I2 => icmp_ln56_4_fu_379_p2_carry_i_4_0,
      I3 => icmp_ln56_4_fu_379_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_21\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln56_4_fu_379_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_4_fu_379_p2_carry_i_17_n_3,
      I1 => \SRL_SIG_reg[0]_20\(0),
      I2 => icmp_ln56_4_fu_379_p2_carry_i_4_0,
      I3 => icmp_ln56_4_fu_379_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_21\(0),
      I5 => rgb2hsv_data_dout(0),
      O => S(0)
    );
icmp_ln56_4_fu_379_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_20\(7),
      I1 => icmp_ln56_4_fu_379_p2_carry_i_4_0,
      I2 => icmp_ln56_4_fu_379_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_21\(7),
      O => icmp_ln56_4_fu_379_p2_carry_i_9_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_41 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln56_3_fu_338_p2_carry : in STD_LOGIC;
    icmp_ln56_3_fu_338_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln56_3_fu_338_p2_carry_i_4_1 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_41 : entity is "colordetect_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_41 is
  signal \SRL_SIG_reg[0]_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln56_3_fu_338_p2_carry_i_10_n_3 : STD_LOGIC;
  signal icmp_ln56_3_fu_338_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln56_3_fu_338_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln56_3_fu_338_p2_carry_i_20_n_3 : STD_LOGIC;
  signal icmp_ln56_3_fu_338_p2_carry_i_22_n_3 : STD_LOGIC;
  signal icmp_ln56_3_fu_338_p2_carry_i_23_n_3 : STD_LOGIC;
  signal icmp_ln56_3_fu_338_p2_carry_i_24_n_3 : STD_LOGIC;
  signal icmp_ln56_3_fu_338_p2_carry_i_25_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_3_fu_338_p2_carry_i_10 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of icmp_ln56_3_fu_338_p2_carry_i_14 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of icmp_ln56_3_fu_338_p2_carry_i_17 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of icmp_ln56_3_fu_338_p2_carry_i_20 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of icmp_ln56_3_fu_338_p2_carry_i_22 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of icmp_ln56_3_fu_338_p2_carry_i_23 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of icmp_ln56_3_fu_338_p2_carry_i_24 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of icmp_ln56_3_fu_338_p2_carry_i_25 : label is "soft_lutpair116";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_12\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_12\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_12\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_12\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_12\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_12\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_12\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_12\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(0),
      Q => \SRL_SIG_reg[1]_13\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(1),
      Q => \SRL_SIG_reg[1]_13\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(2),
      Q => \SRL_SIG_reg[1]_13\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(3),
      Q => \SRL_SIG_reg[1]_13\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(4),
      Q => \SRL_SIG_reg[1]_13\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(5),
      Q => \SRL_SIG_reg[1]_13\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(6),
      Q => \SRL_SIG_reg[1]_13\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_12\(7),
      Q => \SRL_SIG_reg[1]_13\(7),
      R => '0'
    );
icmp_ln56_3_fu_338_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1717171111111711"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln56_3_fu_338_p2_carry_i_10_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_13\(6),
      I4 => icmp_ln56_3_fu_338_p2_carry,
      I5 => \SRL_SIG_reg[0]_12\(6),
      O => DI(3)
    );
icmp_ln56_3_fu_338_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_12\(7),
      I1 => icmp_ln56_3_fu_338_p2_carry_i_4_0,
      I2 => icmp_ln56_3_fu_338_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_13\(7),
      O => icmp_ln56_3_fu_338_p2_carry_i_10_n_3
    );
icmp_ln56_3_fu_338_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_12\(5),
      I1 => icmp_ln56_3_fu_338_p2_carry_i_4_0,
      I2 => icmp_ln56_3_fu_338_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_13\(5),
      O => icmp_ln56_3_fu_338_p2_carry_i_14_n_3
    );
icmp_ln56_3_fu_338_p2_carry_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_12\(3),
      I1 => icmp_ln56_3_fu_338_p2_carry_i_4_0,
      I2 => icmp_ln56_3_fu_338_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_13\(3),
      O => icmp_ln56_3_fu_338_p2_carry_i_17_n_3
    );
icmp_ln56_3_fu_338_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1717171111111711"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln56_3_fu_338_p2_carry_i_14_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_13\(4),
      I4 => icmp_ln56_3_fu_338_p2_carry,
      I5 => \SRL_SIG_reg[0]_12\(4),
      O => DI(2)
    );
icmp_ln56_3_fu_338_p2_carry_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_12\(1),
      I1 => icmp_ln56_3_fu_338_p2_carry_i_4_0,
      I2 => icmp_ln56_3_fu_338_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_13\(1),
      O => icmp_ln56_3_fu_338_p2_carry_i_20_n_3
    );
icmp_ln56_3_fu_338_p2_carry_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AA6A"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_13\(7),
      I2 => icmp_ln56_3_fu_338_p2_carry_i_4_1,
      I3 => icmp_ln56_3_fu_338_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_12\(7),
      O => icmp_ln56_3_fu_338_p2_carry_i_22_n_3
    );
icmp_ln56_3_fu_338_p2_carry_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AA6A"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_13\(5),
      I2 => icmp_ln56_3_fu_338_p2_carry_i_4_1,
      I3 => icmp_ln56_3_fu_338_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_12\(5),
      O => icmp_ln56_3_fu_338_p2_carry_i_23_n_3
    );
icmp_ln56_3_fu_338_p2_carry_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_13\(3),
      I2 => icmp_ln56_3_fu_338_p2_carry_i_4_1,
      I3 => icmp_ln56_3_fu_338_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_12\(3),
      O => icmp_ln56_3_fu_338_p2_carry_i_24_n_3
    );
icmp_ln56_3_fu_338_p2_carry_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_13\(1),
      I2 => icmp_ln56_3_fu_338_p2_carry_i_4_1,
      I3 => icmp_ln56_3_fu_338_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_12\(1),
      O => icmp_ln56_3_fu_338_p2_carry_i_25_n_3
    );
icmp_ln56_3_fu_338_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln56_3_fu_338_p2_carry_i_17_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_13\(2),
      I4 => icmp_ln56_3_fu_338_p2_carry,
      I5 => \SRL_SIG_reg[0]_12\(2),
      O => DI(1)
    );
icmp_ln56_3_fu_338_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln56_3_fu_338_p2_carry_i_20_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_13\(0),
      I4 => icmp_ln56_3_fu_338_p2_carry,
      I5 => \SRL_SIG_reg[0]_12\(0),
      O => DI(0)
    );
icmp_ln56_3_fu_338_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_12\(6),
      I1 => icmp_ln56_3_fu_338_p2_carry_i_4_0,
      I2 => icmp_ln56_3_fu_338_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_13\(6),
      I4 => rgb2hsv_data_dout(6),
      I5 => icmp_ln56_3_fu_338_p2_carry_i_22_n_3,
      O => S(3)
    );
icmp_ln56_3_fu_338_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_12\(4),
      I1 => icmp_ln56_3_fu_338_p2_carry_i_4_0,
      I2 => icmp_ln56_3_fu_338_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_13\(4),
      I4 => rgb2hsv_data_dout(4),
      I5 => icmp_ln56_3_fu_338_p2_carry_i_23_n_3,
      O => S(2)
    );
icmp_ln56_3_fu_338_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_3_fu_338_p2_carry_i_24_n_3,
      I1 => \SRL_SIG_reg[0]_12\(2),
      I2 => icmp_ln56_3_fu_338_p2_carry_i_4_0,
      I3 => icmp_ln56_3_fu_338_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_13\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln56_3_fu_338_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_3_fu_338_p2_carry_i_25_n_3,
      I1 => \SRL_SIG_reg[0]_12\(0),
      I2 => icmp_ln56_3_fu_338_p2_carry_i_4_0,
      I3 => icmp_ln56_3_fu_338_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_13\(0),
      I5 => rgb2hsv_data_dout(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_42 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln56_2_fu_316_p2_carry : in STD_LOGIC;
    icmp_ln56_2_fu_316_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln56_2_fu_316_p2_carry_i_4_1 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_42 : entity is "colordetect_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_42 is
  signal \SRL_SIG_reg[0]_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln56_2_fu_316_p2_carry_i_10_n_3 : STD_LOGIC;
  signal icmp_ln56_2_fu_316_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln56_2_fu_316_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln56_2_fu_316_p2_carry_i_20_n_3 : STD_LOGIC;
  signal icmp_ln56_2_fu_316_p2_carry_i_22_n_3 : STD_LOGIC;
  signal icmp_ln56_2_fu_316_p2_carry_i_23_n_3 : STD_LOGIC;
  signal icmp_ln56_2_fu_316_p2_carry_i_24_n_3 : STD_LOGIC;
  signal icmp_ln56_2_fu_316_p2_carry_i_25_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_2_fu_316_p2_carry_i_10 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of icmp_ln56_2_fu_316_p2_carry_i_14 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of icmp_ln56_2_fu_316_p2_carry_i_17 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of icmp_ln56_2_fu_316_p2_carry_i_20 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of icmp_ln56_2_fu_316_p2_carry_i_22 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of icmp_ln56_2_fu_316_p2_carry_i_23 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of icmp_ln56_2_fu_316_p2_carry_i_24 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of icmp_ln56_2_fu_316_p2_carry_i_25 : label is "soft_lutpair111";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_10\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_10\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_10\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_10\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_10\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_10\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_10\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_10\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(0),
      Q => \SRL_SIG_reg[1]_11\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(1),
      Q => \SRL_SIG_reg[1]_11\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(2),
      Q => \SRL_SIG_reg[1]_11\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(3),
      Q => \SRL_SIG_reg[1]_11\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(4),
      Q => \SRL_SIG_reg[1]_11\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(5),
      Q => \SRL_SIG_reg[1]_11\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(6),
      Q => \SRL_SIG_reg[1]_11\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_10\(7),
      Q => \SRL_SIG_reg[1]_11\(7),
      R => '0'
    );
icmp_ln56_2_fu_316_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln56_2_fu_316_p2_carry_i_10_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_11\(6),
      I4 => icmp_ln56_2_fu_316_p2_carry,
      I5 => \SRL_SIG_reg[0]_10\(6),
      O => DI(3)
    );
icmp_ln56_2_fu_316_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_10\(7),
      I1 => icmp_ln56_2_fu_316_p2_carry_i_4_0,
      I2 => icmp_ln56_2_fu_316_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_11\(7),
      O => icmp_ln56_2_fu_316_p2_carry_i_10_n_3
    );
icmp_ln56_2_fu_316_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_10\(5),
      I1 => icmp_ln56_2_fu_316_p2_carry_i_4_0,
      I2 => icmp_ln56_2_fu_316_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_11\(5),
      O => icmp_ln56_2_fu_316_p2_carry_i_14_n_3
    );
icmp_ln56_2_fu_316_p2_carry_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_10\(3),
      I1 => icmp_ln56_2_fu_316_p2_carry_i_4_0,
      I2 => icmp_ln56_2_fu_316_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_11\(3),
      O => icmp_ln56_2_fu_316_p2_carry_i_17_n_3
    );
icmp_ln56_2_fu_316_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1717171111111711"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln56_2_fu_316_p2_carry_i_14_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_11\(4),
      I4 => icmp_ln56_2_fu_316_p2_carry,
      I5 => \SRL_SIG_reg[0]_10\(4),
      O => DI(2)
    );
icmp_ln56_2_fu_316_p2_carry_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_10\(1),
      I1 => icmp_ln56_2_fu_316_p2_carry_i_4_0,
      I2 => icmp_ln56_2_fu_316_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_11\(1),
      O => icmp_ln56_2_fu_316_p2_carry_i_20_n_3
    );
icmp_ln56_2_fu_316_p2_carry_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_11\(7),
      I2 => icmp_ln56_2_fu_316_p2_carry_i_4_1,
      I3 => icmp_ln56_2_fu_316_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_10\(7),
      O => icmp_ln56_2_fu_316_p2_carry_i_22_n_3
    );
icmp_ln56_2_fu_316_p2_carry_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AA6A"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_11\(5),
      I2 => icmp_ln56_2_fu_316_p2_carry_i_4_1,
      I3 => icmp_ln56_2_fu_316_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_10\(5),
      O => icmp_ln56_2_fu_316_p2_carry_i_23_n_3
    );
icmp_ln56_2_fu_316_p2_carry_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_11\(3),
      I2 => icmp_ln56_2_fu_316_p2_carry_i_4_1,
      I3 => icmp_ln56_2_fu_316_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_10\(3),
      O => icmp_ln56_2_fu_316_p2_carry_i_24_n_3
    );
icmp_ln56_2_fu_316_p2_carry_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AA6A"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_11\(1),
      I2 => icmp_ln56_2_fu_316_p2_carry_i_4_1,
      I3 => icmp_ln56_2_fu_316_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_10\(1),
      O => icmp_ln56_2_fu_316_p2_carry_i_25_n_3
    );
icmp_ln56_2_fu_316_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln56_2_fu_316_p2_carry_i_17_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_11\(2),
      I4 => icmp_ln56_2_fu_316_p2_carry,
      I5 => \SRL_SIG_reg[0]_10\(2),
      O => DI(1)
    );
icmp_ln56_2_fu_316_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1717171111111711"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln56_2_fu_316_p2_carry_i_20_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_11\(0),
      I4 => icmp_ln56_2_fu_316_p2_carry,
      I5 => \SRL_SIG_reg[0]_10\(0),
      O => DI(0)
    );
icmp_ln56_2_fu_316_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_2_fu_316_p2_carry_i_22_n_3,
      I1 => \SRL_SIG_reg[0]_10\(6),
      I2 => icmp_ln56_2_fu_316_p2_carry_i_4_0,
      I3 => icmp_ln56_2_fu_316_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_11\(6),
      I5 => rgb2hsv_data_dout(6),
      O => S(3)
    );
icmp_ln56_2_fu_316_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_10\(4),
      I1 => icmp_ln56_2_fu_316_p2_carry_i_4_0,
      I2 => icmp_ln56_2_fu_316_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_11\(4),
      I4 => rgb2hsv_data_dout(4),
      I5 => icmp_ln56_2_fu_316_p2_carry_i_23_n_3,
      O => S(2)
    );
icmp_ln56_2_fu_316_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_2_fu_316_p2_carry_i_24_n_3,
      I1 => \SRL_SIG_reg[0]_10\(2),
      I2 => icmp_ln56_2_fu_316_p2_carry_i_4_0,
      I3 => icmp_ln56_2_fu_316_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_11\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln56_2_fu_316_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A4575"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_10\(0),
      I1 => icmp_ln56_2_fu_316_p2_carry_i_4_0,
      I2 => icmp_ln56_2_fu_316_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_11\(0),
      I4 => rgb2hsv_data_dout(0),
      I5 => icmp_ln56_2_fu_316_p2_carry_i_25_n_3,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_43 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln56_fu_283_p2_carry : in STD_LOGIC;
    icmp_ln56_fu_283_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln56_fu_283_p2_carry_i_4_1 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_43 : entity is "colordetect_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_43 is
  signal \SRL_SIG_reg[0]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln56_fu_283_p2_carry_i_10_n_3 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_i_20_n_3 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_i_22_n_3 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_i_23_n_3 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_i_24_n_3 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_i_25_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_fu_283_p2_carry_i_10 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of icmp_ln56_fu_283_p2_carry_i_14 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of icmp_ln56_fu_283_p2_carry_i_17 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of icmp_ln56_fu_283_p2_carry_i_20 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of icmp_ln56_fu_283_p2_carry_i_22 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of icmp_ln56_fu_283_p2_carry_i_23 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of icmp_ln56_fu_283_p2_carry_i_24 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of icmp_ln56_fu_283_p2_carry_i_25 : label is "soft_lutpair106";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_8\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_8\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_8\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_8\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_8\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_8\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_8\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_8\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(0),
      Q => \SRL_SIG_reg[1]_9\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(1),
      Q => \SRL_SIG_reg[1]_9\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(2),
      Q => \SRL_SIG_reg[1]_9\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(3),
      Q => \SRL_SIG_reg[1]_9\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(4),
      Q => \SRL_SIG_reg[1]_9\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(5),
      Q => \SRL_SIG_reg[1]_9\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(6),
      Q => \SRL_SIG_reg[1]_9\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_8\(7),
      Q => \SRL_SIG_reg[1]_9\(7),
      R => '0'
    );
icmp_ln56_fu_283_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln56_fu_283_p2_carry_i_10_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_9\(6),
      I4 => icmp_ln56_fu_283_p2_carry,
      I5 => \SRL_SIG_reg[0]_8\(6),
      O => DI(3)
    );
icmp_ln56_fu_283_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_8\(7),
      I1 => icmp_ln56_fu_283_p2_carry_i_4_0,
      I2 => icmp_ln56_fu_283_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_9\(7),
      O => icmp_ln56_fu_283_p2_carry_i_10_n_3
    );
icmp_ln56_fu_283_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_8\(5),
      I1 => icmp_ln56_fu_283_p2_carry_i_4_0,
      I2 => icmp_ln56_fu_283_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_9\(5),
      O => icmp_ln56_fu_283_p2_carry_i_14_n_3
    );
icmp_ln56_fu_283_p2_carry_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_8\(3),
      I1 => icmp_ln56_fu_283_p2_carry_i_4_0,
      I2 => icmp_ln56_fu_283_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_9\(3),
      O => icmp_ln56_fu_283_p2_carry_i_17_n_3
    );
icmp_ln56_fu_283_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln56_fu_283_p2_carry_i_14_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_9\(4),
      I4 => icmp_ln56_fu_283_p2_carry,
      I5 => \SRL_SIG_reg[0]_8\(4),
      O => DI(2)
    );
icmp_ln56_fu_283_p2_carry_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_8\(1),
      I1 => icmp_ln56_fu_283_p2_carry_i_4_0,
      I2 => icmp_ln56_fu_283_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_9\(1),
      O => icmp_ln56_fu_283_p2_carry_i_20_n_3
    );
icmp_ln56_fu_283_p2_carry_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_9\(7),
      I2 => icmp_ln56_fu_283_p2_carry_i_4_1,
      I3 => icmp_ln56_fu_283_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_8\(7),
      O => icmp_ln56_fu_283_p2_carry_i_22_n_3
    );
icmp_ln56_fu_283_p2_carry_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_9\(5),
      I2 => icmp_ln56_fu_283_p2_carry_i_4_1,
      I3 => icmp_ln56_fu_283_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_8\(5),
      O => icmp_ln56_fu_283_p2_carry_i_23_n_3
    );
icmp_ln56_fu_283_p2_carry_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_9\(3),
      I2 => icmp_ln56_fu_283_p2_carry_i_4_1,
      I3 => icmp_ln56_fu_283_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_8\(3),
      O => icmp_ln56_fu_283_p2_carry_i_24_n_3
    );
icmp_ln56_fu_283_p2_carry_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_9\(1),
      I2 => icmp_ln56_fu_283_p2_carry_i_4_1,
      I3 => icmp_ln56_fu_283_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_8\(1),
      O => icmp_ln56_fu_283_p2_carry_i_25_n_3
    );
icmp_ln56_fu_283_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln56_fu_283_p2_carry_i_17_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_9\(2),
      I4 => icmp_ln56_fu_283_p2_carry,
      I5 => \SRL_SIG_reg[0]_8\(2),
      O => DI(1)
    );
icmp_ln56_fu_283_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D4444444D44"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln56_fu_283_p2_carry_i_20_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_9\(0),
      I4 => icmp_ln56_fu_283_p2_carry,
      I5 => \SRL_SIG_reg[0]_8\(0),
      O => DI(0)
    );
icmp_ln56_fu_283_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_fu_283_p2_carry_i_22_n_3,
      I1 => \SRL_SIG_reg[0]_8\(6),
      I2 => icmp_ln56_fu_283_p2_carry_i_4_0,
      I3 => icmp_ln56_fu_283_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_9\(6),
      I5 => rgb2hsv_data_dout(6),
      O => S(3)
    );
icmp_ln56_fu_283_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_fu_283_p2_carry_i_23_n_3,
      I1 => \SRL_SIG_reg[0]_8\(4),
      I2 => icmp_ln56_fu_283_p2_carry_i_4_0,
      I3 => icmp_ln56_fu_283_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_9\(4),
      I5 => rgb2hsv_data_dout(4),
      O => S(2)
    );
icmp_ln56_fu_283_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_fu_283_p2_carry_i_24_n_3,
      I1 => \SRL_SIG_reg[0]_8\(2),
      I2 => icmp_ln56_fu_283_p2_carry_i_4_0,
      I3 => icmp_ln56_fu_283_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_9\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln56_fu_283_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_fu_283_p2_carry_i_25_n_3,
      I1 => \SRL_SIG_reg[0]_8\(0),
      I2 => icmp_ln56_fu_283_p2_carry_i_4_0,
      I3 => icmp_ln56_fu_283_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_9\(0),
      I5 => rgb2hsv_data_dout(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_47 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln890_5_fu_519_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln890_5_fu_519_p2_carry_i_4_1 : in STD_LOGIC;
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln890_5_fu_519_p2_carry : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_47 : entity is "colordetect_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_47 is
  signal \SRL_SIG_reg[0]_42\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_43\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln890_5_fu_519_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln890_5_fu_519_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln890_5_fu_519_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln890_5_fu_519_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln890_5_fu_519_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln890_5_fu_519_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln890_5_fu_519_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln890_5_fu_519_p2_carry_i_9_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln890_5_fu_519_p2_carry_i_11 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of icmp_ln890_5_fu_519_p2_carry_i_12 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of icmp_ln890_5_fu_519_p2_carry_i_13 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of icmp_ln890_5_fu_519_p2_carry_i_14 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of icmp_ln890_5_fu_519_p2_carry_i_15 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of icmp_ln890_5_fu_519_p2_carry_i_16 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of icmp_ln890_5_fu_519_p2_carry_i_17 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of icmp_ln890_5_fu_519_p2_carry_i_9 : label is "soft_lutpair99";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_42\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_42\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_42\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_42\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_42\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_42\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_42\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_42\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_42\(0),
      Q => \SRL_SIG_reg[1]_43\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_42\(1),
      Q => \SRL_SIG_reg[1]_43\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_42\(2),
      Q => \SRL_SIG_reg[1]_43\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_42\(3),
      Q => \SRL_SIG_reg[1]_43\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_42\(4),
      Q => \SRL_SIG_reg[1]_43\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_42\(5),
      Q => \SRL_SIG_reg[1]_43\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_42\(6),
      Q => \SRL_SIG_reg[1]_43\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_42\(7),
      Q => \SRL_SIG_reg[1]_43\(7),
      R => '0'
    );
icmp_ln890_5_fu_519_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln890_5_fu_519_p2_carry_i_9_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_43\(6),
      I4 => icmp_ln890_5_fu_519_p2_carry,
      I5 => \SRL_SIG_reg[0]_42\(6),
      O => DI(3)
    );
icmp_ln890_5_fu_519_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_42\(5),
      I1 => icmp_ln890_5_fu_519_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_519_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_43\(5),
      O => icmp_ln890_5_fu_519_p2_carry_i_11_n_3
    );
icmp_ln890_5_fu_519_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_42\(3),
      I1 => icmp_ln890_5_fu_519_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_519_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_43\(3),
      O => icmp_ln890_5_fu_519_p2_carry_i_12_n_3
    );
icmp_ln890_5_fu_519_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_42\(1),
      I1 => icmp_ln890_5_fu_519_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_519_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_43\(1),
      O => icmp_ln890_5_fu_519_p2_carry_i_13_n_3
    );
icmp_ln890_5_fu_519_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_43\(7),
      I2 => icmp_ln890_5_fu_519_p2_carry_i_4_1,
      I3 => icmp_ln890_5_fu_519_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_42\(7),
      O => icmp_ln890_5_fu_519_p2_carry_i_14_n_3
    );
icmp_ln890_5_fu_519_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_43\(5),
      I2 => icmp_ln890_5_fu_519_p2_carry_i_4_1,
      I3 => icmp_ln890_5_fu_519_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_42\(5),
      O => icmp_ln890_5_fu_519_p2_carry_i_15_n_3
    );
icmp_ln890_5_fu_519_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_43\(3),
      I2 => icmp_ln890_5_fu_519_p2_carry_i_4_1,
      I3 => icmp_ln890_5_fu_519_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_42\(3),
      O => icmp_ln890_5_fu_519_p2_carry_i_16_n_3
    );
icmp_ln890_5_fu_519_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_43\(1),
      I2 => icmp_ln890_5_fu_519_p2_carry_i_4_1,
      I3 => icmp_ln890_5_fu_519_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_42\(1),
      O => icmp_ln890_5_fu_519_p2_carry_i_17_n_3
    );
icmp_ln890_5_fu_519_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln890_5_fu_519_p2_carry_i_11_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_43\(4),
      I4 => icmp_ln890_5_fu_519_p2_carry,
      I5 => \SRL_SIG_reg[0]_42\(4),
      O => DI(2)
    );
icmp_ln890_5_fu_519_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln890_5_fu_519_p2_carry_i_12_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_43\(2),
      I4 => icmp_ln890_5_fu_519_p2_carry,
      I5 => \SRL_SIG_reg[0]_42\(2),
      O => DI(1)
    );
icmp_ln890_5_fu_519_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln890_5_fu_519_p2_carry_i_13_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_43\(0),
      I4 => icmp_ln890_5_fu_519_p2_carry,
      I5 => \SRL_SIG_reg[0]_42\(0),
      O => DI(0)
    );
icmp_ln890_5_fu_519_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_5_fu_519_p2_carry_i_14_n_3,
      I1 => \SRL_SIG_reg[0]_42\(6),
      I2 => icmp_ln890_5_fu_519_p2_carry_i_4_0,
      I3 => icmp_ln890_5_fu_519_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_43\(6),
      I5 => rgb2hsv_data_dout(6),
      O => S(3)
    );
icmp_ln890_5_fu_519_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_5_fu_519_p2_carry_i_15_n_3,
      I1 => \SRL_SIG_reg[0]_42\(4),
      I2 => icmp_ln890_5_fu_519_p2_carry_i_4_0,
      I3 => icmp_ln890_5_fu_519_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_43\(4),
      I5 => rgb2hsv_data_dout(4),
      O => S(2)
    );
icmp_ln890_5_fu_519_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_5_fu_519_p2_carry_i_16_n_3,
      I1 => \SRL_SIG_reg[0]_42\(2),
      I2 => icmp_ln890_5_fu_519_p2_carry_i_4_0,
      I3 => icmp_ln890_5_fu_519_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_43\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln890_5_fu_519_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_5_fu_519_p2_carry_i_17_n_3,
      I1 => \SRL_SIG_reg[0]_42\(0),
      I2 => icmp_ln890_5_fu_519_p2_carry_i_4_0,
      I3 => icmp_ln890_5_fu_519_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_43\(0),
      I5 => rgb2hsv_data_dout(0),
      O => S(0)
    );
icmp_ln890_5_fu_519_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_42\(7),
      I1 => icmp_ln890_5_fu_519_p2_carry_i_4_0,
      I2 => icmp_ln890_5_fu_519_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_43\(7),
      O => icmp_ln890_5_fu_519_p2_carry_i_9_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_48 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    and_ln1348_5_fu_565_p2 : out STD_LOGIC;
    icmp_ln890_4_fu_497_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln890_4_fu_497_p2_carry_i_4_1 : in STD_LOGIC;
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln890_4_fu_497_p2_carry : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_5_reg_719_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_5_reg_719_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_5_reg_719_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_5_reg_719_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_5_reg_719_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_48 : entity is "colordetect_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_48 is
  signal \SRL_SIG_reg[0]_40\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_41\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln890_4_fu_497_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln890_4_fu_497_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln890_4_fu_497_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln890_4_fu_497_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln890_4_fu_497_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln890_4_fu_497_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln890_4_fu_497_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln890_4_fu_497_p2_carry_i_9_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln890_4_fu_497_p2_carry_i_11 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of icmp_ln890_4_fu_497_p2_carry_i_12 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of icmp_ln890_4_fu_497_p2_carry_i_13 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of icmp_ln890_4_fu_497_p2_carry_i_14 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of icmp_ln890_4_fu_497_p2_carry_i_15 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of icmp_ln890_4_fu_497_p2_carry_i_16 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of icmp_ln890_4_fu_497_p2_carry_i_17 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of icmp_ln890_4_fu_497_p2_carry_i_9 : label is "soft_lutpair94";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_40\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_40\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_40\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_40\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_40\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_40\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_40\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_40\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_40\(0),
      Q => \SRL_SIG_reg[1]_41\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_40\(1),
      Q => \SRL_SIG_reg[1]_41\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_40\(2),
      Q => \SRL_SIG_reg[1]_41\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_40\(3),
      Q => \SRL_SIG_reg[1]_41\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_40\(4),
      Q => \SRL_SIG_reg[1]_41\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_40\(5),
      Q => \SRL_SIG_reg[1]_41\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_40\(6),
      Q => \SRL_SIG_reg[1]_41\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_40\(7),
      Q => \SRL_SIG_reg[1]_41\(7),
      R => '0'
    );
\and_ln1348_5_reg_719[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => CO(0),
      I1 => \and_ln1348_5_reg_719_reg[0]\(0),
      I2 => \and_ln1348_5_reg_719_reg[0]_0\(0),
      I3 => \and_ln1348_5_reg_719_reg[0]_1\(0),
      I4 => \and_ln1348_5_reg_719_reg[0]_2\(0),
      I5 => \and_ln1348_5_reg_719_reg[0]_3\(0),
      O => and_ln1348_5_fu_565_p2
    );
icmp_ln890_4_fu_497_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln890_4_fu_497_p2_carry_i_9_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_41\(6),
      I4 => icmp_ln890_4_fu_497_p2_carry,
      I5 => \SRL_SIG_reg[0]_40\(6),
      O => DI(3)
    );
icmp_ln890_4_fu_497_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_40\(5),
      I1 => icmp_ln890_4_fu_497_p2_carry_i_4_0,
      I2 => icmp_ln890_4_fu_497_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_41\(5),
      O => icmp_ln890_4_fu_497_p2_carry_i_11_n_3
    );
icmp_ln890_4_fu_497_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_40\(3),
      I1 => icmp_ln890_4_fu_497_p2_carry_i_4_0,
      I2 => icmp_ln890_4_fu_497_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_41\(3),
      O => icmp_ln890_4_fu_497_p2_carry_i_12_n_3
    );
icmp_ln890_4_fu_497_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_40\(1),
      I1 => icmp_ln890_4_fu_497_p2_carry_i_4_0,
      I2 => icmp_ln890_4_fu_497_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_41\(1),
      O => icmp_ln890_4_fu_497_p2_carry_i_13_n_3
    );
icmp_ln890_4_fu_497_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_41\(7),
      I2 => icmp_ln890_4_fu_497_p2_carry_i_4_1,
      I3 => icmp_ln890_4_fu_497_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_40\(7),
      O => icmp_ln890_4_fu_497_p2_carry_i_14_n_3
    );
icmp_ln890_4_fu_497_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_41\(5),
      I2 => icmp_ln890_4_fu_497_p2_carry_i_4_1,
      I3 => icmp_ln890_4_fu_497_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_40\(5),
      O => icmp_ln890_4_fu_497_p2_carry_i_15_n_3
    );
icmp_ln890_4_fu_497_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_41\(3),
      I2 => icmp_ln890_4_fu_497_p2_carry_i_4_1,
      I3 => icmp_ln890_4_fu_497_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_40\(3),
      O => icmp_ln890_4_fu_497_p2_carry_i_16_n_3
    );
icmp_ln890_4_fu_497_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_41\(1),
      I2 => icmp_ln890_4_fu_497_p2_carry_i_4_1,
      I3 => icmp_ln890_4_fu_497_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_40\(1),
      O => icmp_ln890_4_fu_497_p2_carry_i_17_n_3
    );
icmp_ln890_4_fu_497_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln890_4_fu_497_p2_carry_i_11_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_41\(4),
      I4 => icmp_ln890_4_fu_497_p2_carry,
      I5 => \SRL_SIG_reg[0]_40\(4),
      O => DI(2)
    );
icmp_ln890_4_fu_497_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln890_4_fu_497_p2_carry_i_12_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_41\(2),
      I4 => icmp_ln890_4_fu_497_p2_carry,
      I5 => \SRL_SIG_reg[0]_40\(2),
      O => DI(1)
    );
icmp_ln890_4_fu_497_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln890_4_fu_497_p2_carry_i_13_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_41\(0),
      I4 => icmp_ln890_4_fu_497_p2_carry,
      I5 => \SRL_SIG_reg[0]_40\(0),
      O => DI(0)
    );
icmp_ln890_4_fu_497_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_4_fu_497_p2_carry_i_14_n_3,
      I1 => \SRL_SIG_reg[0]_40\(6),
      I2 => icmp_ln890_4_fu_497_p2_carry_i_4_0,
      I3 => icmp_ln890_4_fu_497_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_41\(6),
      I5 => rgb2hsv_data_dout(6),
      O => S(3)
    );
icmp_ln890_4_fu_497_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_4_fu_497_p2_carry_i_15_n_3,
      I1 => \SRL_SIG_reg[0]_40\(4),
      I2 => icmp_ln890_4_fu_497_p2_carry_i_4_0,
      I3 => icmp_ln890_4_fu_497_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_41\(4),
      I5 => rgb2hsv_data_dout(4),
      O => S(2)
    );
icmp_ln890_4_fu_497_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_4_fu_497_p2_carry_i_16_n_3,
      I1 => \SRL_SIG_reg[0]_40\(2),
      I2 => icmp_ln890_4_fu_497_p2_carry_i_4_0,
      I3 => icmp_ln890_4_fu_497_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_41\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln890_4_fu_497_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_4_fu_497_p2_carry_i_17_n_3,
      I1 => \SRL_SIG_reg[0]_40\(0),
      I2 => icmp_ln890_4_fu_497_p2_carry_i_4_0,
      I3 => icmp_ln890_4_fu_497_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_41\(0),
      I5 => rgb2hsv_data_dout(0),
      O => S(0)
    );
icmp_ln890_4_fu_497_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_40\(7),
      I1 => icmp_ln890_4_fu_497_p2_carry_i_4_0,
      I2 => icmp_ln890_4_fu_497_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_41\(7),
      O => icmp_ln890_4_fu_497_p2_carry_i_9_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_49 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln56_9_fu_486_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln56_9_fu_486_p2_carry_i_4_1 : in STD_LOGIC;
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln56_9_fu_486_p2_carry : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_49 : entity is "colordetect_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_49 is
  signal \SRL_SIG_reg[0]_38\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_39\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln56_9_fu_486_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln56_9_fu_486_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln56_9_fu_486_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln56_9_fu_486_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln56_9_fu_486_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln56_9_fu_486_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln56_9_fu_486_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln56_9_fu_486_p2_carry_i_9_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_9_fu_486_p2_carry_i_11 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of icmp_ln56_9_fu_486_p2_carry_i_12 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of icmp_ln56_9_fu_486_p2_carry_i_13 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of icmp_ln56_9_fu_486_p2_carry_i_14 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of icmp_ln56_9_fu_486_p2_carry_i_15 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of icmp_ln56_9_fu_486_p2_carry_i_16 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of icmp_ln56_9_fu_486_p2_carry_i_17 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of icmp_ln56_9_fu_486_p2_carry_i_9 : label is "soft_lutpair89";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_38\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_38\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_38\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_38\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_38\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_38\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_38\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_38\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_38\(0),
      Q => \SRL_SIG_reg[1]_39\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_38\(1),
      Q => \SRL_SIG_reg[1]_39\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_38\(2),
      Q => \SRL_SIG_reg[1]_39\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_38\(3),
      Q => \SRL_SIG_reg[1]_39\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_38\(4),
      Q => \SRL_SIG_reg[1]_39\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_38\(5),
      Q => \SRL_SIG_reg[1]_39\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_38\(6),
      Q => \SRL_SIG_reg[1]_39\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_38\(7),
      Q => \SRL_SIG_reg[1]_39\(7),
      R => '0'
    );
icmp_ln56_9_fu_486_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln56_9_fu_486_p2_carry_i_9_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_39\(6),
      I4 => icmp_ln56_9_fu_486_p2_carry,
      I5 => \SRL_SIG_reg[0]_38\(6),
      O => DI(3)
    );
icmp_ln56_9_fu_486_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_38\(5),
      I1 => icmp_ln56_9_fu_486_p2_carry_i_4_0,
      I2 => icmp_ln56_9_fu_486_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_39\(5),
      O => icmp_ln56_9_fu_486_p2_carry_i_11_n_3
    );
icmp_ln56_9_fu_486_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_38\(3),
      I1 => icmp_ln56_9_fu_486_p2_carry_i_4_0,
      I2 => icmp_ln56_9_fu_486_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_39\(3),
      O => icmp_ln56_9_fu_486_p2_carry_i_12_n_3
    );
icmp_ln56_9_fu_486_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_38\(1),
      I1 => icmp_ln56_9_fu_486_p2_carry_i_4_0,
      I2 => icmp_ln56_9_fu_486_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_39\(1),
      O => icmp_ln56_9_fu_486_p2_carry_i_13_n_3
    );
icmp_ln56_9_fu_486_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_39\(7),
      I2 => icmp_ln56_9_fu_486_p2_carry_i_4_1,
      I3 => icmp_ln56_9_fu_486_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_38\(7),
      O => icmp_ln56_9_fu_486_p2_carry_i_14_n_3
    );
icmp_ln56_9_fu_486_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_39\(5),
      I2 => icmp_ln56_9_fu_486_p2_carry_i_4_1,
      I3 => icmp_ln56_9_fu_486_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_38\(5),
      O => icmp_ln56_9_fu_486_p2_carry_i_15_n_3
    );
icmp_ln56_9_fu_486_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_39\(3),
      I2 => icmp_ln56_9_fu_486_p2_carry_i_4_1,
      I3 => icmp_ln56_9_fu_486_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_38\(3),
      O => icmp_ln56_9_fu_486_p2_carry_i_16_n_3
    );
icmp_ln56_9_fu_486_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_39\(1),
      I2 => icmp_ln56_9_fu_486_p2_carry_i_4_1,
      I3 => icmp_ln56_9_fu_486_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_38\(1),
      O => icmp_ln56_9_fu_486_p2_carry_i_17_n_3
    );
icmp_ln56_9_fu_486_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln56_9_fu_486_p2_carry_i_11_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_39\(4),
      I4 => icmp_ln56_9_fu_486_p2_carry,
      I5 => \SRL_SIG_reg[0]_38\(4),
      O => DI(2)
    );
icmp_ln56_9_fu_486_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln56_9_fu_486_p2_carry_i_12_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_39\(2),
      I4 => icmp_ln56_9_fu_486_p2_carry,
      I5 => \SRL_SIG_reg[0]_38\(2),
      O => DI(1)
    );
icmp_ln56_9_fu_486_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln56_9_fu_486_p2_carry_i_13_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_39\(0),
      I4 => icmp_ln56_9_fu_486_p2_carry,
      I5 => \SRL_SIG_reg[0]_38\(0),
      O => DI(0)
    );
icmp_ln56_9_fu_486_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_9_fu_486_p2_carry_i_14_n_3,
      I1 => \SRL_SIG_reg[0]_38\(6),
      I2 => icmp_ln56_9_fu_486_p2_carry_i_4_0,
      I3 => icmp_ln56_9_fu_486_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_39\(6),
      I5 => rgb2hsv_data_dout(6),
      O => S(3)
    );
icmp_ln56_9_fu_486_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_9_fu_486_p2_carry_i_15_n_3,
      I1 => \SRL_SIG_reg[0]_38\(4),
      I2 => icmp_ln56_9_fu_486_p2_carry_i_4_0,
      I3 => icmp_ln56_9_fu_486_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_39\(4),
      I5 => rgb2hsv_data_dout(4),
      O => S(2)
    );
icmp_ln56_9_fu_486_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_9_fu_486_p2_carry_i_16_n_3,
      I1 => \SRL_SIG_reg[0]_38\(2),
      I2 => icmp_ln56_9_fu_486_p2_carry_i_4_0,
      I3 => icmp_ln56_9_fu_486_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_39\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln56_9_fu_486_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_9_fu_486_p2_carry_i_17_n_3,
      I1 => \SRL_SIG_reg[0]_38\(0),
      I2 => icmp_ln56_9_fu_486_p2_carry_i_4_0,
      I3 => icmp_ln56_9_fu_486_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_39\(0),
      I5 => rgb2hsv_data_dout(0),
      O => S(0)
    );
icmp_ln56_9_fu_486_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_38\(7),
      I1 => icmp_ln56_9_fu_486_p2_carry_i_4_0,
      I2 => icmp_ln56_9_fu_486_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_39\(7),
      O => icmp_ln56_9_fu_486_p2_carry_i_9_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_50 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln890_3_fu_423_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln890_3_fu_423_p2_carry_i_4_1 : in STD_LOGIC;
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln890_3_fu_423_p2_carry : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_50 : entity is "colordetect_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_50 is
  signal \SRL_SIG_reg[0]_30\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_31\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln890_3_fu_423_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln890_3_fu_423_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln890_3_fu_423_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln890_3_fu_423_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln890_3_fu_423_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln890_3_fu_423_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln890_3_fu_423_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln890_3_fu_423_p2_carry_i_9_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln890_3_fu_423_p2_carry_i_11 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of icmp_ln890_3_fu_423_p2_carry_i_12 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of icmp_ln890_3_fu_423_p2_carry_i_13 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of icmp_ln890_3_fu_423_p2_carry_i_14 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of icmp_ln890_3_fu_423_p2_carry_i_15 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of icmp_ln890_3_fu_423_p2_carry_i_16 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of icmp_ln890_3_fu_423_p2_carry_i_17 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of icmp_ln890_3_fu_423_p2_carry_i_9 : label is "soft_lutpair84";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_30\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_30\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_30\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_30\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_30\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_30\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_30\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_30\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_30\(0),
      Q => \SRL_SIG_reg[1]_31\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_30\(1),
      Q => \SRL_SIG_reg[1]_31\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_30\(2),
      Q => \SRL_SIG_reg[1]_31\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_30\(3),
      Q => \SRL_SIG_reg[1]_31\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_30\(4),
      Q => \SRL_SIG_reg[1]_31\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_30\(5),
      Q => \SRL_SIG_reg[1]_31\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_30\(6),
      Q => \SRL_SIG_reg[1]_31\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_30\(7),
      Q => \SRL_SIG_reg[1]_31\(7),
      R => '0'
    );
icmp_ln890_3_fu_423_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln890_3_fu_423_p2_carry_i_9_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_31\(6),
      I4 => icmp_ln890_3_fu_423_p2_carry,
      I5 => \SRL_SIG_reg[0]_30\(6),
      O => DI(3)
    );
icmp_ln890_3_fu_423_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_30\(5),
      I1 => icmp_ln890_3_fu_423_p2_carry_i_4_0,
      I2 => icmp_ln890_3_fu_423_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_31\(5),
      O => icmp_ln890_3_fu_423_p2_carry_i_11_n_3
    );
icmp_ln890_3_fu_423_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_30\(3),
      I1 => icmp_ln890_3_fu_423_p2_carry_i_4_0,
      I2 => icmp_ln890_3_fu_423_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_31\(3),
      O => icmp_ln890_3_fu_423_p2_carry_i_12_n_3
    );
icmp_ln890_3_fu_423_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_30\(1),
      I1 => icmp_ln890_3_fu_423_p2_carry_i_4_0,
      I2 => icmp_ln890_3_fu_423_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_31\(1),
      O => icmp_ln890_3_fu_423_p2_carry_i_13_n_3
    );
icmp_ln890_3_fu_423_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_31\(7),
      I2 => icmp_ln890_3_fu_423_p2_carry_i_4_1,
      I3 => icmp_ln890_3_fu_423_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_30\(7),
      O => icmp_ln890_3_fu_423_p2_carry_i_14_n_3
    );
icmp_ln890_3_fu_423_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_31\(5),
      I2 => icmp_ln890_3_fu_423_p2_carry_i_4_1,
      I3 => icmp_ln890_3_fu_423_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_30\(5),
      O => icmp_ln890_3_fu_423_p2_carry_i_15_n_3
    );
icmp_ln890_3_fu_423_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_31\(3),
      I2 => icmp_ln890_3_fu_423_p2_carry_i_4_1,
      I3 => icmp_ln890_3_fu_423_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_30\(3),
      O => icmp_ln890_3_fu_423_p2_carry_i_16_n_3
    );
icmp_ln890_3_fu_423_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_31\(1),
      I2 => icmp_ln890_3_fu_423_p2_carry_i_4_1,
      I3 => icmp_ln890_3_fu_423_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_30\(1),
      O => icmp_ln890_3_fu_423_p2_carry_i_17_n_3
    );
icmp_ln890_3_fu_423_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln890_3_fu_423_p2_carry_i_11_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_31\(4),
      I4 => icmp_ln890_3_fu_423_p2_carry,
      I5 => \SRL_SIG_reg[0]_30\(4),
      O => DI(2)
    );
icmp_ln890_3_fu_423_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln890_3_fu_423_p2_carry_i_12_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_31\(2),
      I4 => icmp_ln890_3_fu_423_p2_carry,
      I5 => \SRL_SIG_reg[0]_30\(2),
      O => DI(1)
    );
icmp_ln890_3_fu_423_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln890_3_fu_423_p2_carry_i_13_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_31\(0),
      I4 => icmp_ln890_3_fu_423_p2_carry,
      I5 => \SRL_SIG_reg[0]_30\(0),
      O => DI(0)
    );
icmp_ln890_3_fu_423_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_3_fu_423_p2_carry_i_14_n_3,
      I1 => \SRL_SIG_reg[0]_30\(6),
      I2 => icmp_ln890_3_fu_423_p2_carry_i_4_0,
      I3 => icmp_ln890_3_fu_423_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_31\(6),
      I5 => rgb2hsv_data_dout(6),
      O => S(3)
    );
icmp_ln890_3_fu_423_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_3_fu_423_p2_carry_i_15_n_3,
      I1 => \SRL_SIG_reg[0]_30\(4),
      I2 => icmp_ln890_3_fu_423_p2_carry_i_4_0,
      I3 => icmp_ln890_3_fu_423_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_31\(4),
      I5 => rgb2hsv_data_dout(4),
      O => S(2)
    );
icmp_ln890_3_fu_423_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_3_fu_423_p2_carry_i_16_n_3,
      I1 => \SRL_SIG_reg[0]_30\(2),
      I2 => icmp_ln890_3_fu_423_p2_carry_i_4_0,
      I3 => icmp_ln890_3_fu_423_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_31\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln890_3_fu_423_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_3_fu_423_p2_carry_i_17_n_3,
      I1 => \SRL_SIG_reg[0]_30\(0),
      I2 => icmp_ln890_3_fu_423_p2_carry_i_4_0,
      I3 => icmp_ln890_3_fu_423_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_31\(0),
      I5 => rgb2hsv_data_dout(0),
      O => S(0)
    );
icmp_ln890_3_fu_423_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_30\(7),
      I1 => icmp_ln890_3_fu_423_p2_carry_i_4_0,
      I2 => icmp_ln890_3_fu_423_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_31\(7),
      O => icmp_ln890_3_fu_423_p2_carry_i_9_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_51 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln890_2_fu_401_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln890_2_fu_401_p2_carry_i_4_1 : in STD_LOGIC;
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln890_2_fu_401_p2_carry : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_51 : entity is "colordetect_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_51 is
  signal \SRL_SIG_reg[0]_28\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_29\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln890_2_fu_401_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln890_2_fu_401_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln890_2_fu_401_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln890_2_fu_401_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln890_2_fu_401_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln890_2_fu_401_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln890_2_fu_401_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln890_2_fu_401_p2_carry_i_9_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln890_2_fu_401_p2_carry_i_11 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of icmp_ln890_2_fu_401_p2_carry_i_12 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of icmp_ln890_2_fu_401_p2_carry_i_13 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of icmp_ln890_2_fu_401_p2_carry_i_14 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of icmp_ln890_2_fu_401_p2_carry_i_15 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of icmp_ln890_2_fu_401_p2_carry_i_16 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of icmp_ln890_2_fu_401_p2_carry_i_17 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of icmp_ln890_2_fu_401_p2_carry_i_9 : label is "soft_lutpair79";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_28\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_28\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_28\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_28\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_28\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_28\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_28\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_28\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_28\(0),
      Q => \SRL_SIG_reg[1]_29\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_28\(1),
      Q => \SRL_SIG_reg[1]_29\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_28\(2),
      Q => \SRL_SIG_reg[1]_29\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_28\(3),
      Q => \SRL_SIG_reg[1]_29\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_28\(4),
      Q => \SRL_SIG_reg[1]_29\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_28\(5),
      Q => \SRL_SIG_reg[1]_29\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_28\(6),
      Q => \SRL_SIG_reg[1]_29\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_28\(7),
      Q => \SRL_SIG_reg[1]_29\(7),
      R => '0'
    );
icmp_ln890_2_fu_401_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln890_2_fu_401_p2_carry_i_9_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_29\(6),
      I4 => icmp_ln890_2_fu_401_p2_carry,
      I5 => \SRL_SIG_reg[0]_28\(6),
      O => DI(3)
    );
icmp_ln890_2_fu_401_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_28\(5),
      I1 => icmp_ln890_2_fu_401_p2_carry_i_4_0,
      I2 => icmp_ln890_2_fu_401_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_29\(5),
      O => icmp_ln890_2_fu_401_p2_carry_i_11_n_3
    );
icmp_ln890_2_fu_401_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_28\(3),
      I1 => icmp_ln890_2_fu_401_p2_carry_i_4_0,
      I2 => icmp_ln890_2_fu_401_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_29\(3),
      O => icmp_ln890_2_fu_401_p2_carry_i_12_n_3
    );
icmp_ln890_2_fu_401_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_28\(1),
      I1 => icmp_ln890_2_fu_401_p2_carry_i_4_0,
      I2 => icmp_ln890_2_fu_401_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_29\(1),
      O => icmp_ln890_2_fu_401_p2_carry_i_13_n_3
    );
icmp_ln890_2_fu_401_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_29\(7),
      I2 => icmp_ln890_2_fu_401_p2_carry_i_4_1,
      I3 => icmp_ln890_2_fu_401_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_28\(7),
      O => icmp_ln890_2_fu_401_p2_carry_i_14_n_3
    );
icmp_ln890_2_fu_401_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_29\(5),
      I2 => icmp_ln890_2_fu_401_p2_carry_i_4_1,
      I3 => icmp_ln890_2_fu_401_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_28\(5),
      O => icmp_ln890_2_fu_401_p2_carry_i_15_n_3
    );
icmp_ln890_2_fu_401_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_29\(3),
      I2 => icmp_ln890_2_fu_401_p2_carry_i_4_1,
      I3 => icmp_ln890_2_fu_401_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_28\(3),
      O => icmp_ln890_2_fu_401_p2_carry_i_16_n_3
    );
icmp_ln890_2_fu_401_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_29\(1),
      I2 => icmp_ln890_2_fu_401_p2_carry_i_4_1,
      I3 => icmp_ln890_2_fu_401_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_28\(1),
      O => icmp_ln890_2_fu_401_p2_carry_i_17_n_3
    );
icmp_ln890_2_fu_401_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln890_2_fu_401_p2_carry_i_11_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_29\(4),
      I4 => icmp_ln890_2_fu_401_p2_carry,
      I5 => \SRL_SIG_reg[0]_28\(4),
      O => DI(2)
    );
icmp_ln890_2_fu_401_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln890_2_fu_401_p2_carry_i_12_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_29\(2),
      I4 => icmp_ln890_2_fu_401_p2_carry,
      I5 => \SRL_SIG_reg[0]_28\(2),
      O => DI(1)
    );
icmp_ln890_2_fu_401_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln890_2_fu_401_p2_carry_i_13_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_29\(0),
      I4 => icmp_ln890_2_fu_401_p2_carry,
      I5 => \SRL_SIG_reg[0]_28\(0),
      O => DI(0)
    );
icmp_ln890_2_fu_401_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_2_fu_401_p2_carry_i_14_n_3,
      I1 => \SRL_SIG_reg[0]_28\(6),
      I2 => icmp_ln890_2_fu_401_p2_carry_i_4_0,
      I3 => icmp_ln890_2_fu_401_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_29\(6),
      I5 => rgb2hsv_data_dout(6),
      O => S(3)
    );
icmp_ln890_2_fu_401_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_2_fu_401_p2_carry_i_15_n_3,
      I1 => \SRL_SIG_reg[0]_28\(4),
      I2 => icmp_ln890_2_fu_401_p2_carry_i_4_0,
      I3 => icmp_ln890_2_fu_401_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_29\(4),
      I5 => rgb2hsv_data_dout(4),
      O => S(2)
    );
icmp_ln890_2_fu_401_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_2_fu_401_p2_carry_i_16_n_3,
      I1 => \SRL_SIG_reg[0]_28\(2),
      I2 => icmp_ln890_2_fu_401_p2_carry_i_4_0,
      I3 => icmp_ln890_2_fu_401_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_29\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln890_2_fu_401_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_2_fu_401_p2_carry_i_17_n_3,
      I1 => \SRL_SIG_reg[0]_28\(0),
      I2 => icmp_ln890_2_fu_401_p2_carry_i_4_0,
      I3 => icmp_ln890_2_fu_401_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_29\(0),
      I5 => rgb2hsv_data_dout(0),
      O => S(0)
    );
icmp_ln890_2_fu_401_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_28\(7),
      I1 => icmp_ln890_2_fu_401_p2_carry_i_4_0,
      I2 => icmp_ln890_2_fu_401_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_29\(7),
      O => icmp_ln890_2_fu_401_p2_carry_i_9_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_52 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    and_ln1348_3_fu_469_p2 : out STD_LOGIC;
    icmp_ln56_5_fu_390_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln56_5_fu_390_p2_carry_i_4_1 : in STD_LOGIC;
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln56_5_fu_390_p2_carry : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_3_reg_714_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_3_reg_714_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_3_reg_714_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_3_reg_714_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_3_reg_714_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_52 : entity is "colordetect_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_52 is
  signal \SRL_SIG_reg[0]_26\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_27\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln56_5_fu_390_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln56_5_fu_390_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln56_5_fu_390_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln56_5_fu_390_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln56_5_fu_390_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln56_5_fu_390_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln56_5_fu_390_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln56_5_fu_390_p2_carry_i_9_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_5_fu_390_p2_carry_i_11 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of icmp_ln56_5_fu_390_p2_carry_i_12 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of icmp_ln56_5_fu_390_p2_carry_i_13 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of icmp_ln56_5_fu_390_p2_carry_i_14 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of icmp_ln56_5_fu_390_p2_carry_i_15 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of icmp_ln56_5_fu_390_p2_carry_i_16 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of icmp_ln56_5_fu_390_p2_carry_i_17 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of icmp_ln56_5_fu_390_p2_carry_i_9 : label is "soft_lutpair74";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_26\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_26\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_26\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_26\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_26\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_26\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_26\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_26\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_26\(0),
      Q => \SRL_SIG_reg[1]_27\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_26\(1),
      Q => \SRL_SIG_reg[1]_27\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_26\(2),
      Q => \SRL_SIG_reg[1]_27\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_26\(3),
      Q => \SRL_SIG_reg[1]_27\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_26\(4),
      Q => \SRL_SIG_reg[1]_27\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_26\(5),
      Q => \SRL_SIG_reg[1]_27\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_26\(6),
      Q => \SRL_SIG_reg[1]_27\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_26\(7),
      Q => \SRL_SIG_reg[1]_27\(7),
      R => '0'
    );
\and_ln1348_3_reg_714[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => CO(0),
      I1 => \and_ln1348_3_reg_714_reg[0]\(0),
      I2 => \and_ln1348_3_reg_714_reg[0]_0\(0),
      I3 => \and_ln1348_3_reg_714_reg[0]_1\(0),
      I4 => \and_ln1348_3_reg_714_reg[0]_2\(0),
      I5 => \and_ln1348_3_reg_714_reg[0]_3\(0),
      O => and_ln1348_3_fu_469_p2
    );
icmp_ln56_5_fu_390_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln56_5_fu_390_p2_carry_i_9_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_27\(6),
      I4 => icmp_ln56_5_fu_390_p2_carry,
      I5 => \SRL_SIG_reg[0]_26\(6),
      O => DI(3)
    );
icmp_ln56_5_fu_390_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_26\(5),
      I1 => icmp_ln56_5_fu_390_p2_carry_i_4_0,
      I2 => icmp_ln56_5_fu_390_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_27\(5),
      O => icmp_ln56_5_fu_390_p2_carry_i_11_n_3
    );
icmp_ln56_5_fu_390_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_26\(3),
      I1 => icmp_ln56_5_fu_390_p2_carry_i_4_0,
      I2 => icmp_ln56_5_fu_390_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_27\(3),
      O => icmp_ln56_5_fu_390_p2_carry_i_12_n_3
    );
icmp_ln56_5_fu_390_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_26\(1),
      I1 => icmp_ln56_5_fu_390_p2_carry_i_4_0,
      I2 => icmp_ln56_5_fu_390_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_27\(1),
      O => icmp_ln56_5_fu_390_p2_carry_i_13_n_3
    );
icmp_ln56_5_fu_390_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_27\(7),
      I2 => icmp_ln56_5_fu_390_p2_carry_i_4_1,
      I3 => icmp_ln56_5_fu_390_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_26\(7),
      O => icmp_ln56_5_fu_390_p2_carry_i_14_n_3
    );
icmp_ln56_5_fu_390_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_27\(5),
      I2 => icmp_ln56_5_fu_390_p2_carry_i_4_1,
      I3 => icmp_ln56_5_fu_390_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_26\(5),
      O => icmp_ln56_5_fu_390_p2_carry_i_15_n_3
    );
icmp_ln56_5_fu_390_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_27\(3),
      I2 => icmp_ln56_5_fu_390_p2_carry_i_4_1,
      I3 => icmp_ln56_5_fu_390_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_26\(3),
      O => icmp_ln56_5_fu_390_p2_carry_i_16_n_3
    );
icmp_ln56_5_fu_390_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_27\(1),
      I2 => icmp_ln56_5_fu_390_p2_carry_i_4_1,
      I3 => icmp_ln56_5_fu_390_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_26\(1),
      O => icmp_ln56_5_fu_390_p2_carry_i_17_n_3
    );
icmp_ln56_5_fu_390_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln56_5_fu_390_p2_carry_i_11_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_27\(4),
      I4 => icmp_ln56_5_fu_390_p2_carry,
      I5 => \SRL_SIG_reg[0]_26\(4),
      O => DI(2)
    );
icmp_ln56_5_fu_390_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln56_5_fu_390_p2_carry_i_12_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_27\(2),
      I4 => icmp_ln56_5_fu_390_p2_carry,
      I5 => \SRL_SIG_reg[0]_26\(2),
      O => DI(1)
    );
icmp_ln56_5_fu_390_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln56_5_fu_390_p2_carry_i_13_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_27\(0),
      I4 => icmp_ln56_5_fu_390_p2_carry,
      I5 => \SRL_SIG_reg[0]_26\(0),
      O => DI(0)
    );
icmp_ln56_5_fu_390_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_5_fu_390_p2_carry_i_14_n_3,
      I1 => \SRL_SIG_reg[0]_26\(6),
      I2 => icmp_ln56_5_fu_390_p2_carry_i_4_0,
      I3 => icmp_ln56_5_fu_390_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_27\(6),
      I5 => rgb2hsv_data_dout(6),
      O => S(3)
    );
icmp_ln56_5_fu_390_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_5_fu_390_p2_carry_i_15_n_3,
      I1 => \SRL_SIG_reg[0]_26\(4),
      I2 => icmp_ln56_5_fu_390_p2_carry_i_4_0,
      I3 => icmp_ln56_5_fu_390_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_27\(4),
      I5 => rgb2hsv_data_dout(4),
      O => S(2)
    );
icmp_ln56_5_fu_390_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_5_fu_390_p2_carry_i_16_n_3,
      I1 => \SRL_SIG_reg[0]_26\(2),
      I2 => icmp_ln56_5_fu_390_p2_carry_i_4_0,
      I3 => icmp_ln56_5_fu_390_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_27\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln56_5_fu_390_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_5_fu_390_p2_carry_i_17_n_3,
      I1 => \SRL_SIG_reg[0]_26\(0),
      I2 => icmp_ln56_5_fu_390_p2_carry_i_4_0,
      I3 => icmp_ln56_5_fu_390_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_27\(0),
      I5 => rgb2hsv_data_dout(0),
      O => S(0)
    );
icmp_ln56_5_fu_390_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_26\(7),
      I1 => icmp_ln56_5_fu_390_p2_carry_i_4_0,
      I2 => icmp_ln56_5_fu_390_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_27\(7),
      O => icmp_ln56_5_fu_390_p2_carry_i_9_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_53 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln890_1_fu_327_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln890_1_fu_327_p2_carry_i_4_1 : in STD_LOGIC;
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln890_1_fu_327_p2_carry : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_53 : entity is "colordetect_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_53 is
  signal \SRL_SIG_reg[0]_18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_19\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln890_1_fu_327_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln890_1_fu_327_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln890_1_fu_327_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln890_1_fu_327_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln890_1_fu_327_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln890_1_fu_327_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln890_1_fu_327_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln890_1_fu_327_p2_carry_i_9_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln890_1_fu_327_p2_carry_i_11 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of icmp_ln890_1_fu_327_p2_carry_i_12 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of icmp_ln890_1_fu_327_p2_carry_i_13 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of icmp_ln890_1_fu_327_p2_carry_i_14 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of icmp_ln890_1_fu_327_p2_carry_i_15 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of icmp_ln890_1_fu_327_p2_carry_i_16 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of icmp_ln890_1_fu_327_p2_carry_i_17 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of icmp_ln890_1_fu_327_p2_carry_i_9 : label is "soft_lutpair69";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_18\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_18\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_18\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_18\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_18\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_18\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_18\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_18\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_18\(0),
      Q => \SRL_SIG_reg[1]_19\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_18\(1),
      Q => \SRL_SIG_reg[1]_19\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_18\(2),
      Q => \SRL_SIG_reg[1]_19\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_18\(3),
      Q => \SRL_SIG_reg[1]_19\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_18\(4),
      Q => \SRL_SIG_reg[1]_19\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_18\(5),
      Q => \SRL_SIG_reg[1]_19\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_18\(6),
      Q => \SRL_SIG_reg[1]_19\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_18\(7),
      Q => \SRL_SIG_reg[1]_19\(7),
      R => '0'
    );
icmp_ln890_1_fu_327_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln890_1_fu_327_p2_carry_i_9_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_19\(6),
      I4 => icmp_ln890_1_fu_327_p2_carry,
      I5 => \SRL_SIG_reg[0]_18\(6),
      O => DI(3)
    );
icmp_ln890_1_fu_327_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_18\(5),
      I1 => icmp_ln890_1_fu_327_p2_carry_i_4_0,
      I2 => icmp_ln890_1_fu_327_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_19\(5),
      O => icmp_ln890_1_fu_327_p2_carry_i_11_n_3
    );
icmp_ln890_1_fu_327_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_18\(3),
      I1 => icmp_ln890_1_fu_327_p2_carry_i_4_0,
      I2 => icmp_ln890_1_fu_327_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_19\(3),
      O => icmp_ln890_1_fu_327_p2_carry_i_12_n_3
    );
icmp_ln890_1_fu_327_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_18\(1),
      I1 => icmp_ln890_1_fu_327_p2_carry_i_4_0,
      I2 => icmp_ln890_1_fu_327_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_19\(1),
      O => icmp_ln890_1_fu_327_p2_carry_i_13_n_3
    );
icmp_ln890_1_fu_327_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_19\(7),
      I2 => icmp_ln890_1_fu_327_p2_carry_i_4_1,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_18\(7),
      O => icmp_ln890_1_fu_327_p2_carry_i_14_n_3
    );
icmp_ln890_1_fu_327_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_19\(5),
      I2 => icmp_ln890_1_fu_327_p2_carry_i_4_1,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_18\(5),
      O => icmp_ln890_1_fu_327_p2_carry_i_15_n_3
    );
icmp_ln890_1_fu_327_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_19\(3),
      I2 => icmp_ln890_1_fu_327_p2_carry_i_4_1,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_18\(3),
      O => icmp_ln890_1_fu_327_p2_carry_i_16_n_3
    );
icmp_ln890_1_fu_327_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_19\(1),
      I2 => icmp_ln890_1_fu_327_p2_carry_i_4_1,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_18\(1),
      O => icmp_ln890_1_fu_327_p2_carry_i_17_n_3
    );
icmp_ln890_1_fu_327_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln890_1_fu_327_p2_carry_i_11_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_19\(4),
      I4 => icmp_ln890_1_fu_327_p2_carry,
      I5 => \SRL_SIG_reg[0]_18\(4),
      O => DI(2)
    );
icmp_ln890_1_fu_327_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln890_1_fu_327_p2_carry_i_12_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_19\(2),
      I4 => icmp_ln890_1_fu_327_p2_carry,
      I5 => \SRL_SIG_reg[0]_18\(2),
      O => DI(1)
    );
icmp_ln890_1_fu_327_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln890_1_fu_327_p2_carry_i_13_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_19\(0),
      I4 => icmp_ln890_1_fu_327_p2_carry,
      I5 => \SRL_SIG_reg[0]_18\(0),
      O => DI(0)
    );
icmp_ln890_1_fu_327_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_1_fu_327_p2_carry_i_14_n_3,
      I1 => \SRL_SIG_reg[0]_18\(6),
      I2 => icmp_ln890_1_fu_327_p2_carry_i_4_0,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_19\(6),
      I5 => rgb2hsv_data_dout(6),
      O => S(3)
    );
icmp_ln890_1_fu_327_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_1_fu_327_p2_carry_i_15_n_3,
      I1 => \SRL_SIG_reg[0]_18\(4),
      I2 => icmp_ln890_1_fu_327_p2_carry_i_4_0,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_19\(4),
      I5 => rgb2hsv_data_dout(4),
      O => S(2)
    );
icmp_ln890_1_fu_327_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_1_fu_327_p2_carry_i_16_n_3,
      I1 => \SRL_SIG_reg[0]_18\(2),
      I2 => icmp_ln890_1_fu_327_p2_carry_i_4_0,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_19\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln890_1_fu_327_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_1_fu_327_p2_carry_i_17_n_3,
      I1 => \SRL_SIG_reg[0]_18\(0),
      I2 => icmp_ln890_1_fu_327_p2_carry_i_4_0,
      I3 => icmp_ln890_1_fu_327_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_19\(0),
      I5 => rgb2hsv_data_dout(0),
      O => S(0)
    );
icmp_ln890_1_fu_327_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_18\(7),
      I1 => icmp_ln890_1_fu_327_p2_carry_i_4_0,
      I2 => icmp_ln890_1_fu_327_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_19\(7),
      O => icmp_ln890_1_fu_327_p2_carry_i_9_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_54 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    and_ln1348_1_fu_373_p2 : out STD_LOGIC;
    icmp_ln890_fu_305_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln890_fu_305_p2_carry_i_4_1 : in STD_LOGIC;
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln890_fu_305_p2_carry : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_1_reg_709_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_1_reg_709_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_1_reg_709_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_1_reg_709_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_1_reg_709_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_54 : entity is "colordetect_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_54 is
  signal \SRL_SIG_reg[0]_16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_17\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln890_fu_305_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln890_fu_305_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln890_fu_305_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln890_fu_305_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln890_fu_305_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln890_fu_305_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln890_fu_305_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln890_fu_305_p2_carry_i_9_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln890_fu_305_p2_carry_i_11 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of icmp_ln890_fu_305_p2_carry_i_12 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of icmp_ln890_fu_305_p2_carry_i_13 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of icmp_ln890_fu_305_p2_carry_i_14 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of icmp_ln890_fu_305_p2_carry_i_15 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of icmp_ln890_fu_305_p2_carry_i_16 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of icmp_ln890_fu_305_p2_carry_i_17 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of icmp_ln890_fu_305_p2_carry_i_9 : label is "soft_lutpair64";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_16\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_16\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_16\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_16\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_16\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_16\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_16\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_16\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_16\(0),
      Q => \SRL_SIG_reg[1]_17\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_16\(1),
      Q => \SRL_SIG_reg[1]_17\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_16\(2),
      Q => \SRL_SIG_reg[1]_17\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_16\(3),
      Q => \SRL_SIG_reg[1]_17\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_16\(4),
      Q => \SRL_SIG_reg[1]_17\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_16\(5),
      Q => \SRL_SIG_reg[1]_17\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_16\(6),
      Q => \SRL_SIG_reg[1]_17\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_16\(7),
      Q => \SRL_SIG_reg[1]_17\(7),
      R => '0'
    );
\and_ln1348_1_reg_709[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => CO(0),
      I1 => \and_ln1348_1_reg_709_reg[0]\(0),
      I2 => \and_ln1348_1_reg_709_reg[0]_0\(0),
      I3 => \and_ln1348_1_reg_709_reg[0]_1\(0),
      I4 => \and_ln1348_1_reg_709_reg[0]_2\(0),
      I5 => \and_ln1348_1_reg_709_reg[0]_3\(0),
      O => and_ln1348_1_fu_373_p2
    );
icmp_ln890_fu_305_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln890_fu_305_p2_carry_i_9_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_17\(6),
      I4 => icmp_ln890_fu_305_p2_carry,
      I5 => \SRL_SIG_reg[0]_16\(6),
      O => DI(3)
    );
icmp_ln890_fu_305_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_16\(5),
      I1 => icmp_ln890_fu_305_p2_carry_i_4_0,
      I2 => icmp_ln890_fu_305_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_17\(5),
      O => icmp_ln890_fu_305_p2_carry_i_11_n_3
    );
icmp_ln890_fu_305_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_16\(3),
      I1 => icmp_ln890_fu_305_p2_carry_i_4_0,
      I2 => icmp_ln890_fu_305_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_17\(3),
      O => icmp_ln890_fu_305_p2_carry_i_12_n_3
    );
icmp_ln890_fu_305_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_16\(1),
      I1 => icmp_ln890_fu_305_p2_carry_i_4_0,
      I2 => icmp_ln890_fu_305_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_17\(1),
      O => icmp_ln890_fu_305_p2_carry_i_13_n_3
    );
icmp_ln890_fu_305_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_17\(7),
      I2 => icmp_ln890_fu_305_p2_carry_i_4_1,
      I3 => icmp_ln890_fu_305_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_16\(7),
      O => icmp_ln890_fu_305_p2_carry_i_14_n_3
    );
icmp_ln890_fu_305_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_17\(5),
      I2 => icmp_ln890_fu_305_p2_carry_i_4_1,
      I3 => icmp_ln890_fu_305_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_16\(5),
      O => icmp_ln890_fu_305_p2_carry_i_15_n_3
    );
icmp_ln890_fu_305_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_17\(3),
      I2 => icmp_ln890_fu_305_p2_carry_i_4_1,
      I3 => icmp_ln890_fu_305_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_16\(3),
      O => icmp_ln890_fu_305_p2_carry_i_16_n_3
    );
icmp_ln890_fu_305_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_17\(1),
      I2 => icmp_ln890_fu_305_p2_carry_i_4_1,
      I3 => icmp_ln890_fu_305_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_16\(1),
      O => icmp_ln890_fu_305_p2_carry_i_17_n_3
    );
icmp_ln890_fu_305_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln890_fu_305_p2_carry_i_11_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_17\(4),
      I4 => icmp_ln890_fu_305_p2_carry,
      I5 => \SRL_SIG_reg[0]_16\(4),
      O => DI(2)
    );
icmp_ln890_fu_305_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln890_fu_305_p2_carry_i_12_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_17\(2),
      I4 => icmp_ln890_fu_305_p2_carry,
      I5 => \SRL_SIG_reg[0]_16\(2),
      O => DI(1)
    );
icmp_ln890_fu_305_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln890_fu_305_p2_carry_i_13_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_17\(0),
      I4 => icmp_ln890_fu_305_p2_carry,
      I5 => \SRL_SIG_reg[0]_16\(0),
      O => DI(0)
    );
icmp_ln890_fu_305_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_fu_305_p2_carry_i_14_n_3,
      I1 => \SRL_SIG_reg[0]_16\(6),
      I2 => icmp_ln890_fu_305_p2_carry_i_4_0,
      I3 => icmp_ln890_fu_305_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_17\(6),
      I5 => rgb2hsv_data_dout(6),
      O => S(3)
    );
icmp_ln890_fu_305_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_fu_305_p2_carry_i_15_n_3,
      I1 => \SRL_SIG_reg[0]_16\(4),
      I2 => icmp_ln890_fu_305_p2_carry_i_4_0,
      I3 => icmp_ln890_fu_305_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_17\(4),
      I5 => rgb2hsv_data_dout(4),
      O => S(2)
    );
icmp_ln890_fu_305_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_fu_305_p2_carry_i_16_n_3,
      I1 => \SRL_SIG_reg[0]_16\(2),
      I2 => icmp_ln890_fu_305_p2_carry_i_4_0,
      I3 => icmp_ln890_fu_305_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_17\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln890_fu_305_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln890_fu_305_p2_carry_i_17_n_3,
      I1 => \SRL_SIG_reg[0]_16\(0),
      I2 => icmp_ln890_fu_305_p2_carry_i_4_0,
      I3 => icmp_ln890_fu_305_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_17\(0),
      I5 => rgb2hsv_data_dout(0),
      O => S(0)
    );
icmp_ln890_fu_305_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_16\(7),
      I1 => icmp_ln890_fu_305_p2_carry_i_4_0,
      I2 => icmp_ln890_fu_305_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_17\(7),
      O => icmp_ln890_fu_305_p2_carry_i_9_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_55 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln56_1_fu_294_p2_carry_i_4_0 : in STD_LOGIC;
    icmp_ln56_1_fu_294_p2_carry_i_4_1 : in STD_LOGIC;
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln56_1_fu_294_p2_carry : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_55 : entity is "colordetect_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_55 is
  signal \SRL_SIG_reg[0]_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln56_1_fu_294_p2_carry_i_11_n_3 : STD_LOGIC;
  signal icmp_ln56_1_fu_294_p2_carry_i_12_n_3 : STD_LOGIC;
  signal icmp_ln56_1_fu_294_p2_carry_i_13_n_3 : STD_LOGIC;
  signal icmp_ln56_1_fu_294_p2_carry_i_14_n_3 : STD_LOGIC;
  signal icmp_ln56_1_fu_294_p2_carry_i_15_n_3 : STD_LOGIC;
  signal icmp_ln56_1_fu_294_p2_carry_i_16_n_3 : STD_LOGIC;
  signal icmp_ln56_1_fu_294_p2_carry_i_17_n_3 : STD_LOGIC;
  signal icmp_ln56_1_fu_294_p2_carry_i_9_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_1_fu_294_p2_carry_i_11 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of icmp_ln56_1_fu_294_p2_carry_i_12 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of icmp_ln56_1_fu_294_p2_carry_i_13 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of icmp_ln56_1_fu_294_p2_carry_i_14 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of icmp_ln56_1_fu_294_p2_carry_i_15 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of icmp_ln56_1_fu_294_p2_carry_i_16 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of icmp_ln56_1_fu_294_p2_carry_i_17 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of icmp_ln56_1_fu_294_p2_carry_i_9 : label is "soft_lutpair59";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_14\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_14\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_14\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_14\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_14\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_14\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_14\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_14\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_14\(0),
      Q => \SRL_SIG_reg[1]_15\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_14\(1),
      Q => \SRL_SIG_reg[1]_15\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_14\(2),
      Q => \SRL_SIG_reg[1]_15\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_14\(3),
      Q => \SRL_SIG_reg[1]_15\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_14\(4),
      Q => \SRL_SIG_reg[1]_15\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_14\(5),
      Q => \SRL_SIG_reg[1]_15\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_14\(6),
      Q => \SRL_SIG_reg[1]_15\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_14\(7),
      Q => \SRL_SIG_reg[1]_15\(7),
      R => '0'
    );
icmp_ln56_1_fu_294_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => icmp_ln56_1_fu_294_p2_carry_i_9_n_3,
      I2 => rgb2hsv_data_dout(6),
      I3 => \SRL_SIG_reg[1]_15\(6),
      I4 => icmp_ln56_1_fu_294_p2_carry,
      I5 => \SRL_SIG_reg[0]_14\(6),
      O => DI(3)
    );
icmp_ln56_1_fu_294_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_14\(5),
      I1 => icmp_ln56_1_fu_294_p2_carry_i_4_0,
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_15\(5),
      O => icmp_ln56_1_fu_294_p2_carry_i_11_n_3
    );
icmp_ln56_1_fu_294_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_14\(3),
      I1 => icmp_ln56_1_fu_294_p2_carry_i_4_0,
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_15\(3),
      O => icmp_ln56_1_fu_294_p2_carry_i_12_n_3
    );
icmp_ln56_1_fu_294_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_14\(1),
      I1 => icmp_ln56_1_fu_294_p2_carry_i_4_0,
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_15\(1),
      O => icmp_ln56_1_fu_294_p2_carry_i_13_n_3
    );
icmp_ln56_1_fu_294_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(7),
      I1 => \SRL_SIG_reg[1]_15\(7),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4_1,
      I3 => icmp_ln56_1_fu_294_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_14\(7),
      O => icmp_ln56_1_fu_294_p2_carry_i_14_n_3
    );
icmp_ln56_1_fu_294_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => \SRL_SIG_reg[1]_15\(5),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4_1,
      I3 => icmp_ln56_1_fu_294_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_14\(5),
      O => icmp_ln56_1_fu_294_p2_carry_i_15_n_3
    );
icmp_ln56_1_fu_294_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => \SRL_SIG_reg[1]_15\(3),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4_1,
      I3 => icmp_ln56_1_fu_294_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_14\(3),
      O => icmp_ln56_1_fu_294_p2_carry_i_16_n_3
    );
icmp_ln56_1_fu_294_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => \SRL_SIG_reg[1]_15\(1),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4_1,
      I3 => icmp_ln56_1_fu_294_p2_carry_i_4_0,
      I4 => \SRL_SIG_reg[0]_14\(1),
      O => icmp_ln56_1_fu_294_p2_carry_i_17_n_3
    );
icmp_ln56_1_fu_294_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(5),
      I1 => icmp_ln56_1_fu_294_p2_carry_i_11_n_3,
      I2 => rgb2hsv_data_dout(4),
      I3 => \SRL_SIG_reg[1]_15\(4),
      I4 => icmp_ln56_1_fu_294_p2_carry,
      I5 => \SRL_SIG_reg[0]_14\(4),
      O => DI(2)
    );
icmp_ln56_1_fu_294_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(3),
      I1 => icmp_ln56_1_fu_294_p2_carry_i_12_n_3,
      I2 => rgb2hsv_data_dout(2),
      I3 => \SRL_SIG_reg[1]_15\(2),
      I4 => icmp_ln56_1_fu_294_p2_carry,
      I5 => \SRL_SIG_reg[0]_14\(2),
      O => DI(1)
    );
icmp_ln56_1_fu_294_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => rgb2hsv_data_dout(1),
      I1 => icmp_ln56_1_fu_294_p2_carry_i_13_n_3,
      I2 => rgb2hsv_data_dout(0),
      I3 => \SRL_SIG_reg[1]_15\(0),
      I4 => icmp_ln56_1_fu_294_p2_carry,
      I5 => \SRL_SIG_reg[0]_14\(0),
      O => DI(0)
    );
icmp_ln56_1_fu_294_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_1_fu_294_p2_carry_i_14_n_3,
      I1 => \SRL_SIG_reg[0]_14\(6),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4_0,
      I3 => icmp_ln56_1_fu_294_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_15\(6),
      I5 => rgb2hsv_data_dout(6),
      O => S(3)
    );
icmp_ln56_1_fu_294_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_1_fu_294_p2_carry_i_15_n_3,
      I1 => \SRL_SIG_reg[0]_14\(4),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4_0,
      I3 => icmp_ln56_1_fu_294_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_15\(4),
      I5 => rgb2hsv_data_dout(4),
      O => S(2)
    );
icmp_ln56_1_fu_294_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_1_fu_294_p2_carry_i_16_n_3,
      I1 => \SRL_SIG_reg[0]_14\(2),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4_0,
      I3 => icmp_ln56_1_fu_294_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_15\(2),
      I5 => rgb2hsv_data_dout(2),
      O => S(1)
    );
icmp_ln56_1_fu_294_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88808820222A22"
    )
        port map (
      I0 => icmp_ln56_1_fu_294_p2_carry_i_17_n_3,
      I1 => \SRL_SIG_reg[0]_14\(0),
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4_0,
      I3 => icmp_ln56_1_fu_294_p2_carry_i_4_1,
      I4 => \SRL_SIG_reg[1]_15\(0),
      I5 => rgb2hsv_data_dout(0),
      O => S(0)
    );
icmp_ln56_1_fu_294_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_14\(7),
      I1 => icmp_ln56_1_fu_294_p2_carry_i_4_0,
      I2 => icmp_ln56_1_fu_294_p2_carry_i_4_1,
      I3 => \SRL_SIG_reg[1]_15\(7),
      O => icmp_ln56_1_fu_294_p2_carry_i_9_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_x_shiftReg is
  port (
    \SRL_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    imgHelper1_data_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]\ : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_0\ : in STD_LOGIC;
    imgHelper1_data_full_n : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    icmp_ln92_reg_705_pp0_iter1_reg : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_x_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_x_shiftReg is
  signal \SRL_SIG[1][0]_i_1_n_3\ : STD_LOGIC;
  signal \^srl_sig_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \SRL_SIG_reg[0]_0\(0) <= \^srl_sig_reg[0]_0\(0);
\B_V_data_1_payload_A[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_0\(0),
      I1 => \^srl_sig_reg[0]_0\(0),
      I2 => \B_V_data_1_payload_B_reg[7]\,
      I3 => \B_V_data_1_payload_B_reg[7]_0\,
      O => imgHelper1_data_dout(0)
    );
\SRL_SIG[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \^srl_sig_reg[0]_0\(0),
      I1 => imgHelper1_data_full_n,
      I2 => \SRL_SIG_reg[1][0]_0\,
      I3 => icmp_ln92_reg_705_pp0_iter1_reg,
      I4 => \SRL_SIG_reg[1][0]_1\,
      I5 => \SRL_SIG_reg[1]_0\(0),
      O => \SRL_SIG[1][0]_i_1_n_3\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][7]_0\,
      Q => \^srl_sig_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1_n_3\,
      Q => \SRL_SIG_reg[1]_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_buffer__parameterized0\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_buf_reg[16]_0\ : out STD_LOGIC;
    \dout_buf_reg[34]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_buf_reg[17]_0\ : out STD_LOGIC;
    \dout_buf_reg[18]_0\ : out STD_LOGIC;
    \dout_buf_reg[19]_0\ : out STD_LOGIC;
    \dout_buf_reg[20]_0\ : out STD_LOGIC;
    \dout_buf_reg[21]_0\ : out STD_LOGIC;
    \dout_buf_reg[22]_0\ : out STD_LOGIC;
    \dout_buf_reg[23]_0\ : out STD_LOGIC;
    \bus_wide_gen.data_buf01_in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mOutPtr_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.data_buf1__0\ : in STD_LOGIC;
    \mOutPtr_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_buffer__parameterized0\ : entity is "colordetect_accel_gmem0_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_buffer__parameterized0\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_3\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_3\ : STD_LOGIC;
  signal \^dout_buf_reg[34]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal dout_valid_i_1_n_3 : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__0_n_3\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_3\ : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal full_n_i_1_n_3 : STD_LOGIC;
  signal full_n_i_3_n_3 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1_n_3\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal mem_reg_i_10_n_3 : STD_LOGIC;
  signal mem_reg_i_11_n_3 : STD_LOGIC;
  signal mem_reg_i_12_n_3 : STD_LOGIC;
  signal mem_reg_i_13_n_3 : STD_LOGIC;
  signal mem_reg_i_14_n_3 : STD_LOGIC;
  signal mem_reg_i_9_n_3 : STD_LOGIC;
  signal mem_reg_n_35 : STD_LOGIC;
  signal mem_reg_n_36 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_3 : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_3\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair270";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "bus_read/buff_rdata/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of mem_reg_i_10 : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of mem_reg_i_12 : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of mem_reg_i_13 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of mem_reg_i_9 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \waddr[4]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair289";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  beat_valid <= \^beat_valid\;
  \dout_buf_reg[34]_0\(32 downto 0) <= \^dout_buf_reg[34]_0\(32 downto 0);
  full_n_reg_0 <= \^full_n_reg_0\;
\bus_wide_gen.data_buf[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(0),
      I1 => \^dout_buf_reg[34]_0\(16),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(24),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(8),
      O => \bus_wide_gen.data_buf01_in\(0)
    );
\bus_wide_gen.data_buf[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(18),
      I1 => \^dout_buf_reg[34]_0\(26),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(10),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[18]_0\
    );
\bus_wide_gen.data_buf[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(19),
      I1 => \^dout_buf_reg[34]_0\(27),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(11),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[19]_0\
    );
\bus_wide_gen.data_buf[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(20),
      I1 => \^dout_buf_reg[34]_0\(28),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(12),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[20]_0\
    );
\bus_wide_gen.data_buf[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(21),
      I1 => \^dout_buf_reg[34]_0\(29),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(13),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[21]_0\
    );
\bus_wide_gen.data_buf[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(22),
      I1 => \^dout_buf_reg[34]_0\(30),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(14),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[22]_0\
    );
\bus_wide_gen.data_buf[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(23),
      I1 => \^dout_buf_reg[34]_0\(31),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(15),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[23]_0\
    );
\bus_wide_gen.data_buf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(1),
      I1 => \^dout_buf_reg[34]_0\(17),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(25),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(9),
      O => \bus_wide_gen.data_buf01_in\(1)
    );
\bus_wide_gen.data_buf[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(2),
      I1 => \^dout_buf_reg[34]_0\(18),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(26),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(10),
      O => \bus_wide_gen.data_buf01_in\(2)
    );
\bus_wide_gen.data_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(3),
      I1 => \^dout_buf_reg[34]_0\(19),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(27),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(11),
      O => \bus_wide_gen.data_buf01_in\(3)
    );
\bus_wide_gen.data_buf[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(4),
      I1 => \^dout_buf_reg[34]_0\(20),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(28),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(12),
      O => \bus_wide_gen.data_buf01_in\(4)
    );
\bus_wide_gen.data_buf[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(5),
      I1 => \^dout_buf_reg[34]_0\(21),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(29),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(13),
      O => \bus_wide_gen.data_buf01_in\(5)
    );
\bus_wide_gen.data_buf[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(6),
      I1 => \^dout_buf_reg[34]_0\(22),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(30),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(14),
      O => \bus_wide_gen.data_buf01_in\(6)
    );
\bus_wide_gen.data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(7),
      I1 => \^dout_buf_reg[34]_0\(23),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(31),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(15),
      O => \bus_wide_gen.data_buf01_in\(7)
    );
\bus_wide_gen.data_buf[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(16),
      I1 => \^dout_buf_reg[34]_0\(24),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(8),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[16]_0\
    );
\bus_wide_gen.data_buf[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(17),
      I1 => \^dout_buf_reg[34]_0\(25),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(9),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[17]_0\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_3\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_3\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_3\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_3\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_3\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_3\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_3\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_3\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_3\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_3\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_3\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_3\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_3\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_3\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_3\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_3\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_3\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_3\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_3\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_3\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_3\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_3\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_3\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_3\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_3\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_wide_gen.last_split\,
      I2 => empty_n_reg_n_3,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_2_n_3\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_3\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_3\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_3\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_3\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_3\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_3\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_3\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(17),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(18),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(19),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(20),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(21),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(22),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(23),
      R => ap_rst_n_inv
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(24),
      R => ap_rst_n_inv
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(25),
      R => ap_rst_n_inv
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(26),
      R => ap_rst_n_inv
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(27),
      R => ap_rst_n_inv
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(28),
      R => ap_rst_n_inv
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(29),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(30),
      R => ap_rst_n_inv
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(31),
      R => ap_rst_n_inv
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_3\,
      Q => \^dout_buf_reg[34]_0\(32),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(9),
      R => ap_rst_n_inv
    );
dout_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => \^beat_valid\,
      I2 => \bus_wide_gen.last_split\,
      O => dout_valid_i_1_n_3
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_3,
      Q => \^beat_valid\,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FFFE00"
    )
        port map (
      I0 => \empty_n_i_2__0_n_3\,
      I1 => \^q\(1),
      I2 => \empty_n_i_3__0_n_3\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_3,
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => \empty_n_i_2__0_n_3\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => mOutPtr_reg(7),
      I1 => mOutPtr_reg(6),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^di\(1),
      O => \empty_n_i_3__0_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => m_axi_gmem0_RVALID,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      O => full_n_i_1_n_3
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => mOutPtr_reg(7),
      I3 => mOutPtr_reg(6),
      I4 => full_n_i_3_n_3,
      O => p_1_in
    );
full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^di\(2),
      I2 => \^di\(1),
      I3 => \^q\(0),
      O => full_n_i_3_n_3
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_3,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => m_axi_gmem0_RVALID,
      I2 => pop,
      O => \mOutPtr[7]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_3\,
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_3\,
      D => \mOutPtr_reg[7]_0\(0),
      Q => \^di\(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_3\,
      D => \mOutPtr_reg[7]_0\(1),
      Q => \^di\(2),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_3\,
      D => \mOutPtr_reg[7]_0\(2),
      Q => \^di\(3),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_3\,
      D => \mOutPtr_reg[7]_0\(3),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_3\,
      D => \mOutPtr_reg[7]_0\(4),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_3\,
      D => \mOutPtr_reg[7]_0\(5),
      Q => mOutPtr_reg(6),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1_n_3\,
      D => \mOutPtr_reg[7]_0\(6),
      Q => mOutPtr_reg(7),
      R => ap_rst_n_inv
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => D(15 downto 0),
      DIBDI(15 downto 0) => D(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => D(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_35,
      DOPADOP(0) => mem_reg_n_36,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^full_n_reg_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_gmem0_RVALID,
      WEBWE(2) => m_axi_gmem0_RVALID,
      WEBWE(1) => m_axi_gmem0_RVALID,
      WEBWE(0) => m_axi_gmem0_RVALID
    );
mem_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AAAAAAA2AAAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_3,
      I3 => mem_reg_i_10_n_3,
      I4 => pop,
      I5 => mem_reg_i_11_n_3,
      O => rnext(7)
    );
mem_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(3),
      I2 => raddr(4),
      I3 => raddr(5),
      O => mem_reg_i_10_n_3
    );
mem_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => mem_reg_i_11_n_3
    );
mem_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(4),
      I2 => raddr(3),
      I3 => raddr(2),
      I4 => mem_reg_i_14_n_3,
      O => mem_reg_i_12_n_3
    );
mem_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => mem_reg_i_13_n_3
    );
mem_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => raddr(0),
      I3 => raddr(1),
      O => mem_reg_i_14_n_3
    );
mem_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333CCCCCCC4CCCC"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_3,
      I3 => mem_reg_i_10_n_3,
      I4 => pop,
      I5 => mem_reg_i_11_n_3,
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"38B0"
    )
        port map (
      I0 => mem_reg_i_12_n_3,
      I1 => pop,
      I2 => raddr(5),
      I3 => mem_reg_i_13_n_3,
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B038B0B0B0B0B0"
    )
        port map (
      I0 => mem_reg_i_12_n_3,
      I1 => pop,
      I2 => raddr(4),
      I3 => raddr(2),
      I4 => mem_reg_i_9_n_3,
      I5 => raddr(3),
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38B0B0B0B0B0B0B0"
    )
        port map (
      I0 => mem_reg_i_12_n_3,
      I1 => pop,
      I2 => raddr(3),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(2),
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFFF0F070000"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_3,
      I3 => mem_reg_i_10_n_3,
      I4 => pop,
      I5 => raddr(2),
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => pop,
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      O => rnext(0)
    );
mem_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      O => mem_reg_i_9_n_3
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(6),
      I1 => mOutPtr_reg(7),
      O => \mOutPtr_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => mOutPtr_reg(6),
      O => \mOutPtr_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \mOutPtr_reg[6]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axi_gmem0_RVALID,
      I1 => \^full_n_reg_0\,
      I2 => pop,
      O => \^di\(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^q\(1),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^di\(1),
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => m_axi_gmem0_RVALID,
      O => S(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => q_tmp(0),
      R => ap_rst_n_inv
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => q_tmp(10),
      R => ap_rst_n_inv
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => q_tmp(11),
      R => ap_rst_n_inv
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => q_tmp(12),
      R => ap_rst_n_inv
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => q_tmp(13),
      R => ap_rst_n_inv
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => q_tmp(14),
      R => ap_rst_n_inv
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => q_tmp(15),
      R => ap_rst_n_inv
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => q_tmp(16),
      R => ap_rst_n_inv
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => q_tmp(17),
      R => ap_rst_n_inv
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => q_tmp(18),
      R => ap_rst_n_inv
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => q_tmp(19),
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => q_tmp(1),
      R => ap_rst_n_inv
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => q_tmp(20),
      R => ap_rst_n_inv
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => q_tmp(21),
      R => ap_rst_n_inv
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => q_tmp(22),
      R => ap_rst_n_inv
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => q_tmp(23),
      R => ap_rst_n_inv
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(24),
      Q => q_tmp(24),
      R => ap_rst_n_inv
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(25),
      Q => q_tmp(25),
      R => ap_rst_n_inv
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(26),
      Q => q_tmp(26),
      R => ap_rst_n_inv
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(27),
      Q => q_tmp(27),
      R => ap_rst_n_inv
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(28),
      Q => q_tmp(28),
      R => ap_rst_n_inv
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(29),
      Q => q_tmp(29),
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => q_tmp(2),
      R => ap_rst_n_inv
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(30),
      Q => q_tmp(30),
      R => ap_rst_n_inv
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(31),
      Q => q_tmp(31),
      R => ap_rst_n_inv
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(32),
      Q => q_tmp(34),
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => q_tmp(3),
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => q_tmp(4),
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => q_tmp(5),
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => q_tmp(6),
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => q_tmp(7),
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => q_tmp(8),
      R => ap_rst_n_inv
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => q_tmp(9),
      R => ap_rst_n_inv
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => ap_rst_n_inv
    );
show_ahead_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000100"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^di\(2),
      I2 => \^di\(1),
      I3 => show_ahead_i_2_n_3,
      I4 => \^q\(0),
      I5 => pop,
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^full_n_reg_0\,
      I3 => m_axi_gmem0_RVALID,
      I4 => mOutPtr_reg(6),
      I5 => mOutPtr_reg(7),
      O => show_ahead_i_2_n_3
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ap_rst_n_inv
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_3\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_3\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_3\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_3\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1_n_3\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__0_n_3\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_3\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_3\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_3\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => m_axi_gmem0_RVALID,
      O => push
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_3\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_3\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_3\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_3\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_3\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_3\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_3\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_3\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_3\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1_n_3\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_3\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_3\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2_n_3\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo is
  port (
    fifo_burst_ready : out STD_LOGIC;
    \bus_wide_gen.last_split\ : out STD_LOGIC;
    pout17_out : out STD_LOGIC;
    sel : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \q_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.data_buf1__0\ : out STD_LOGIC;
    \q_reg[11]_1\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[2]\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \q_reg[11]_2\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \pout_reg[3]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    beat_valid : in STD_LOGIC;
    \pout_reg[3]_0\ : in STD_LOGIC;
    \pout_reg[3]_1\ : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.data_buf_reg[16]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[17]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[18]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[19]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[20]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[21]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[22]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]\ : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    data_vld_reg_0 : in STD_LOGIC;
    data_vld_reg_1 : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q_reg[11]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bus_wide_gen.data_buf_reg[14]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[13]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[12]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[11]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[10]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[9]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[8]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf01_in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo is
  signal burst_valid : STD_LOGIC;
  signal \^bus_wide_gen.data_buf1__0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_5_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_3_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_5_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_6_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.first_split\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat__0\ : STD_LOGIC;
  signal \^bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.next_split__0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt__5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.split_cnt_buf[1]_i_2_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf[1]_i_6_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.tail_split\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.tmp_burst_info\ : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \^could_multi_bursts.loop_cnt_reg[2]\ : STD_LOGIC;
  signal data_vld_i_1_n_3 : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal empty_n_i_3_n_3 : STD_LOGIC;
  signal empty_n_i_4_n_3 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__0_n_3\ : STD_LOGIC;
  signal full_n_i_2_n_3 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_3\ : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1_n_3\ : STD_LOGIC;
  signal \pout_reg_n_3_[0]\ : STD_LOGIC;
  signal \pout_reg_n_3_[1]\ : STD_LOGIC;
  signal \pout_reg_n_3_[2]\ : STD_LOGIC;
  signal \^q_reg[11]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q_reg_n_3_[0]\ : STD_LOGIC;
  signal \q_reg_n_3_[1]\ : STD_LOGIC;
  signal \q_reg_n_3_[2]\ : STD_LOGIC;
  signal \q_reg_n_3_[3]\ : STD_LOGIC;
  signal \^sect_len_buf_reg[5]\ : STD_LOGIC;
  signal \^sect_len_buf_reg[8]\ : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_5\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_6\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \bus_wide_gen.rdata_valid_t_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[1]_i_2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[0]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[1]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[2]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair294";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][10]_srl5_i_1\ : label is "soft_lutpair297";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][11]_srl5_i_1\ : label is "soft_lutpair297";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1\ : label is "soft_lutpair296";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][9]_srl5_i_1\ : label is "soft_lutpair296";
begin
  \bus_wide_gen.data_buf1__0\ <= \^bus_wide_gen.data_buf1__0\;
  \bus_wide_gen.last_split\ <= \^bus_wide_gen.last_split\;
  \could_multi_bursts.loop_cnt_reg[2]\ <= \^could_multi_bursts.loop_cnt_reg[2]\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  \q_reg[11]_0\(1 downto 0) <= \^q_reg[11]_0\(1 downto 0);
  \sect_len_buf_reg[5]\ <= \^sect_len_buf_reg[5]\;
  \sect_len_buf_reg[8]\ <= \^sect_len_buf_reg[8]\;
  sel <= \^sel\;
\bus_wide_gen.data_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(0),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I4 => \pout_reg[3]\(0),
      I5 => \bus_wide_gen.data_buf01_in\(0),
      O => D(0)
    );
\bus_wide_gen.data_buf[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[10]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(10),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I5 => \pout_reg[3]\(10),
      O => D(10)
    );
\bus_wide_gen.data_buf[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[11]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(11),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I5 => \pout_reg[3]\(11),
      O => D(11)
    );
\bus_wide_gen.data_buf[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[12]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(12),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I5 => \pout_reg[3]\(12),
      O => D(12)
    );
\bus_wide_gen.data_buf[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[13]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(13),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I5 => \pout_reg[3]\(13),
      O => D(13)
    );
\bus_wide_gen.data_buf[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[14]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(14),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I5 => \pout_reg[3]\(14),
      O => D(14)
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(15),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I5 => \pout_reg[3]\(15),
      O => D(15)
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400440044007400"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_5_n_3\,
      I1 => p_27_in,
      I2 => beat_valid,
      I3 => \bus_wide_gen.ready_for_data__0\,
      I4 => \bus_wide_gen.split_cnt__5\(1),
      I5 => \bus_wide_gen.split_cnt__5\(0),
      O => \bus_wide_gen.first_split\
    );
\bus_wide_gen.data_buf[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \bus_wide_gen.ready_for_data__0\,
      I1 => p_27_in,
      I2 => \bus_wide_gen.data_buf[15]_i_5_n_3\,
      O => \^bus_wide_gen.data_buf1__0\
    );
\bus_wide_gen.data_buf[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7BD07BDE7BDE7BDE"
    )
        port map (
      I0 => \^q_reg[11]_0\(1),
      I1 => \^q_reg[11]_0\(0),
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \bus_wide_gen.len_cnt_reg[0]\,
      I5 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_3\,
      O => \bus_wide_gen.data_buf[15]_i_5_n_3\
    );
\bus_wide_gen.data_buf[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[16]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      I3 => \pout_reg[3]\(16),
      I4 => \pout_reg[3]\(24),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_3\,
      O => D(16)
    );
\bus_wide_gen.data_buf[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[17]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      I3 => \pout_reg[3]\(17),
      I4 => \pout_reg[3]\(25),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_3\,
      O => D(17)
    );
\bus_wide_gen.data_buf[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[18]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      I3 => \pout_reg[3]\(18),
      I4 => \pout_reg[3]\(26),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_3\,
      O => D(18)
    );
\bus_wide_gen.data_buf[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[19]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      I3 => \pout_reg[3]\(19),
      I4 => \pout_reg[3]\(27),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_3\,
      O => D(19)
    );
\bus_wide_gen.data_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(1),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I4 => \pout_reg[3]\(1),
      I5 => \bus_wide_gen.data_buf01_in\(1),
      O => D(1)
    );
\bus_wide_gen.data_buf[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[20]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      I3 => \pout_reg[3]\(20),
      I4 => \pout_reg[3]\(28),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_3\,
      O => D(20)
    );
\bus_wide_gen.data_buf[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[21]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      I3 => \pout_reg[3]\(21),
      I4 => \pout_reg[3]\(29),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_3\,
      O => D(21)
    );
\bus_wide_gen.data_buf[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[22]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      I3 => \pout_reg[3]\(22),
      I4 => \pout_reg[3]\(30),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_3\,
      O => D(22)
    );
\bus_wide_gen.data_buf[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I1 => \bus_wide_gen.next_split__0\,
      O => \q_reg[11]_1\
    );
\bus_wide_gen.data_buf[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      I3 => \pout_reg[3]\(23),
      I4 => \pout_reg[3]\(31),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_3\,
      O => D(23)
    );
\bus_wide_gen.data_buf[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf1__0\,
      I1 => \bus_wide_gen.first_split\,
      O => \bus_wide_gen.data_buf[23]_i_3_n_3\
    );
\bus_wide_gen.data_buf[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DF0FF7000000000"
    )
        port map (
      I0 => p_27_in,
      I1 => \^q_reg[11]_0\(1),
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \^q_reg[11]_0\(0),
      I5 => \bus_wide_gen.ready_for_data__0\,
      O => \bus_wide_gen.next_split__0\
    );
\bus_wide_gen.data_buf[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \^q_reg[11]_0\(0),
      I1 => \^q_reg[11]_0\(1),
      I2 => \^bus_wide_gen.data_buf1__0\,
      I3 => \bus_wide_gen.first_split\,
      O => \bus_wide_gen.data_buf[23]_i_5_n_3\
    );
\bus_wide_gen.data_buf[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q_reg[11]_0\(0),
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \^q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[23]_i_6_n_3\
    );
\bus_wide_gen.data_buf[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_3\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => p_27_in
    );
\bus_wide_gen.data_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(2),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I4 => \pout_reg[3]\(2),
      I5 => \bus_wide_gen.data_buf01_in\(2),
      O => D(2)
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \bus_wide_gen.next_split__0\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_3\,
      O => \q_reg[11]_2\
    );
\bus_wide_gen.data_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(3),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I4 => \pout_reg[3]\(3),
      I5 => \bus_wide_gen.data_buf01_in\(3),
      O => D(3)
    );
\bus_wide_gen.data_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(4),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I4 => \pout_reg[3]\(4),
      I5 => \bus_wide_gen.data_buf01_in\(4),
      O => D(4)
    );
\bus_wide_gen.data_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(5),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I4 => \pout_reg[3]\(5),
      I5 => \bus_wide_gen.data_buf01_in\(5),
      O => D(5)
    );
\bus_wide_gen.data_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(6),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I4 => \pout_reg[3]\(6),
      I5 => \bus_wide_gen.data_buf01_in\(6),
      O => D(6)
    );
\bus_wide_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(7),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I4 => \pout_reg[3]\(7),
      I5 => \bus_wide_gen.data_buf01_in\(7),
      O => D(7)
    );
\bus_wide_gen.data_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[8]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(8),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I5 => \pout_reg[3]\(8),
      O => D(8)
    );
\bus_wide_gen.data_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[9]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(9),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_3\,
      I5 => \pout_reg[3]\(9),
      O => D(9)
    );
\bus_wide_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \bus_wide_gen.last_beat__0\,
      I1 => \^bus_wide_gen.last_split\,
      I2 => ap_rst_n,
      O => SR(0)
    );
\bus_wide_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C408000044008008"
    )
        port map (
      I0 => \bus_wide_gen.last_beat__0\,
      I1 => \bus_wide_gen.ready_for_data__0\,
      I2 => \bus_wide_gen.tail_split\(0),
      I3 => \bus_wide_gen.split_cnt__5\(0),
      I4 => \bus_wide_gen.split_cnt__5\(1),
      I5 => \bus_wide_gen.tail_split\(1),
      O => \^bus_wide_gen.last_split\
    );
\bus_wide_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => \bus_wide_gen.next_split__0\,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.rdata_valid_t_reg\,
      I3 => \bus_wide_gen.first_split\,
      O => s_ready_t_reg
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E00"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_3\,
      I2 => \bus_wide_gen.split_cnt__5\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EE20000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I1 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_3\,
      I2 => \bus_wide_gen.split_cnt__5\(1),
      I3 => \bus_wide_gen.split_cnt__5\(0),
      I4 => ap_rst_n,
      I5 => \^bus_wide_gen.last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \bus_wide_gen.next_split__0\,
      O => \bus_wide_gen.split_cnt_buf[1]_i_2_n_3\
    );
\bus_wide_gen.split_cnt_buf[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CECCCCCC"
    )
        port map (
      I0 => \^q_reg[11]_0\(1),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => \bus_wide_gen.len_cnt_reg[0]\,
      I4 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_3\,
      O => \bus_wide_gen.split_cnt__5\(1)
    );
\bus_wide_gen.split_cnt_buf[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F0F0F0"
    )
        port map (
      I0 => \^q_reg[11]_0\(0),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => \bus_wide_gen.len_cnt_reg[0]\,
      I4 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_3\,
      O => \bus_wide_gen.split_cnt__5\(0)
    );
\bus_wide_gen.split_cnt_buf[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(6),
      I3 => Q(7),
      I4 => burst_valid,
      I5 => beat_valid,
      O => \bus_wide_gen.split_cnt_buf[1]_i_6_n_3\
    );
\could_multi_bursts.araddr_buf[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I1 => \could_multi_bursts.arlen_buf_reg[3]_0\(3),
      I2 => \could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I3 => \could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I4 => \could_multi_bursts.arlen_buf_reg[3]_0\(5),
      I5 => \could_multi_bursts.arlen_buf_reg[3]_0\(4),
      O => \^could_multi_bursts.loop_cnt_reg[2]\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.arlen_buf_reg[3]\(0),
      O => \^in\(0)
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.arlen_buf_reg[3]\(1),
      O => \^in\(1)
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.arlen_buf_reg[3]\(2),
      O => \^in\(2)
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.arlen_buf_reg[3]\(3),
      O => \^in\(3)
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf_reg[3]\(8),
      I1 => \could_multi_bursts.arlen_buf_reg[3]_0\(4),
      I2 => \could_multi_bursts.arlen_buf_reg[3]\(7),
      I3 => \could_multi_bursts.arlen_buf_reg[3]_0\(3),
      I4 => \could_multi_bursts.arlen_buf_reg[3]_0\(5),
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(9),
      O => \^sect_len_buf_reg[8]\
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf_reg[3]\(5),
      I1 => \could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I2 => \could_multi_bursts.arlen_buf_reg[3]\(4),
      I3 => \could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(6),
      O => \^sect_len_buf_reg[5]\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_3_[0]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[2]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => \^sel\,
      O => data_vld_i_1_n_3
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_3,
      Q => data_vld_reg_n_3,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^bus_wide_gen.last_split\,
      I1 => \bus_wide_gen.last_beat__0\,
      I2 => burst_valid,
      O => pop0
    );
empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => beat_valid,
      I1 => burst_valid,
      I2 => Q(6),
      I3 => Q(7),
      I4 => empty_n_i_3_n_3,
      I5 => empty_n_i_4_n_3,
      O => \bus_wide_gen.last_beat__0\
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => Q(2),
      I1 => \q_reg_n_3_[2]\,
      I2 => Q(1),
      I3 => \q_reg_n_3_[1]\,
      O => empty_n_i_3_n_3
    );
empty_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \q_reg_n_3_[3]\,
      I1 => Q(3),
      I2 => \q_reg_n_3_[0]\,
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(5),
      O => empty_n_i_4_n_3
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_3,
      Q => burst_valid,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_i_2_n_3,
      I2 => pop0,
      I3 => data_vld_reg_n_3,
      I4 => \^fifo_burst_ready\,
      O => \full_n_i_1__0_n_3\
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => \pout_reg_n_3_[2]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => \pout_reg_n_3_[1]\,
      I4 => \could_multi_bursts.next_loop\,
      I5 => \^fifo_burst_ready\,
      O => full_n_i_2_n_3
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_3\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_3\
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => m_axi_gmem0_ARREADY,
      I1 => data_vld_reg_0,
      I2 => \^fifo_burst_ready\,
      I3 => data_vld_reg_1,
      I4 => fifo_rctl_ready,
      O => \^sel\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(10),
      Q => \mem_reg[4][10]_srl5_n_3\
    );
\mem_reg[4][10]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[11]_3\(0),
      I1 => \^could_multi_bursts.loop_cnt_reg[2]\,
      O => \bus_wide_gen.tmp_burst_info\(10)
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(11),
      Q => \mem_reg[4][11]_srl5_n_3\
    );
\mem_reg[4][11]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[11]_3\(1),
      I1 => \^could_multi_bursts.loop_cnt_reg[2]\,
      O => \bus_wide_gen.tmp_burst_info\(11)
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_3\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_3\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_3\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(8),
      Q => \mem_reg[4][8]_srl5_n_3\
    );
\mem_reg[4][8]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \q_reg[8]_0\,
      O => \bus_wide_gen.tmp_burst_info\(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(9),
      Q => \mem_reg[4][9]_srl5_n_3\
    );
\mem_reg[4][9]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \q_reg[9]_0\,
      O => \bus_wide_gen.tmp_burst_info\(9)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => \^sel\,
      I1 => pop0,
      I2 => data_vld_reg_n_3,
      I3 => \pout_reg_n_3_[1]\,
      I4 => \pout_reg_n_3_[2]\,
      I5 => \pout_reg_n_3_[0]\,
      O => \pout[0]_i_1_n_3\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => \^sel\,
      O => \pout[1]_i_1_n_3\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => \^sel\,
      O => \pout[2]_i_1_n_3\
    );
\pout[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA000000000000"
    )
        port map (
      I0 => \^sel\,
      I1 => \^bus_wide_gen.last_split\,
      I2 => \pout_reg[3]\(32),
      I3 => beat_valid,
      I4 => \pout_reg[3]_0\,
      I5 => \pout_reg[3]_1\,
      O => pout17_out
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_3\,
      Q => \pout_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_3\,
      Q => \pout_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_3\,
      Q => \pout_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_3\,
      Q => \q_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_3\,
      Q => \^q_reg[11]_0\(0),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_3\,
      Q => \^q_reg[11]_0\(1),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_3\,
      Q => \q_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_3\,
      Q => \q_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_3\,
      Q => \q_reg_n_3_[3]\,
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_3\,
      Q => \bus_wide_gen.tail_split\(0),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_3\,
      Q => \bus_wide_gen.tail_split\(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    next_rreq : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    align_len0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event0 : out STD_LOGIC;
    \q_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_20_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 51 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \last_sect_carry__3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid_buf_reg_0 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \last_sect_carry__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo__parameterized0\ : entity is "colordetect_accel_gmem0_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo__parameterized0\ is
  signal \data_vld_i_1__0_n_3\ : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 64 to 64 );
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__2_n_3\ : STD_LOGIC;
  signal \full_n_i_2__0_n_3\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][33]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][34]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][35]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][36]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][37]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][38]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][40]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][41]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][42]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][43]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][44]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][45]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][46]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][47]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][48]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][49]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][50]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][51]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][52]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][53]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][54]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][55]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][56]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][57]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][58]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][59]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][60]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][61]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][62]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][63]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][64]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_3\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1_n_3\ : STD_LOGIC;
  signal \pout_reg_n_3_[0]\ : STD_LOGIC;
  signal \pout_reg_n_3_[1]\ : STD_LOGIC;
  signal \pout_reg_n_3_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of invalid_len_event_i_1 : label is "soft_lutpair329";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][33]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][33]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][34]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][34]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][35]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][35]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][36]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][36]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][37]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][37]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][38]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][38]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][40]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][40]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][41]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][41]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][42]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][42]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][43]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][43]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][44]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][44]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][45]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][45]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][46]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][46]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][47]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][47]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][48]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][48]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][49]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][49]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][50]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][50]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][51]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][51]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][52]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][52]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][53]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][53]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][54]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][54]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][55]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][55]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][56]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][56]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][57]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][57]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][58]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][58]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][59]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][59]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][60]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][60]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][61]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][61]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][62]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][62]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][62]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][63]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][63]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][63]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][64]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][64]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][64]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair324";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  next_rreq <= \^next_rreq\;
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\align_len[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_rreq_data(64),
      O => align_len0(0)
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_3_[0]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[2]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => push,
      O => \data_vld_i_1__0_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_3\,
      Q => data_vld_reg_n_3,
      R => ap_rst_n_inv
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^next_rreq\,
      I1 => \^fifo_rreq_valid\,
      O => pop0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_3,
      Q => \^fifo_rreq_valid\,
      R => ap_rst_n_inv
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => CO(0),
      I3 => p_20_in,
      I4 => fifo_rreq_valid_buf_reg_0,
      O => \^next_rreq\
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF7777F5FF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__0_n_3\,
      I2 => \^next_rreq\,
      I3 => \^fifo_rreq_valid\,
      I4 => data_vld_reg_n_3,
      I5 => \^rs2f_rreq_ack\,
      O => \full_n_i_1__2_n_3\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => \pout_reg_n_3_[2]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => \pout_reg_n_3_[1]\,
      I4 => full_n_reg_0(0),
      I5 => \^rs2f_rreq_ack\,
      O => \full_n_i_2__0_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_3\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
invalid_len_event_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_data(64),
      O => invalid_len_event0
    );
\last_sect_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \last_sect_carry__3_0\(3),
      I1 => \last_sect_carry__3\(4),
      O => S(1)
    );
\last_sect_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__3\(2),
      I1 => \last_sect_carry__3_0\(1),
      I2 => \last_sect_carry__3\(1),
      I3 => \last_sect_carry__3_0\(0),
      I4 => \last_sect_carry__3_0\(2),
      I5 => \last_sect_carry__3\(3),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(0),
      Q => \mem_reg[4][0]_srl5_n_3\
    );
\mem_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => full_n_reg_0(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(10),
      Q => \mem_reg[4][10]_srl5_n_3\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(11),
      Q => \mem_reg[4][11]_srl5_n_3\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(12),
      Q => \mem_reg[4][12]_srl5_n_3\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(13),
      Q => \mem_reg[4][13]_srl5_n_3\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(14),
      Q => \mem_reg[4][14]_srl5_n_3\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(15),
      Q => \mem_reg[4][15]_srl5_n_3\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(16),
      Q => \mem_reg[4][16]_srl5_n_3\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(17),
      Q => \mem_reg[4][17]_srl5_n_3\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(18),
      Q => \mem_reg[4][18]_srl5_n_3\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(19),
      Q => \mem_reg[4][19]_srl5_n_3\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(1),
      Q => \mem_reg[4][1]_srl5_n_3\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(20),
      Q => \mem_reg[4][20]_srl5_n_3\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(21),
      Q => \mem_reg[4][21]_srl5_n_3\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(22),
      Q => \mem_reg[4][22]_srl5_n_3\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(23),
      Q => \mem_reg[4][23]_srl5_n_3\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(24),
      Q => \mem_reg[4][24]_srl5_n_3\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(25),
      Q => \mem_reg[4][25]_srl5_n_3\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(26),
      Q => \mem_reg[4][26]_srl5_n_3\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(27),
      Q => \mem_reg[4][27]_srl5_n_3\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(28),
      Q => \mem_reg[4][28]_srl5_n_3\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(29),
      Q => \mem_reg[4][29]_srl5_n_3\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(2),
      Q => \mem_reg[4][2]_srl5_n_3\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(30),
      Q => \mem_reg[4][30]_srl5_n_3\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(31),
      Q => \mem_reg[4][31]_srl5_n_3\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(32),
      Q => \mem_reg[4][32]_srl5_n_3\
    );
\mem_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(33),
      Q => \mem_reg[4][33]_srl5_n_3\
    );
\mem_reg[4][34]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(34),
      Q => \mem_reg[4][34]_srl5_n_3\
    );
\mem_reg[4][35]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(35),
      Q => \mem_reg[4][35]_srl5_n_3\
    );
\mem_reg[4][36]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(36),
      Q => \mem_reg[4][36]_srl5_n_3\
    );
\mem_reg[4][37]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(37),
      Q => \mem_reg[4][37]_srl5_n_3\
    );
\mem_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(38),
      Q => \mem_reg[4][38]_srl5_n_3\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(39),
      Q => \mem_reg[4][39]_srl5_n_3\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(3),
      Q => \mem_reg[4][3]_srl5_n_3\
    );
\mem_reg[4][40]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(40),
      Q => \mem_reg[4][40]_srl5_n_3\
    );
\mem_reg[4][41]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(41),
      Q => \mem_reg[4][41]_srl5_n_3\
    );
\mem_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(42),
      Q => \mem_reg[4][42]_srl5_n_3\
    );
\mem_reg[4][43]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(43),
      Q => \mem_reg[4][43]_srl5_n_3\
    );
\mem_reg[4][44]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(44),
      Q => \mem_reg[4][44]_srl5_n_3\
    );
\mem_reg[4][45]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(45),
      Q => \mem_reg[4][45]_srl5_n_3\
    );
\mem_reg[4][46]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(46),
      Q => \mem_reg[4][46]_srl5_n_3\
    );
\mem_reg[4][47]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(47),
      Q => \mem_reg[4][47]_srl5_n_3\
    );
\mem_reg[4][48]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(48),
      Q => \mem_reg[4][48]_srl5_n_3\
    );
\mem_reg[4][49]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(49),
      Q => \mem_reg[4][49]_srl5_n_3\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(4),
      Q => \mem_reg[4][4]_srl5_n_3\
    );
\mem_reg[4][50]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(50),
      Q => \mem_reg[4][50]_srl5_n_3\
    );
\mem_reg[4][51]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(51),
      Q => \mem_reg[4][51]_srl5_n_3\
    );
\mem_reg[4][52]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(52),
      Q => \mem_reg[4][52]_srl5_n_3\
    );
\mem_reg[4][53]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(53),
      Q => \mem_reg[4][53]_srl5_n_3\
    );
\mem_reg[4][54]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(54),
      Q => \mem_reg[4][54]_srl5_n_3\
    );
\mem_reg[4][55]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(55),
      Q => \mem_reg[4][55]_srl5_n_3\
    );
\mem_reg[4][56]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(56),
      Q => \mem_reg[4][56]_srl5_n_3\
    );
\mem_reg[4][57]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(57),
      Q => \mem_reg[4][57]_srl5_n_3\
    );
\mem_reg[4][58]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(58),
      Q => \mem_reg[4][58]_srl5_n_3\
    );
\mem_reg[4][59]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(59),
      Q => \mem_reg[4][59]_srl5_n_3\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(5),
      Q => \mem_reg[4][5]_srl5_n_3\
    );
\mem_reg[4][60]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(60),
      Q => \mem_reg[4][60]_srl5_n_3\
    );
\mem_reg[4][61]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(61),
      Q => \mem_reg[4][61]_srl5_n_3\
    );
\mem_reg[4][62]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(62),
      Q => \mem_reg[4][62]_srl5_n_3\
    );
\mem_reg[4][63]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(63),
      Q => \mem_reg[4][63]_srl5_n_3\
    );
\mem_reg[4][64]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][64]_srl5_n_3\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(6),
      Q => \mem_reg[4][6]_srl5_n_3\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(7),
      Q => \mem_reg[4][7]_srl5_n_3\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(8),
      Q => \mem_reg[4][8]_srl5_n_3\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(9),
      Q => \mem_reg[4][9]_srl5_n_3\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_3,
      I3 => \pout_reg_n_3_[1]\,
      I4 => \pout_reg_n_3_[2]\,
      I5 => \pout_reg_n_3_[0]\,
      O => \pout[0]_i_1_n_3\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => push,
      O => \pout[1]_i_1_n_3\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => push,
      O => \pout[2]_i_1_n_3\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_3\,
      Q => \pout_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_3\,
      Q => \pout_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_3\,
      Q => \pout_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_3\,
      Q => \q_reg[63]_0\(0),
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_3\,
      Q => \q_reg[63]_0\(10),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_3\,
      Q => \q_reg[63]_0\(11),
      R => ap_rst_n_inv
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_3\,
      Q => \q_reg[63]_0\(12),
      R => ap_rst_n_inv
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_3\,
      Q => \q_reg[63]_0\(13),
      R => ap_rst_n_inv
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_3\,
      Q => \q_reg[63]_0\(14),
      R => ap_rst_n_inv
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_3\,
      Q => \q_reg[63]_0\(15),
      R => ap_rst_n_inv
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_3\,
      Q => \q_reg[63]_0\(16),
      R => ap_rst_n_inv
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_3\,
      Q => \q_reg[63]_0\(17),
      R => ap_rst_n_inv
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_3\,
      Q => \q_reg[63]_0\(18),
      R => ap_rst_n_inv
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_3\,
      Q => \q_reg[63]_0\(19),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_3\,
      Q => \q_reg[63]_0\(1),
      R => ap_rst_n_inv
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_3\,
      Q => \q_reg[63]_0\(20),
      R => ap_rst_n_inv
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_3\,
      Q => \q_reg[63]_0\(21),
      R => ap_rst_n_inv
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_3\,
      Q => \q_reg[63]_0\(22),
      R => ap_rst_n_inv
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_3\,
      Q => \q_reg[63]_0\(23),
      R => ap_rst_n_inv
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_3\,
      Q => \q_reg[63]_0\(24),
      R => ap_rst_n_inv
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_3\,
      Q => \q_reg[63]_0\(25),
      R => ap_rst_n_inv
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_3\,
      Q => \q_reg[63]_0\(26),
      R => ap_rst_n_inv
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_3\,
      Q => \q_reg[63]_0\(27),
      R => ap_rst_n_inv
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_3\,
      Q => \q_reg[63]_0\(28),
      R => ap_rst_n_inv
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_3\,
      Q => \q_reg[63]_0\(29),
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_3\,
      Q => \q_reg[63]_0\(2),
      R => ap_rst_n_inv
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][30]_srl5_n_3\,
      Q => \q_reg[63]_0\(30),
      R => ap_rst_n_inv
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][31]_srl5_n_3\,
      Q => \q_reg[63]_0\(31),
      R => ap_rst_n_inv
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][32]_srl5_n_3\,
      Q => \q_reg[63]_0\(32),
      R => ap_rst_n_inv
    );
\q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][33]_srl5_n_3\,
      Q => \q_reg[63]_0\(33),
      R => ap_rst_n_inv
    );
\q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][34]_srl5_n_3\,
      Q => \q_reg[63]_0\(34),
      R => ap_rst_n_inv
    );
\q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][35]_srl5_n_3\,
      Q => \q_reg[63]_0\(35),
      R => ap_rst_n_inv
    );
\q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][36]_srl5_n_3\,
      Q => \q_reg[63]_0\(36),
      R => ap_rst_n_inv
    );
\q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][37]_srl5_n_3\,
      Q => \q_reg[63]_0\(37),
      R => ap_rst_n_inv
    );
\q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][38]_srl5_n_3\,
      Q => \q_reg[63]_0\(38),
      R => ap_rst_n_inv
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][39]_srl5_n_3\,
      Q => \q_reg[63]_0\(39),
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_3\,
      Q => \q_reg[63]_0\(3),
      R => ap_rst_n_inv
    );
\q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][40]_srl5_n_3\,
      Q => \q_reg[63]_0\(40),
      R => ap_rst_n_inv
    );
\q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][41]_srl5_n_3\,
      Q => \q_reg[63]_0\(41),
      R => ap_rst_n_inv
    );
\q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][42]_srl5_n_3\,
      Q => \q_reg[63]_0\(42),
      R => ap_rst_n_inv
    );
\q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][43]_srl5_n_3\,
      Q => \q_reg[63]_0\(43),
      R => ap_rst_n_inv
    );
\q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][44]_srl5_n_3\,
      Q => \q_reg[63]_0\(44),
      R => ap_rst_n_inv
    );
\q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][45]_srl5_n_3\,
      Q => \q_reg[63]_0\(45),
      R => ap_rst_n_inv
    );
\q_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][46]_srl5_n_3\,
      Q => \q_reg[63]_0\(46),
      R => ap_rst_n_inv
    );
\q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][47]_srl5_n_3\,
      Q => \q_reg[63]_0\(47),
      R => ap_rst_n_inv
    );
\q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][48]_srl5_n_3\,
      Q => \q_reg[63]_0\(48),
      R => ap_rst_n_inv
    );
\q_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][49]_srl5_n_3\,
      Q => \q_reg[63]_0\(49),
      R => ap_rst_n_inv
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_3\,
      Q => \q_reg[63]_0\(4),
      R => ap_rst_n_inv
    );
\q_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][50]_srl5_n_3\,
      Q => \q_reg[63]_0\(50),
      R => ap_rst_n_inv
    );
\q_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][51]_srl5_n_3\,
      Q => \q_reg[63]_0\(51),
      R => ap_rst_n_inv
    );
\q_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][52]_srl5_n_3\,
      Q => \q_reg[63]_0\(52),
      R => ap_rst_n_inv
    );
\q_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][53]_srl5_n_3\,
      Q => \q_reg[63]_0\(53),
      R => ap_rst_n_inv
    );
\q_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][54]_srl5_n_3\,
      Q => \q_reg[63]_0\(54),
      R => ap_rst_n_inv
    );
\q_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][55]_srl5_n_3\,
      Q => \q_reg[63]_0\(55),
      R => ap_rst_n_inv
    );
\q_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][56]_srl5_n_3\,
      Q => \q_reg[63]_0\(56),
      R => ap_rst_n_inv
    );
\q_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][57]_srl5_n_3\,
      Q => \q_reg[63]_0\(57),
      R => ap_rst_n_inv
    );
\q_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][58]_srl5_n_3\,
      Q => \q_reg[63]_0\(58),
      R => ap_rst_n_inv
    );
\q_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][59]_srl5_n_3\,
      Q => \q_reg[63]_0\(59),
      R => ap_rst_n_inv
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_3\,
      Q => \q_reg[63]_0\(5),
      R => ap_rst_n_inv
    );
\q_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][60]_srl5_n_3\,
      Q => \q_reg[63]_0\(60),
      R => ap_rst_n_inv
    );
\q_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][61]_srl5_n_3\,
      Q => \q_reg[63]_0\(61),
      R => ap_rst_n_inv
    );
\q_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][62]_srl5_n_3\,
      Q => \q_reg[63]_0\(62),
      R => ap_rst_n_inv
    );
\q_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][63]_srl5_n_3\,
      Q => \q_reg[63]_0\(63),
      R => ap_rst_n_inv
    );
\q_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][64]_srl5_n_3\,
      Q => fifo_rreq_data(64),
      R => ap_rst_n_inv
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_3\,
      Q => \q_reg[63]_0\(6),
      R => ap_rst_n_inv
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_3\,
      Q => \q_reg[63]_0\(7),
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_3\,
      Q => \q_reg[63]_0\(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_3\,
      Q => \q_reg[63]_0\(9),
      R => ap_rst_n_inv
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_rreq\,
      I2 => \last_sect_carry__3\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(32),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(33),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(34),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(35),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(36),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(37),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(38),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(39),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(40),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(41),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(42),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(43),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(44),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(45),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(46),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(47),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(48),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(49),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(50),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^next_rreq\,
      I1 => p_20_in,
      O => E(0)
    );
\sect_cnt[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(51),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo__parameterized1\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    data_vld_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_20_in : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \end_addr_buf_reg[1]\ : out STD_LOGIC;
    \end_addr_buf_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    sel : in STD_LOGIC;
    pout17_out : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rreq_handling_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid : in STD_LOGIC;
    \sect_len_buf_reg[3]\ : in STD_LOGIC;
    \sect_len_buf_reg[3]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[3]_1\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    rreq_handling_reg_1 : in STD_LOGIC;
    \sect_addr_buf_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_end_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_end_buf_reg[1]_0\ : in STD_LOGIC;
    \sect_end_buf_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo__parameterized1\ : entity is "colordetect_accel_gmem0_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo__parameterized1\ is
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal data_vld1 : STD_LOGIC;
  signal \data_vld_i_1__1_n_3\ : STD_LOGIC;
  signal \^data_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_3\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal \full_n_i_1__1_n_3\ : STD_LOGIC;
  signal \full_n_i_2__1_n_3\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal \pout[0]_i_1_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1_n_3\ : STD_LOGIC;
  signal \pout[3]_i_1_n_3\ : STD_LOGIC;
  signal \pout[3]_i_2_n_3\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \empty_n_i_1__1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \pout[0]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \pout[3]_i_4\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1\ : label is "soft_lutpair298";
begin
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  data_vld_reg_0 <= \^data_vld_reg_0\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  fifo_rctl_ready <= \^fifo_rctl_ready\;
  p_20_in <= \^p_20_in\;
\align_len[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \^p_20_in\,
      I2 => CO(0),
      I3 => fifo_rreq_valid,
      O => E(0)
    );
\bus_wide_gen.split_cnt_buf[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      O => \bus_wide_gen.len_cnt_reg[1]\
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F02020"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I1 => m_axi_gmem0_ARREADY,
      I2 => ap_rst_n,
      I3 => invalid_len_event_reg2,
      I4 => \^could_multi_bursts.next_loop\,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \sect_len_buf_reg[3]_1\,
      I2 => fifo_burst_ready,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => m_axi_gmem0_ARREADY,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => ap_rst_n,
      O => SR(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => \sect_len_buf_reg[3]\,
      I1 => \sect_len_buf_reg[3]_0\,
      I2 => \sect_len_buf_reg[3]_1\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => rreq_handling_reg_0,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F000"
    )
        port map (
      I0 => data_vld1,
      I1 => p_10_in,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => \^data_vld_reg_0\,
      O => \data_vld_i_1__1_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_3\,
      Q => \^data_vld_reg_0\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => \bus_wide_gen.last_split\,
      I2 => empty_n_reg_1(0),
      I3 => beat_valid,
      I4 => \^empty_n_reg_0\,
      O => \empty_n_i_1__1_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_3\,
      Q => \^empty_n_reg_0\,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_rctl_ready\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \full_n_i_2__1_n_3\,
      I4 => p_10_in,
      O => \full_n_i_1__1_n_3\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => pout_reg(0),
      I1 => pout_reg(3),
      I2 => \^data_vld_reg_0\,
      I3 => pout_reg(2),
      I4 => pout_reg(1),
      O => \full_n_i_2__1_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_3\,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1_n_3\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => pout_reg(0),
      I1 => p_10_in,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => \^data_vld_reg_0\,
      I5 => pout_reg(1),
      O => \pout[1]_i_1_n_3\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => sel,
      I2 => p_10_in,
      I3 => pout_reg(0),
      I4 => pout_reg(2),
      I5 => pout_reg(1),
      O => \pout[2]_i_1_n_3\
    );
\pout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"34440444"
    )
        port map (
      I0 => data_vld1,
      I1 => p_10_in,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => \^data_vld_reg_0\,
      O => \pout[3]_i_1_n_3\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout17_out,
      I2 => pout_reg(0),
      I3 => pout_reg(3),
      I4 => pout_reg(2),
      O => \pout[3]_i_2_n_3\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout_reg(0),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => data_vld1
    );
\pout[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2222222"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => \^empty_n_reg_0\,
      I2 => beat_valid,
      I3 => empty_n_reg_1(0),
      I4 => \bus_wide_gen.last_split\,
      O => p_10_in
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_3\,
      D => \pout[0]_i_1_n_3\,
      Q => pout_reg(0),
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_3\,
      D => \pout[1]_i_1_n_3\,
      Q => pout_reg(1),
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_3\,
      D => \pout[2]_i_1_n_3\,
      Q => pout_reg(2),
      R => ap_rst_n_inv
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_3\,
      D => \pout[3]_i_2_n_3\,
      Q => pout_reg(3),
      R => ap_rst_n_inv
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7070"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => CO(0),
      I2 => rreq_handling_reg_0,
      I3 => invalid_len_event,
      I4 => rreq_handling_reg_1,
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sect_addr_buf_reg[0]\(0),
      I1 => \^p_20_in\,
      I2 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\sect_end_buf[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \sect_end_buf_reg[1]\(0),
      I1 => CO(0),
      I2 => \^p_20_in\,
      I3 => \sect_end_buf_reg[0]\,
      O => \end_addr_buf_reg[0]\
    );
\sect_end_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \sect_end_buf_reg[1]\(1),
      I1 => CO(0),
      I2 => \^p_20_in\,
      I3 => \sect_end_buf_reg[1]_0\,
      O => \end_addr_buf_reg[1]\
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \sect_len_buf_reg[3]\,
      I1 => \sect_len_buf_reg[3]_0\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \sect_len_buf_reg[3]_1\,
      I4 => rreq_handling_reg_0,
      O => \^p_20_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID : in STD_LOGIC;
    \data_p2_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[31]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[32]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[33]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[34]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[35]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[36]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[37]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[38]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[40]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[41]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[43]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[44]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[45]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[46]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[47]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[48]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[49]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[50]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[51]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[52]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[53]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[54]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[55]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[56]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[57]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[58]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[59]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[60]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[61]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[62]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[63]_i_2_n_3\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_3\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_t_i_1_n_3 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_3\ : STD_LOGIC;
  signal \state[1]_i_1_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair332";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair332";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => rs2f_rreq_ack,
      I4 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(0),
      O => \data_p1[0]_i_1_n_3\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(10),
      O => \data_p1[10]_i_1_n_3\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(11),
      O => \data_p1[11]_i_1_n_3\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(12),
      O => \data_p1[12]_i_1_n_3\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(13),
      O => \data_p1[13]_i_1_n_3\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(14),
      O => \data_p1[14]_i_1_n_3\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(15),
      O => \data_p1[15]_i_1_n_3\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(16),
      O => \data_p1[16]_i_1_n_3\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(17),
      O => \data_p1[17]_i_1_n_3\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(18),
      O => \data_p1[18]_i_1_n_3\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(19),
      O => \data_p1[19]_i_1_n_3\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(1),
      O => \data_p1[1]_i_1_n_3\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(20),
      O => \data_p1[20]_i_1_n_3\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(21),
      O => \data_p1[21]_i_1_n_3\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(22),
      O => \data_p1[22]_i_1_n_3\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(23),
      O => \data_p1[23]_i_1_n_3\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(24),
      O => \data_p1[24]_i_1_n_3\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(25),
      O => \data_p1[25]_i_1_n_3\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(26),
      O => \data_p1[26]_i_1_n_3\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(27),
      O => \data_p1[27]_i_1_n_3\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(28),
      O => \data_p1[28]_i_1_n_3\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(29),
      O => \data_p1[29]_i_1_n_3\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(2),
      O => \data_p1[2]_i_1_n_3\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(30),
      O => \data_p1[30]_i_1_n_3\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(31),
      O => \data_p1[31]_i_1_n_3\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(32),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(32),
      O => \data_p1[32]_i_1_n_3\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(33),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(33),
      O => \data_p1[33]_i_1_n_3\
    );
\data_p1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(34),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(34),
      O => \data_p1[34]_i_1_n_3\
    );
\data_p1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(35),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(35),
      O => \data_p1[35]_i_1_n_3\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(36),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(36),
      O => \data_p1[36]_i_1_n_3\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(37),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(37),
      O => \data_p1[37]_i_1_n_3\
    );
\data_p1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(38),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(38),
      O => \data_p1[38]_i_1_n_3\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(39),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(39),
      O => \data_p1[39]_i_1_n_3\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(3),
      O => \data_p1[3]_i_1_n_3\
    );
\data_p1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(40),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(40),
      O => \data_p1[40]_i_1_n_3\
    );
\data_p1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(41),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(41),
      O => \data_p1[41]_i_1_n_3\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(42),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(42),
      O => \data_p1[42]_i_1_n_3\
    );
\data_p1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(43),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(43),
      O => \data_p1[43]_i_1_n_3\
    );
\data_p1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(44),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(44),
      O => \data_p1[44]_i_1_n_3\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(45),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(45),
      O => \data_p1[45]_i_1_n_3\
    );
\data_p1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(46),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(46),
      O => \data_p1[46]_i_1_n_3\
    );
\data_p1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(47),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(47),
      O => \data_p1[47]_i_1_n_3\
    );
\data_p1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(48),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(48),
      O => \data_p1[48]_i_1_n_3\
    );
\data_p1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(49),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(49),
      O => \data_p1[49]_i_1_n_3\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(4),
      O => \data_p1[4]_i_1_n_3\
    );
\data_p1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(50),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(50),
      O => \data_p1[50]_i_1_n_3\
    );
\data_p1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(51),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(51),
      O => \data_p1[51]_i_1_n_3\
    );
\data_p1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(52),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(52),
      O => \data_p1[52]_i_1_n_3\
    );
\data_p1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(53),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(53),
      O => \data_p1[53]_i_1_n_3\
    );
\data_p1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(54),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(54),
      O => \data_p1[54]_i_1_n_3\
    );
\data_p1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(55),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(55),
      O => \data_p1[55]_i_1_n_3\
    );
\data_p1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(56),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(56),
      O => \data_p1[56]_i_1_n_3\
    );
\data_p1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(57),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(57),
      O => \data_p1[57]_i_1_n_3\
    );
\data_p1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(58),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(58),
      O => \data_p1[58]_i_1_n_3\
    );
\data_p1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(59),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(59),
      O => \data_p1[59]_i_1_n_3\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(5),
      O => \data_p1[5]_i_1_n_3\
    );
\data_p1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(60),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(60),
      O => \data_p1[60]_i_1_n_3\
    );
\data_p1[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(61),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(61),
      O => \data_p1[61]_i_1_n_3\
    );
\data_p1[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(62),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(62),
      O => \data_p1[62]_i_1_n_3\
    );
\data_p1[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(63),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(63),
      O => \data_p1[63]_i_2_n_3\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(6),
      O => \data_p1[6]_i_1_n_3\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(7),
      O => \data_p1[7]_i_1_n_3\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(8),
      O => \data_p1[8]_i_1_n_3\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(9),
      O => \data_p1[9]_i_1_n_3\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(32),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(33),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(34),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(35),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(36),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(37),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(38),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(39),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(3),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(40),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(41),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(42),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(43),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(44),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(45),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(46),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(47),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(48),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(49),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(4),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(50),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(51),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(52),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(53),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(54),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(55),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(56),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(57),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(58),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(59),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(5),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(60),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(61),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(62),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_2_n_3\,
      Q => \data_p1_reg[63]_0\(63),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_3\,
      Q => \data_p1_reg[63]_0\(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(32),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(33),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(34),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(35),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(36),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(37),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(38),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(39),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(40),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(41),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(42),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(43),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(44),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(45),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(46),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(47),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(48),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(49),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(50),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(51),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(52),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(53),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(54),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(55),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(56),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(57),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(58),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(59),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(60),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(61),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(62),
      Q => data_p2(62),
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(63),
      Q => data_p2(63),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(9),
      Q => data_p2(9),
      R => '0'
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      I1 => rs2f_rreq_ack,
      I2 => \^s_ready_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => s_ready_t_i_1_n_3
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_3,
      Q => \^s_ready_t_reg_0\,
      R => ap_rst_n_inv
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      I2 => rs2f_rreq_ack,
      I3 => state(1),
      I4 => \^q\(0),
      O => \state[0]_i_1_n_3\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => rs2f_rreq_ack,
      I3 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      O => \state[1]_i_1_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_3\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_3\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY : in STD_LOGIC;
    \data_p2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_reg_slice__parameterized0\ : entity is "colordetect_accel_gmem0_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_reg_slice__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[7]_i_2_n_3\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[7]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_3\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair330";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_4\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \state[0]_i_1__0\ : label is "soft_lutpair331";
begin
  Q(0) <= \^q\(0);
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      I4 => s_ready_t_reg_0,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\bus_wide_gen.len_cnt[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      O => \bus_wide_gen.ready_for_data__0\
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(0),
      O => \data_p1[0]_i_1__0_n_3\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(1),
      O => \data_p1[1]_i_1__0_n_3\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(2),
      O => \data_p1[2]_i_1__0_n_3\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(3),
      O => \data_p1[3]_i_1__0_n_3\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(4),
      O => \data_p1[4]_i_1__0_n_3\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(5),
      O => \data_p1[5]_i_1__0_n_3\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(6),
      O => \data_p1[6]_i_1__0_n_3\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(7),
      O => \data_p1[7]_i_2_n_3\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_3\,
      Q => \data_p1_reg[7]_0\(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_3\,
      Q => \data_p1_reg[7]_0\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_3\,
      Q => \data_p1_reg[7]_0\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_3\,
      Q => \data_p1_reg[7]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_3\,
      Q => \data_p1_reg[7]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_3\,
      Q => \data_p1_reg[7]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_3\,
      Q => \data_p1_reg[7]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_2_n_3\,
      Q => \data_p1_reg[7]_0\(7),
      R => '0'
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \^rdata_ack_t\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(0),
      Q => \data_p2_reg_n_3_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(1),
      Q => \data_p2_reg_n_3_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(2),
      Q => \data_p2_reg_n_3_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(3),
      Q => \data_p2_reg_n_3_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(4),
      Q => \data_p2_reg_n_3_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(5),
      Q => \data_p2_reg_n_3_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(6),
      Q => \data_p2_reg_n_3_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(7),
      Q => \data_p2_reg_n_3_[7]\,
      R => '0'
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      I2 => \^rdata_ack_t\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__0_n_3\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_3\,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      I2 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      I3 => state(1),
      I4 => \^q\(0),
      O => \state[0]_i_1__0_n_3\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      I3 => s_ready_t_reg_0,
      O => \state[1]_i_1__0_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_3\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_3\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_buffer__parameterized0\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_buf_reg[16]_0\ : out STD_LOGIC;
    \dout_buf_reg[34]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_buf_reg[17]_0\ : out STD_LOGIC;
    \dout_buf_reg[18]_0\ : out STD_LOGIC;
    \dout_buf_reg[19]_0\ : out STD_LOGIC;
    \dout_buf_reg[20]_0\ : out STD_LOGIC;
    \dout_buf_reg[21]_0\ : out STD_LOGIC;
    \dout_buf_reg[22]_0\ : out STD_LOGIC;
    \dout_buf_reg[23]_0\ : out STD_LOGIC;
    \bus_wide_gen.data_buf01_in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mOutPtr_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.data_buf1__0\ : in STD_LOGIC;
    \mOutPtr_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_buffer__parameterized0\ : entity is "colordetect_accel_gmem1_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_buffer__parameterized0\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_3\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_3\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_3\ : STD_LOGIC;
  signal \^dout_buf_reg[34]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \dout_valid_i_1__0_n_3\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_3\ : STD_LOGIC;
  signal \empty_n_i_2__2_n_3\ : STD_LOGIC;
  signal \empty_n_i_3__2_n_3\ : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal \full_n_i_1__3_n_3\ : STD_LOGIC;
  signal \full_n_i_3__0_n_3\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1__0_n_3\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \mem_reg_i_10__0_n_3\ : STD_LOGIC;
  signal \mem_reg_i_11__0_n_3\ : STD_LOGIC;
  signal \mem_reg_i_12__0_n_3\ : STD_LOGIC;
  signal \mem_reg_i_13__0_n_3\ : STD_LOGIC;
  signal \mem_reg_i_14__0_n_3\ : STD_LOGIC;
  signal \mem_reg_i_9__0_n_3\ : STD_LOGIC;
  signal mem_reg_n_35 : STD_LOGIC;
  signal mem_reg_n_36 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__0_n_3\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_1__1_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_3\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \empty_n_i_3__2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \full_n_i_3__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair403";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "bus_read/buff_rdata/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \mem_reg_i_10__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \mem_reg_i_12__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \mem_reg_i_13__0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \mem_reg_i_9__0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair422";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  SR(0) <= \^sr\(0);
  beat_valid <= \^beat_valid\;
  \dout_buf_reg[34]_0\(32 downto 0) <= \^dout_buf_reg[34]_0\(32 downto 0);
  full_n_reg_0 <= \^full_n_reg_0\;
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\bus_wide_gen.data_buf[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(0),
      I1 => \^dout_buf_reg[34]_0\(16),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(24),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(8),
      O => \bus_wide_gen.data_buf01_in\(0)
    );
\bus_wide_gen.data_buf[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(18),
      I1 => \^dout_buf_reg[34]_0\(26),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(10),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[18]_0\
    );
\bus_wide_gen.data_buf[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(19),
      I1 => \^dout_buf_reg[34]_0\(27),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(11),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[19]_0\
    );
\bus_wide_gen.data_buf[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(20),
      I1 => \^dout_buf_reg[34]_0\(28),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(12),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[20]_0\
    );
\bus_wide_gen.data_buf[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(21),
      I1 => \^dout_buf_reg[34]_0\(29),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(13),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[21]_0\
    );
\bus_wide_gen.data_buf[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(22),
      I1 => \^dout_buf_reg[34]_0\(30),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(14),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[22]_0\
    );
\bus_wide_gen.data_buf[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(23),
      I1 => \^dout_buf_reg[34]_0\(31),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(15),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[23]_0\
    );
\bus_wide_gen.data_buf[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(1),
      I1 => \^dout_buf_reg[34]_0\(17),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(25),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(9),
      O => \bus_wide_gen.data_buf01_in\(1)
    );
\bus_wide_gen.data_buf[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(2),
      I1 => \^dout_buf_reg[34]_0\(18),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(26),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(10),
      O => \bus_wide_gen.data_buf01_in\(2)
    );
\bus_wide_gen.data_buf[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(3),
      I1 => \^dout_buf_reg[34]_0\(19),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(27),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(11),
      O => \bus_wide_gen.data_buf01_in\(3)
    );
\bus_wide_gen.data_buf[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(4),
      I1 => \^dout_buf_reg[34]_0\(20),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(28),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(12),
      O => \bus_wide_gen.data_buf01_in\(4)
    );
\bus_wide_gen.data_buf[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(5),
      I1 => \^dout_buf_reg[34]_0\(21),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(29),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(13),
      O => \bus_wide_gen.data_buf01_in\(5)
    );
\bus_wide_gen.data_buf[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(6),
      I1 => \^dout_buf_reg[34]_0\(22),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(30),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(14),
      O => \bus_wide_gen.data_buf01_in\(6)
    );
\bus_wide_gen.data_buf[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(7),
      I1 => \^dout_buf_reg[34]_0\(23),
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^dout_buf_reg[34]_0\(31),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \^dout_buf_reg[34]_0\(15),
      O => \bus_wide_gen.data_buf01_in\(7)
    );
\bus_wide_gen.data_buf[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(16),
      I1 => \^dout_buf_reg[34]_0\(24),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(8),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[16]_0\
    );
\bus_wide_gen.data_buf[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_0\(17),
      I1 => \^dout_buf_reg[34]_0\(25),
      I2 => \bus_wide_gen.data_buf_reg[8]\(1),
      I3 => \^dout_buf_reg[34]_0\(9),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \bus_wide_gen.data_buf_reg[8]\(0),
      O => \dout_buf_reg[17]_0\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_3\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_3\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_3\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_3\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_3\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_3\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_3\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_3\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_3\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_3\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_3\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_3\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_3\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_3\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_3\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_3\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_3\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_3\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_3\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_3\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_3\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_3\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_3\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_3\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_3\
    );
\dout_buf[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_wide_gen.last_split\,
      I2 => empty_n_reg_n_3,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_2_n_3\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_3\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_3\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_3\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_3\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_3\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_3\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_3\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(0),
      R => \^sr\(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(10),
      R => \^sr\(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(11),
      R => \^sr\(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(12),
      R => \^sr\(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(13),
      R => \^sr\(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(14),
      R => \^sr\(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(15),
      R => \^sr\(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(16),
      R => \^sr\(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(17),
      R => \^sr\(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(18),
      R => \^sr\(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(19),
      R => \^sr\(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(1),
      R => \^sr\(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(20),
      R => \^sr\(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(21),
      R => \^sr\(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(22),
      R => \^sr\(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(23),
      R => \^sr\(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(24),
      R => \^sr\(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(25),
      R => \^sr\(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(26),
      R => \^sr\(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(27),
      R => \^sr\(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(28),
      R => \^sr\(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(29),
      R => \^sr\(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(2),
      R => \^sr\(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(30),
      R => \^sr\(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(31),
      R => \^sr\(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_3\,
      Q => \^dout_buf_reg[34]_0\(32),
      R => \^sr\(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(3),
      R => \^sr\(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(4),
      R => \^sr\(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(5),
      R => \^sr\(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(6),
      R => \^sr\(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(7),
      R => \^sr\(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(8),
      R => \^sr\(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_3\,
      Q => \^dout_buf_reg[34]_0\(9),
      R => \^sr\(0)
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => \^beat_valid\,
      I2 => \bus_wide_gen.last_split\,
      O => \dout_valid_i_1__0_n_3\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_3\,
      Q => \^beat_valid\,
      R => \^sr\(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FFFE00"
    )
        port map (
      I0 => \empty_n_i_2__2_n_3\,
      I1 => \^q\(1),
      I2 => \empty_n_i_3__2_n_3\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_3,
      O => \empty_n_i_1__0_n_3\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => \empty_n_i_2__2_n_3\
    );
\empty_n_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => mOutPtr_reg(7),
      I1 => mOutPtr_reg(6),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^di\(1),
      O => \empty_n_i_3__2_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_3\,
      Q => empty_n_reg_n_3,
      R => \^sr\(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => m_axi_gmem1_RVALID,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      O => \full_n_i_1__3_n_3\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => mOutPtr_reg(7),
      I3 => mOutPtr_reg(6),
      I4 => \full_n_i_3__0_n_3\,
      O => p_1_in
    );
\full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^di\(2),
      I2 => \^di\(1),
      I3 => \^q\(0),
      O => \full_n_i_3__0_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_3\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__0_n_3\
    );
\mOutPtr[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => m_axi_gmem1_RVALID,
      I2 => pop,
      O => \mOutPtr[7]_i_1__0_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_3\,
      D => \mOutPtr[0]_i_1__0_n_3\,
      Q => \^q\(0),
      R => \^sr\(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_3\,
      D => \mOutPtr_reg[7]_0\(0),
      Q => \^di\(1),
      R => \^sr\(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_3\,
      D => \mOutPtr_reg[7]_0\(1),
      Q => \^di\(2),
      R => \^sr\(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_3\,
      D => \mOutPtr_reg[7]_0\(2),
      Q => \^di\(3),
      R => \^sr\(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_3\,
      D => \mOutPtr_reg[7]_0\(3),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_3\,
      D => \mOutPtr_reg[7]_0\(4),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_3\,
      D => \mOutPtr_reg[7]_0\(5),
      Q => mOutPtr_reg(6),
      R => \^sr\(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[7]_i_1__0_n_3\,
      D => \mOutPtr_reg[7]_0\(6),
      Q => mOutPtr_reg(7),
      R => \^sr\(0)
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => D(15 downto 0),
      DIBDI(15 downto 0) => D(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => D(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_35,
      DOPADOP(0) => mem_reg_n_36,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^full_n_reg_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_gmem1_RVALID,
      WEBWE(2) => m_axi_gmem1_RVALID,
      WEBWE(1) => m_axi_gmem1_RVALID,
      WEBWE(0) => m_axi_gmem1_RVALID
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(3),
      I2 => raddr(4),
      I3 => raddr(5),
      O => \mem_reg_i_10__0_n_3\
    );
\mem_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => \mem_reg_i_11__0_n_3\
    );
\mem_reg_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(4),
      I2 => raddr(3),
      I3 => raddr(2),
      I4 => \mem_reg_i_14__0_n_3\,
      O => \mem_reg_i_12__0_n_3\
    );
\mem_reg_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => \mem_reg_i_13__0_n_3\
    );
\mem_reg_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => raddr(0),
      I3 => raddr(1),
      O => \mem_reg_i_14__0_n_3\
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AAAAAAA2AAAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => \mem_reg_i_9__0_n_3\,
      I3 => \mem_reg_i_10__0_n_3\,
      I4 => pop,
      I5 => \mem_reg_i_11__0_n_3\,
      O => rnext(7)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333CCCCCCC4CCCC"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => \mem_reg_i_9__0_n_3\,
      I3 => \mem_reg_i_10__0_n_3\,
      I4 => pop,
      I5 => \mem_reg_i_11__0_n_3\,
      O => rnext(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"38B0"
    )
        port map (
      I0 => \mem_reg_i_12__0_n_3\,
      I1 => pop,
      I2 => raddr(5),
      I3 => \mem_reg_i_13__0_n_3\,
      O => rnext(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B038B0B0B0B0B0"
    )
        port map (
      I0 => \mem_reg_i_12__0_n_3\,
      I1 => pop,
      I2 => raddr(4),
      I3 => raddr(2),
      I4 => \mem_reg_i_9__0_n_3\,
      I5 => raddr(3),
      O => rnext(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38B0B0B0B0B0B0B0"
    )
        port map (
      I0 => \mem_reg_i_12__0_n_3\,
      I1 => pop,
      I2 => raddr(3),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(2),
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFFF0F070000"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => \mem_reg_i_9__0_n_3\,
      I3 => \mem_reg_i_10__0_n_3\,
      I4 => pop,
      I5 => raddr(2),
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => pop,
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      O => rnext(0)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      O => \mem_reg_i_9__0_n_3\
    );
\p_0_out_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mOutPtr_reg(6),
      I1 => mOutPtr_reg(7),
      O => \mOutPtr_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => mOutPtr_reg(6),
      O => \mOutPtr_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \mOutPtr_reg[6]_0\(0)
    );
\p_0_out_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axi_gmem1_RVALID,
      I1 => \^full_n_reg_0\,
      I2 => pop,
      O => \^di\(0)
    );
\p_0_out_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^q\(1),
      O => S(3)
    );
\p_0_out_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^di\(1),
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => m_axi_gmem1_RVALID,
      O => S(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => q_tmp(0),
      R => \^sr\(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => q_tmp(10),
      R => \^sr\(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => q_tmp(11),
      R => \^sr\(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => q_tmp(12),
      R => \^sr\(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => q_tmp(13),
      R => \^sr\(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => q_tmp(14),
      R => \^sr\(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => q_tmp(15),
      R => \^sr\(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => q_tmp(16),
      R => \^sr\(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => q_tmp(17),
      R => \^sr\(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => q_tmp(18),
      R => \^sr\(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => q_tmp(19),
      R => \^sr\(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => q_tmp(1),
      R => \^sr\(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => q_tmp(20),
      R => \^sr\(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => q_tmp(21),
      R => \^sr\(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => q_tmp(22),
      R => \^sr\(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => q_tmp(23),
      R => \^sr\(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(24),
      Q => q_tmp(24),
      R => \^sr\(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(25),
      Q => q_tmp(25),
      R => \^sr\(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(26),
      Q => q_tmp(26),
      R => \^sr\(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(27),
      Q => q_tmp(27),
      R => \^sr\(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(28),
      Q => q_tmp(28),
      R => \^sr\(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(29),
      Q => q_tmp(29),
      R => \^sr\(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => q_tmp(2),
      R => \^sr\(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(30),
      Q => q_tmp(30),
      R => \^sr\(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(31),
      Q => q_tmp(31),
      R => \^sr\(0)
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(32),
      Q => q_tmp(34),
      R => \^sr\(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => q_tmp(3),
      R => \^sr\(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => q_tmp(4),
      R => \^sr\(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => q_tmp(5),
      R => \^sr\(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => q_tmp(6),
      R => \^sr\(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => q_tmp(7),
      R => \^sr\(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => q_tmp(8),
      R => \^sr\(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => q_tmp(9),
      R => \^sr\(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => \^sr\(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => \^sr\(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => \^sr\(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^sr\(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^sr\(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => \^sr\(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => \^sr\(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^sr\(0)
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000100"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^di\(2),
      I2 => \^di\(1),
      I3 => \show_ahead_i_2__0_n_3\,
      I4 => \^q\(0),
      I5 => pop,
      O => show_ahead0
    );
\show_ahead_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^full_n_reg_0\,
      I3 => m_axi_gmem1_RVALID,
      I4 => mOutPtr_reg(6),
      I5 => mOutPtr_reg(7),
      O => \show_ahead_i_2__0_n_3\
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^sr\(0)
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_3\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_3\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_3\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_3\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_3\
    );
\waddr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__1_n_3\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_3\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_3\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_3\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => m_axi_gmem1_RVALID,
      O => push
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__0_n_3\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__0_n_3\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__0_n_3\
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_3\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_3\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_3\,
      Q => waddr(0),
      R => \^sr\(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_3\,
      Q => waddr(1),
      R => \^sr\(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_3\,
      Q => waddr(2),
      R => \^sr\(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_3\,
      Q => waddr(3),
      R => \^sr\(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_3\,
      Q => waddr(4),
      R => \^sr\(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__1_n_3\,
      Q => waddr(5),
      R => \^sr\(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__0_n_3\,
      Q => waddr(6),
      R => \^sr\(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__0_n_3\,
      Q => waddr(7),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo is
  port (
    fifo_burst_ready : out STD_LOGIC;
    \bus_wide_gen.last_split\ : out STD_LOGIC;
    pout17_out : out STD_LOGIC;
    sel : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \q_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.data_buf1__0\ : out STD_LOGIC;
    \q_reg[11]_1\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[2]\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \q_reg[11]_2\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \pout_reg[3]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    beat_valid : in STD_LOGIC;
    \pout_reg[3]_0\ : in STD_LOGIC;
    \pout_reg[3]_1\ : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.data_buf_reg[16]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[17]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[18]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[19]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[20]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[21]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[22]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]\ : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    data_vld_reg_0 : in STD_LOGIC;
    data_vld_reg_1 : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q_reg[11]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bus_wide_gen.data_buf_reg[14]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[13]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[12]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[11]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[10]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[9]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[8]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf01_in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_reg[9]_0\ : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo is
  signal burst_valid : STD_LOGIC;
  signal \^bus_wide_gen.data_buf1__0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_5__0_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_3__0_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_5__0_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_6__0_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.first_split\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat__0\ : STD_LOGIC;
  signal \^bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.next_split__0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt__5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.split_cnt_buf[1]_i_2__0_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf[1]_i_6__0_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.tail_split\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.tmp_burst_info\ : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \^could_multi_bursts.loop_cnt_reg[2]\ : STD_LOGIC;
  signal \data_vld_i_1__2_n_3\ : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal \empty_n_i_3__1_n_3\ : STD_LOGIC;
  signal \empty_n_i_4__0_n_3\ : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__4_n_3\ : STD_LOGIC;
  signal \full_n_i_2__3_n_3\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_3\ : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout_reg_n_3_[0]\ : STD_LOGIC;
  signal \pout_reg_n_3_[1]\ : STD_LOGIC;
  signal \pout_reg_n_3_[2]\ : STD_LOGIC;
  signal \^q_reg[11]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \q_reg_n_3_[0]\ : STD_LOGIC;
  signal \q_reg_n_3_[1]\ : STD_LOGIC;
  signal \q_reg_n_3_[2]\ : STD_LOGIC;
  signal \q_reg_n_3_[3]\ : STD_LOGIC;
  signal \^sect_len_buf_reg[5]\ : STD_LOGIC;
  signal \^sect_len_buf_reg[8]\ : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_1__0\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_5__0\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_6__0\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_1__0\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \bus_wide_gen.rdata_valid_t_i_1__0\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[1]_i_2__0\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[0]_i_1__0\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[1]_i_1__0\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[2]_i_1__0\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1__0\ : label is "soft_lutpair427";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][10]_srl5_i_1__0\ : label is "soft_lutpair430";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][11]_srl5_i_1__0\ : label is "soft_lutpair430";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1__0\ : label is "soft_lutpair429";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][9]_srl5_i_1__0\ : label is "soft_lutpair429";
begin
  \bus_wide_gen.data_buf1__0\ <= \^bus_wide_gen.data_buf1__0\;
  \bus_wide_gen.last_split\ <= \^bus_wide_gen.last_split\;
  \could_multi_bursts.loop_cnt_reg[2]\ <= \^could_multi_bursts.loop_cnt_reg[2]\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  \q_reg[11]_0\(1 downto 0) <= \^q_reg[11]_0\(1 downto 0);
  \sect_len_buf_reg[5]\ <= \^sect_len_buf_reg[5]\;
  \sect_len_buf_reg[8]\ <= \^sect_len_buf_reg[8]\;
  sel <= \^sel\;
\bus_wide_gen.data_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(0),
      I3 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I4 => \pout_reg[3]\(0),
      I5 => \bus_wide_gen.data_buf01_in\(0),
      O => D(0)
    );
\bus_wide_gen.data_buf[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[10]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(10),
      I4 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I5 => \pout_reg[3]\(10),
      O => D(10)
    );
\bus_wide_gen.data_buf[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[11]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(11),
      I4 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I5 => \pout_reg[3]\(11),
      O => D(11)
    );
\bus_wide_gen.data_buf[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[12]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(12),
      I4 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I5 => \pout_reg[3]\(12),
      O => D(12)
    );
\bus_wide_gen.data_buf[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[13]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(13),
      I4 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I5 => \pout_reg[3]\(13),
      O => D(13)
    );
\bus_wide_gen.data_buf[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[14]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(14),
      I4 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I5 => \pout_reg[3]\(14),
      O => D(14)
    );
\bus_wide_gen.data_buf[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(15),
      I4 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I5 => \pout_reg[3]\(15),
      O => D(15)
    );
\bus_wide_gen.data_buf[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400440044007400"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_5__0_n_3\,
      I1 => p_27_in,
      I2 => beat_valid,
      I3 => \bus_wide_gen.ready_for_data__0\,
      I4 => \bus_wide_gen.split_cnt__5\(1),
      I5 => \bus_wide_gen.split_cnt__5\(0),
      O => \bus_wide_gen.first_split\
    );
\bus_wide_gen.data_buf[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \bus_wide_gen.ready_for_data__0\,
      I1 => p_27_in,
      I2 => \bus_wide_gen.data_buf[15]_i_5__0_n_3\,
      O => \^bus_wide_gen.data_buf1__0\
    );
\bus_wide_gen.data_buf[15]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7BD07BDE7BDE7BDE"
    )
        port map (
      I0 => \^q_reg[11]_0\(1),
      I1 => \^q_reg[11]_0\(0),
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \bus_wide_gen.len_cnt_reg[0]\,
      I5 => \bus_wide_gen.split_cnt_buf[1]_i_6__0_n_3\,
      O => \bus_wide_gen.data_buf[15]_i_5__0_n_3\
    );
\bus_wide_gen.data_buf[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[16]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5__0_n_3\,
      I3 => \pout_reg[3]\(16),
      I4 => \pout_reg[3]\(24),
      I5 => \bus_wide_gen.data_buf[23]_i_6__0_n_3\,
      O => D(16)
    );
\bus_wide_gen.data_buf[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[17]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5__0_n_3\,
      I3 => \pout_reg[3]\(17),
      I4 => \pout_reg[3]\(25),
      I5 => \bus_wide_gen.data_buf[23]_i_6__0_n_3\,
      O => D(17)
    );
\bus_wide_gen.data_buf[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[18]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5__0_n_3\,
      I3 => \pout_reg[3]\(18),
      I4 => \pout_reg[3]\(26),
      I5 => \bus_wide_gen.data_buf[23]_i_6__0_n_3\,
      O => D(18)
    );
\bus_wide_gen.data_buf[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[19]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5__0_n_3\,
      I3 => \pout_reg[3]\(19),
      I4 => \pout_reg[3]\(27),
      I5 => \bus_wide_gen.data_buf[23]_i_6__0_n_3\,
      O => D(19)
    );
\bus_wide_gen.data_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(1),
      I3 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I4 => \pout_reg[3]\(1),
      I5 => \bus_wide_gen.data_buf01_in\(1),
      O => D(1)
    );
\bus_wide_gen.data_buf[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[20]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5__0_n_3\,
      I3 => \pout_reg[3]\(20),
      I4 => \pout_reg[3]\(28),
      I5 => \bus_wide_gen.data_buf[23]_i_6__0_n_3\,
      O => D(20)
    );
\bus_wide_gen.data_buf[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[21]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5__0_n_3\,
      I3 => \pout_reg[3]\(21),
      I4 => \pout_reg[3]\(29),
      I5 => \bus_wide_gen.data_buf[23]_i_6__0_n_3\,
      O => D(21)
    );
\bus_wide_gen.data_buf[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[22]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5__0_n_3\,
      I3 => \pout_reg[3]\(22),
      I4 => \pout_reg[3]\(30),
      I5 => \bus_wide_gen.data_buf[23]_i_6__0_n_3\,
      O => D(22)
    );
\bus_wide_gen.data_buf[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I1 => \bus_wide_gen.next_split__0\,
      O => \q_reg[11]_1\
    );
\bus_wide_gen.data_buf[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5__0_n_3\,
      I3 => \pout_reg[3]\(23),
      I4 => \pout_reg[3]\(31),
      I5 => \bus_wide_gen.data_buf[23]_i_6__0_n_3\,
      O => D(23)
    );
\bus_wide_gen.data_buf[23]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf1__0\,
      I1 => \bus_wide_gen.first_split\,
      O => \bus_wide_gen.data_buf[23]_i_3__0_n_3\
    );
\bus_wide_gen.data_buf[23]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DF0FF7000000000"
    )
        port map (
      I0 => p_27_in,
      I1 => \^q_reg[11]_0\(1),
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \^q_reg[11]_0\(0),
      I5 => \bus_wide_gen.ready_for_data__0\,
      O => \bus_wide_gen.next_split__0\
    );
\bus_wide_gen.data_buf[23]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \^q_reg[11]_0\(0),
      I1 => \^q_reg[11]_0\(1),
      I2 => \^bus_wide_gen.data_buf1__0\,
      I3 => \bus_wide_gen.first_split\,
      O => \bus_wide_gen.data_buf[23]_i_5__0_n_3\
    );
\bus_wide_gen.data_buf[23]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q_reg[11]_0\(0),
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \^q_reg[11]_0\(1),
      O => \bus_wide_gen.data_buf[23]_i_6__0_n_3\
    );
\bus_wide_gen.data_buf[23]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf[1]_i_6__0_n_3\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => p_27_in
    );
\bus_wide_gen.data_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(2),
      I3 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I4 => \pout_reg[3]\(2),
      I5 => \bus_wide_gen.data_buf01_in\(2),
      O => D(2)
    );
\bus_wide_gen.data_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \bus_wide_gen.next_split__0\,
      I1 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I2 => \bus_wide_gen.data_buf[23]_i_5__0_n_3\,
      O => \q_reg[11]_2\
    );
\bus_wide_gen.data_buf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(3),
      I3 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I4 => \pout_reg[3]\(3),
      I5 => \bus_wide_gen.data_buf01_in\(3),
      O => D(3)
    );
\bus_wide_gen.data_buf[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(4),
      I3 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I4 => \pout_reg[3]\(4),
      I5 => \bus_wide_gen.data_buf01_in\(4),
      O => D(4)
    );
\bus_wide_gen.data_buf[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(5),
      I3 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I4 => \pout_reg[3]\(5),
      I5 => \bus_wide_gen.data_buf01_in\(5),
      O => D(5)
    );
\bus_wide_gen.data_buf[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(6),
      I3 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I4 => \pout_reg[3]\(6),
      I5 => \bus_wide_gen.data_buf01_in\(6),
      O => D(6)
    );
\bus_wide_gen.data_buf[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[15]_0\(7),
      I3 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I4 => \pout_reg[3]\(7),
      I5 => \bus_wide_gen.data_buf01_in\(7),
      O => D(7)
    );
\bus_wide_gen.data_buf[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[8]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(8),
      I4 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I5 => \pout_reg[3]\(8),
      O => D(8)
    );
\bus_wide_gen.data_buf[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf_reg[9]\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\(9),
      I4 => \bus_wide_gen.data_buf[23]_i_3__0_n_3\,
      I5 => \pout_reg[3]\(9),
      O => D(9)
    );
\bus_wide_gen.len_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \bus_wide_gen.last_beat__0\,
      I1 => \^bus_wide_gen.last_split\,
      I2 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\bus_wide_gen.len_cnt[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C408000044008008"
    )
        port map (
      I0 => \bus_wide_gen.last_beat__0\,
      I1 => \bus_wide_gen.ready_for_data__0\,
      I2 => \bus_wide_gen.tail_split\(0),
      I3 => \bus_wide_gen.split_cnt__5\(0),
      I4 => \bus_wide_gen.split_cnt__5\(1),
      I5 => \bus_wide_gen.tail_split\(1),
      O => \^bus_wide_gen.last_split\
    );
\bus_wide_gen.rdata_valid_t_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => \bus_wide_gen.next_split__0\,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.rdata_valid_t_reg\,
      I3 => \bus_wide_gen.first_split\,
      O => s_ready_t_reg
    );
\bus_wide_gen.split_cnt_buf[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E00"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \bus_wide_gen.split_cnt_buf[1]_i_2__0_n_3\,
      I2 => \bus_wide_gen.split_cnt__5\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EE20000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I1 => \bus_wide_gen.split_cnt_buf[1]_i_2__0_n_3\,
      I2 => \bus_wide_gen.split_cnt__5\(1),
      I3 => \bus_wide_gen.split_cnt__5\(0),
      I4 => ap_rst_n,
      I5 => \^bus_wide_gen.last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \bus_wide_gen.next_split__0\,
      O => \bus_wide_gen.split_cnt_buf[1]_i_2__0_n_3\
    );
\bus_wide_gen.split_cnt_buf[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CECCCCCC"
    )
        port map (
      I0 => \^q_reg[11]_0\(1),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => \bus_wide_gen.len_cnt_reg[0]\,
      I4 => \bus_wide_gen.split_cnt_buf[1]_i_6__0_n_3\,
      O => \bus_wide_gen.split_cnt__5\(1)
    );
\bus_wide_gen.split_cnt_buf[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F0F0F0"
    )
        port map (
      I0 => \^q_reg[11]_0\(0),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => \bus_wide_gen.len_cnt_reg[0]\,
      I4 => \bus_wide_gen.split_cnt_buf[1]_i_6__0_n_3\,
      O => \bus_wide_gen.split_cnt__5\(0)
    );
\bus_wide_gen.split_cnt_buf[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(6),
      I3 => Q(7),
      I4 => burst_valid,
      I5 => beat_valid,
      O => \bus_wide_gen.split_cnt_buf[1]_i_6__0_n_3\
    );
\could_multi_bursts.araddr_buf[63]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I1 => \could_multi_bursts.arlen_buf_reg[3]_0\(3),
      I2 => \could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I3 => \could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I4 => \could_multi_bursts.arlen_buf_reg[3]_0\(5),
      I5 => \could_multi_bursts.arlen_buf_reg[3]_0\(4),
      O => \^could_multi_bursts.loop_cnt_reg[2]\
    );
\could_multi_bursts.arlen_buf[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.arlen_buf_reg[3]\(0),
      O => \^in\(0)
    );
\could_multi_bursts.arlen_buf[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.arlen_buf_reg[3]\(1),
      O => \^in\(1)
    );
\could_multi_bursts.arlen_buf[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.arlen_buf_reg[3]\(2),
      O => \^in\(2)
    );
\could_multi_bursts.arlen_buf[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.arlen_buf_reg[3]\(3),
      O => \^in\(3)
    );
\could_multi_bursts.arlen_buf[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf_reg[3]\(8),
      I1 => \could_multi_bursts.arlen_buf_reg[3]_0\(4),
      I2 => \could_multi_bursts.arlen_buf_reg[3]\(7),
      I3 => \could_multi_bursts.arlen_buf_reg[3]_0\(3),
      I4 => \could_multi_bursts.arlen_buf_reg[3]_0\(5),
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(9),
      O => \^sect_len_buf_reg[8]\
    );
\could_multi_bursts.arlen_buf[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf_reg[3]\(5),
      I1 => \could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I2 => \could_multi_bursts.arlen_buf_reg[3]\(4),
      I3 => \could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(6),
      O => \^sect_len_buf_reg[5]\
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_3_[0]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[2]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => \^sel\,
      O => \data_vld_i_1__2_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_3\,
      Q => data_vld_reg_n_3,
      R => SR(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^bus_wide_gen.last_split\,
      I1 => \bus_wide_gen.last_beat__0\,
      I2 => burst_valid,
      O => pop0
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => beat_valid,
      I1 => burst_valid,
      I2 => Q(6),
      I3 => Q(7),
      I4 => \empty_n_i_3__1_n_3\,
      I5 => \empty_n_i_4__0_n_3\,
      O => \bus_wide_gen.last_beat__0\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => Q(2),
      I1 => \q_reg_n_3_[2]\,
      I2 => Q(1),
      I3 => \q_reg_n_3_[1]\,
      O => \empty_n_i_3__1_n_3\
    );
\empty_n_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \q_reg_n_3_[3]\,
      I1 => Q(3),
      I2 => \q_reg_n_3_[0]\,
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(5),
      O => \empty_n_i_4__0_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_3,
      Q => burst_valid,
      R => SR(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__3_n_3\,
      I2 => pop0,
      I3 => data_vld_reg_n_3,
      I4 => \^fifo_burst_ready\,
      O => \full_n_i_1__4_n_3\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => \pout_reg_n_3_[2]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => \pout_reg_n_3_[1]\,
      I4 => \could_multi_bursts.next_loop\,
      I5 => \^fifo_burst_ready\,
      O => \full_n_i_2__3_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_3\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_3\
    );
\mem_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => m_axi_gmem1_ARREADY,
      I1 => data_vld_reg_0,
      I2 => \^fifo_burst_ready\,
      I3 => data_vld_reg_1,
      I4 => fifo_rctl_ready,
      O => \^sel\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(10),
      Q => \mem_reg[4][10]_srl5_n_3\
    );
\mem_reg[4][10]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[11]_3\(0),
      I1 => \^could_multi_bursts.loop_cnt_reg[2]\,
      O => \bus_wide_gen.tmp_burst_info\(10)
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(11),
      Q => \mem_reg[4][11]_srl5_n_3\
    );
\mem_reg[4][11]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[11]_3\(1),
      I1 => \^could_multi_bursts.loop_cnt_reg[2]\,
      O => \bus_wide_gen.tmp_burst_info\(11)
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_3\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_3\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_3\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(8),
      Q => \mem_reg[4][8]_srl5_n_3\
    );
\mem_reg[4][8]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \q_reg[8]_0\,
      O => \bus_wide_gen.tmp_burst_info\(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(9),
      Q => \mem_reg[4][9]_srl5_n_3\
    );
\mem_reg[4][9]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \q_reg[9]_0\,
      O => \bus_wide_gen.tmp_burst_info\(9)
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => \^sel\,
      I1 => pop0,
      I2 => data_vld_reg_n_3,
      I3 => \pout_reg_n_3_[1]\,
      I4 => \pout_reg_n_3_[2]\,
      I5 => \pout_reg_n_3_[0]\,
      O => \pout[0]_i_1__0_n_3\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => \^sel\,
      O => \pout[1]_i_1__0_n_3\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => \^sel\,
      O => \pout[2]_i_1__0_n_3\
    );
\pout[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA000000000000"
    )
        port map (
      I0 => \^sel\,
      I1 => \^bus_wide_gen.last_split\,
      I2 => \pout_reg[3]\(32),
      I3 => beat_valid,
      I4 => \pout_reg[3]_0\,
      I5 => \pout_reg[3]_1\,
      O => pout17_out
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__0_n_3\,
      Q => \pout_reg_n_3_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__0_n_3\,
      Q => \pout_reg_n_3_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__0_n_3\,
      Q => \pout_reg_n_3_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_3\,
      Q => \q_reg_n_3_[0]\,
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_3\,
      Q => \^q_reg[11]_0\(0),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_3\,
      Q => \^q_reg[11]_0\(1),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_3\,
      Q => \q_reg_n_3_[1]\,
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_3\,
      Q => \q_reg_n_3_[2]\,
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_3\,
      Q => \q_reg_n_3_[3]\,
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_3\,
      Q => \bus_wide_gen.tail_split\(0),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_3\,
      Q => \bus_wide_gen.tail_split\(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    next_rreq : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    align_len0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event0 : out STD_LOGIC;
    \q_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_20_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 51 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    \last_sect_carry__3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid_buf_reg_0 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \last_sect_carry__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo__parameterized0\ : entity is "colordetect_accel_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo__parameterized0\ is
  signal \data_vld_i_1__3_n_3\ : STD_LOGIC;
  signal data_vld_reg_n_3 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 64 to 64 );
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__6_n_3\ : STD_LOGIC;
  signal \full_n_i_2__4_n_3\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][33]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][34]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][35]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][36]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][37]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][38]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][40]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][41]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][42]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][43]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][44]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][45]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][46]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][47]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][48]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][49]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][50]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][51]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][52]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][53]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][54]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][55]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][56]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][57]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][58]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][59]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][60]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][61]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][62]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][63]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][64]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_3\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_3\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout_reg_n_3_[0]\ : STD_LOGIC;
  signal \pout_reg_n_3_[1]\ : STD_LOGIC;
  signal \pout_reg_n_3_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_2__0\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \invalid_len_event_i_1__0\ : label is "soft_lutpair462";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][33]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][33]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][34]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][34]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][35]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][35]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][36]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][36]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][37]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][37]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][38]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][38]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][40]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][40]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][41]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][41]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][42]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][42]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][43]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][43]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][44]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][44]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][45]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][45]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][46]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][46]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][47]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][47]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][48]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][48]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][49]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][49]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][50]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][50]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][51]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][51]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][52]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][52]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][53]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][53]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][54]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][54]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][55]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][55]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][56]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][56]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][57]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][57]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][58]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][58]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][59]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][59]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][60]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][60]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][61]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][61]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][62]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][62]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][62]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][63]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][63]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][63]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][64]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][64]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][64]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__0\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__0\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__0\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__0\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__0\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1__0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1__0\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1__0\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1__0\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1__0\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1__0\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1__0\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1__0\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1__0\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1__0\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__0\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1__0\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1__0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1__0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1__0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1__0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1__0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1__0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1__0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1__0\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1__0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__0\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1__0\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1__0\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1__0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1__0\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1__0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1__0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1__0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1__0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__0\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1__0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_1__0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2__0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__0\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__0\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__0\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__0\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__0\ : label is "soft_lutpair457";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  next_rreq <= \^next_rreq\;
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\align_len[31]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_rreq_data(64),
      O => align_len0(0)
    );
\data_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_3_[0]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[2]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => push,
      O => \data_vld_i_1__3_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_3\,
      Q => data_vld_reg_n_3,
      R => SR(0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^next_rreq\,
      I1 => \^fifo_rreq_valid\,
      O => pop0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_3,
      Q => \^fifo_rreq_valid\,
      R => SR(0)
    );
\fifo_rreq_valid_buf_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => CO(0),
      I3 => p_20_in,
      I4 => fifo_rreq_valid_buf_reg_0,
      O => \^next_rreq\
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF7777F5FF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__4_n_3\,
      I2 => \^next_rreq\,
      I3 => \^fifo_rreq_valid\,
      I4 => data_vld_reg_n_3,
      I5 => \^rs2f_rreq_ack\,
      O => \full_n_i_1__6_n_3\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => data_vld_reg_n_3,
      I1 => \pout_reg_n_3_[2]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => \pout_reg_n_3_[1]\,
      I4 => full_n_reg_0(0),
      I5 => \^rs2f_rreq_ack\,
      O => \full_n_i_2__4_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_3\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_data(64),
      O => invalid_len_event0
    );
\last_sect_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \last_sect_carry__3_0\(3),
      I1 => \last_sect_carry__3\(4),
      O => S(1)
    );
\last_sect_carry__3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__3\(2),
      I1 => \last_sect_carry__3_0\(1),
      I2 => \last_sect_carry__3\(1),
      I3 => \last_sect_carry__3_0\(0),
      I4 => \last_sect_carry__3_0\(2),
      I5 => \last_sect_carry__3\(3),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(0),
      Q => \mem_reg[4][0]_srl5_n_3\
    );
\mem_reg[4][0]_srl5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => full_n_reg_0(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(10),
      Q => \mem_reg[4][10]_srl5_n_3\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(11),
      Q => \mem_reg[4][11]_srl5_n_3\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(12),
      Q => \mem_reg[4][12]_srl5_n_3\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(13),
      Q => \mem_reg[4][13]_srl5_n_3\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(14),
      Q => \mem_reg[4][14]_srl5_n_3\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(15),
      Q => \mem_reg[4][15]_srl5_n_3\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(16),
      Q => \mem_reg[4][16]_srl5_n_3\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(17),
      Q => \mem_reg[4][17]_srl5_n_3\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(18),
      Q => \mem_reg[4][18]_srl5_n_3\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(19),
      Q => \mem_reg[4][19]_srl5_n_3\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(1),
      Q => \mem_reg[4][1]_srl5_n_3\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(20),
      Q => \mem_reg[4][20]_srl5_n_3\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(21),
      Q => \mem_reg[4][21]_srl5_n_3\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(22),
      Q => \mem_reg[4][22]_srl5_n_3\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(23),
      Q => \mem_reg[4][23]_srl5_n_3\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(24),
      Q => \mem_reg[4][24]_srl5_n_3\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(25),
      Q => \mem_reg[4][25]_srl5_n_3\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(26),
      Q => \mem_reg[4][26]_srl5_n_3\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(27),
      Q => \mem_reg[4][27]_srl5_n_3\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(28),
      Q => \mem_reg[4][28]_srl5_n_3\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(29),
      Q => \mem_reg[4][29]_srl5_n_3\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(2),
      Q => \mem_reg[4][2]_srl5_n_3\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(30),
      Q => \mem_reg[4][30]_srl5_n_3\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(31),
      Q => \mem_reg[4][31]_srl5_n_3\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(32),
      Q => \mem_reg[4][32]_srl5_n_3\
    );
\mem_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(33),
      Q => \mem_reg[4][33]_srl5_n_3\
    );
\mem_reg[4][34]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(34),
      Q => \mem_reg[4][34]_srl5_n_3\
    );
\mem_reg[4][35]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(35),
      Q => \mem_reg[4][35]_srl5_n_3\
    );
\mem_reg[4][36]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(36),
      Q => \mem_reg[4][36]_srl5_n_3\
    );
\mem_reg[4][37]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(37),
      Q => \mem_reg[4][37]_srl5_n_3\
    );
\mem_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(38),
      Q => \mem_reg[4][38]_srl5_n_3\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(39),
      Q => \mem_reg[4][39]_srl5_n_3\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(3),
      Q => \mem_reg[4][3]_srl5_n_3\
    );
\mem_reg[4][40]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(40),
      Q => \mem_reg[4][40]_srl5_n_3\
    );
\mem_reg[4][41]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(41),
      Q => \mem_reg[4][41]_srl5_n_3\
    );
\mem_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(42),
      Q => \mem_reg[4][42]_srl5_n_3\
    );
\mem_reg[4][43]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(43),
      Q => \mem_reg[4][43]_srl5_n_3\
    );
\mem_reg[4][44]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(44),
      Q => \mem_reg[4][44]_srl5_n_3\
    );
\mem_reg[4][45]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(45),
      Q => \mem_reg[4][45]_srl5_n_3\
    );
\mem_reg[4][46]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(46),
      Q => \mem_reg[4][46]_srl5_n_3\
    );
\mem_reg[4][47]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(47),
      Q => \mem_reg[4][47]_srl5_n_3\
    );
\mem_reg[4][48]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(48),
      Q => \mem_reg[4][48]_srl5_n_3\
    );
\mem_reg[4][49]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(49),
      Q => \mem_reg[4][49]_srl5_n_3\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(4),
      Q => \mem_reg[4][4]_srl5_n_3\
    );
\mem_reg[4][50]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(50),
      Q => \mem_reg[4][50]_srl5_n_3\
    );
\mem_reg[4][51]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(51),
      Q => \mem_reg[4][51]_srl5_n_3\
    );
\mem_reg[4][52]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(52),
      Q => \mem_reg[4][52]_srl5_n_3\
    );
\mem_reg[4][53]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(53),
      Q => \mem_reg[4][53]_srl5_n_3\
    );
\mem_reg[4][54]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(54),
      Q => \mem_reg[4][54]_srl5_n_3\
    );
\mem_reg[4][55]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(55),
      Q => \mem_reg[4][55]_srl5_n_3\
    );
\mem_reg[4][56]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(56),
      Q => \mem_reg[4][56]_srl5_n_3\
    );
\mem_reg[4][57]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(57),
      Q => \mem_reg[4][57]_srl5_n_3\
    );
\mem_reg[4][58]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(58),
      Q => \mem_reg[4][58]_srl5_n_3\
    );
\mem_reg[4][59]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(59),
      Q => \mem_reg[4][59]_srl5_n_3\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(5),
      Q => \mem_reg[4][5]_srl5_n_3\
    );
\mem_reg[4][60]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(60),
      Q => \mem_reg[4][60]_srl5_n_3\
    );
\mem_reg[4][61]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(61),
      Q => \mem_reg[4][61]_srl5_n_3\
    );
\mem_reg[4][62]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(62),
      Q => \mem_reg[4][62]_srl5_n_3\
    );
\mem_reg[4][63]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(63),
      Q => \mem_reg[4][63]_srl5_n_3\
    );
\mem_reg[4][64]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][64]_srl5_n_3\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(6),
      Q => \mem_reg[4][6]_srl5_n_3\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(7),
      Q => \mem_reg[4][7]_srl5_n_3\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(8),
      Q => \mem_reg[4][8]_srl5_n_3\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_3_[0]\,
      A1 => \pout_reg_n_3_[1]\,
      A2 => \pout_reg_n_3_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[63]_1\(9),
      Q => \mem_reg[4][9]_srl5_n_3\
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_3,
      I3 => \pout_reg_n_3_[1]\,
      I4 => \pout_reg_n_3_[2]\,
      I5 => \pout_reg_n_3_[0]\,
      O => \pout[0]_i_1__0_n_3\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => push,
      O => \pout[1]_i_1__0_n_3\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_3_[2]\,
      I1 => \pout_reg_n_3_[1]\,
      I2 => \pout_reg_n_3_[0]\,
      I3 => data_vld_reg_n_3,
      I4 => pop0,
      I5 => push,
      O => \pout[2]_i_1__0_n_3\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__0_n_3\,
      Q => \pout_reg_n_3_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__0_n_3\,
      Q => \pout_reg_n_3_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__0_n_3\,
      Q => \pout_reg_n_3_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_3\,
      Q => \q_reg[63]_0\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_3\,
      Q => \q_reg[63]_0\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_3\,
      Q => \q_reg[63]_0\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_3\,
      Q => \q_reg[63]_0\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_3\,
      Q => \q_reg[63]_0\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_3\,
      Q => \q_reg[63]_0\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_3\,
      Q => \q_reg[63]_0\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_3\,
      Q => \q_reg[63]_0\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_3\,
      Q => \q_reg[63]_0\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_3\,
      Q => \q_reg[63]_0\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_3\,
      Q => \q_reg[63]_0\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_3\,
      Q => \q_reg[63]_0\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_3\,
      Q => \q_reg[63]_0\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_3\,
      Q => \q_reg[63]_0\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_3\,
      Q => \q_reg[63]_0\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_3\,
      Q => \q_reg[63]_0\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_3\,
      Q => \q_reg[63]_0\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_3\,
      Q => \q_reg[63]_0\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_3\,
      Q => \q_reg[63]_0\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_3\,
      Q => \q_reg[63]_0\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_3\,
      Q => \q_reg[63]_0\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_3\,
      Q => \q_reg[63]_0\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_3\,
      Q => \q_reg[63]_0\(2),
      R => SR(0)
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][30]_srl5_n_3\,
      Q => \q_reg[63]_0\(30),
      R => SR(0)
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][31]_srl5_n_3\,
      Q => \q_reg[63]_0\(31),
      R => SR(0)
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][32]_srl5_n_3\,
      Q => \q_reg[63]_0\(32),
      R => SR(0)
    );
\q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][33]_srl5_n_3\,
      Q => \q_reg[63]_0\(33),
      R => SR(0)
    );
\q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][34]_srl5_n_3\,
      Q => \q_reg[63]_0\(34),
      R => SR(0)
    );
\q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][35]_srl5_n_3\,
      Q => \q_reg[63]_0\(35),
      R => SR(0)
    );
\q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][36]_srl5_n_3\,
      Q => \q_reg[63]_0\(36),
      R => SR(0)
    );
\q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][37]_srl5_n_3\,
      Q => \q_reg[63]_0\(37),
      R => SR(0)
    );
\q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][38]_srl5_n_3\,
      Q => \q_reg[63]_0\(38),
      R => SR(0)
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][39]_srl5_n_3\,
      Q => \q_reg[63]_0\(39),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_3\,
      Q => \q_reg[63]_0\(3),
      R => SR(0)
    );
\q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][40]_srl5_n_3\,
      Q => \q_reg[63]_0\(40),
      R => SR(0)
    );
\q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][41]_srl5_n_3\,
      Q => \q_reg[63]_0\(41),
      R => SR(0)
    );
\q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][42]_srl5_n_3\,
      Q => \q_reg[63]_0\(42),
      R => SR(0)
    );
\q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][43]_srl5_n_3\,
      Q => \q_reg[63]_0\(43),
      R => SR(0)
    );
\q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][44]_srl5_n_3\,
      Q => \q_reg[63]_0\(44),
      R => SR(0)
    );
\q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][45]_srl5_n_3\,
      Q => \q_reg[63]_0\(45),
      R => SR(0)
    );
\q_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][46]_srl5_n_3\,
      Q => \q_reg[63]_0\(46),
      R => SR(0)
    );
\q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][47]_srl5_n_3\,
      Q => \q_reg[63]_0\(47),
      R => SR(0)
    );
\q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][48]_srl5_n_3\,
      Q => \q_reg[63]_0\(48),
      R => SR(0)
    );
\q_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][49]_srl5_n_3\,
      Q => \q_reg[63]_0\(49),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_3\,
      Q => \q_reg[63]_0\(4),
      R => SR(0)
    );
\q_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][50]_srl5_n_3\,
      Q => \q_reg[63]_0\(50),
      R => SR(0)
    );
\q_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][51]_srl5_n_3\,
      Q => \q_reg[63]_0\(51),
      R => SR(0)
    );
\q_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][52]_srl5_n_3\,
      Q => \q_reg[63]_0\(52),
      R => SR(0)
    );
\q_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][53]_srl5_n_3\,
      Q => \q_reg[63]_0\(53),
      R => SR(0)
    );
\q_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][54]_srl5_n_3\,
      Q => \q_reg[63]_0\(54),
      R => SR(0)
    );
\q_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][55]_srl5_n_3\,
      Q => \q_reg[63]_0\(55),
      R => SR(0)
    );
\q_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][56]_srl5_n_3\,
      Q => \q_reg[63]_0\(56),
      R => SR(0)
    );
\q_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][57]_srl5_n_3\,
      Q => \q_reg[63]_0\(57),
      R => SR(0)
    );
\q_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][58]_srl5_n_3\,
      Q => \q_reg[63]_0\(58),
      R => SR(0)
    );
\q_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][59]_srl5_n_3\,
      Q => \q_reg[63]_0\(59),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_3\,
      Q => \q_reg[63]_0\(5),
      R => SR(0)
    );
\q_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][60]_srl5_n_3\,
      Q => \q_reg[63]_0\(60),
      R => SR(0)
    );
\q_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][61]_srl5_n_3\,
      Q => \q_reg[63]_0\(61),
      R => SR(0)
    );
\q_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][62]_srl5_n_3\,
      Q => \q_reg[63]_0\(62),
      R => SR(0)
    );
\q_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][63]_srl5_n_3\,
      Q => \q_reg[63]_0\(63),
      R => SR(0)
    );
\q_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][64]_srl5_n_3\,
      Q => fifo_rreq_data(64),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_3\,
      Q => \q_reg[63]_0\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_3\,
      Q => \q_reg[63]_0\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_3\,
      Q => \q_reg[63]_0\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_3\,
      Q => \q_reg[63]_0\(9),
      R => SR(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_rreq\,
      I2 => \last_sect_carry__3\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(32),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(33),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(34),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(35),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(36),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(37),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(38),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(39),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(40),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(41),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(42),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(43),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(44),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(45),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(46),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(47),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(48),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(49),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(50),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^next_rreq\,
      I1 => p_20_in,
      O => E(0)
    );
\sect_cnt[51]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(51),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo__parameterized1\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    data_vld_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_20_in : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \end_addr_buf_reg[1]\ : out STD_LOGIC;
    \end_addr_buf_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    sel : in STD_LOGIC;
    pout17_out : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rreq_handling_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid : in STD_LOGIC;
    \sect_len_buf_reg[3]\ : in STD_LOGIC;
    \sect_len_buf_reg[3]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[3]_1\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    rreq_handling_reg_1 : in STD_LOGIC;
    \sect_addr_buf_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_end_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_end_buf_reg[1]_0\ : in STD_LOGIC;
    \sect_end_buf_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo__parameterized1\ : entity is "colordetect_accel_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo__parameterized1\ is
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal data_vld1 : STD_LOGIC;
  signal \data_vld_i_1__4_n_3\ : STD_LOGIC;
  signal \^data_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_1__4_n_3\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal \full_n_i_1__5_n_3\ : STD_LOGIC;
  signal \full_n_i_2__5_n_3\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal \pout[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_3\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1__0\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__0\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__0\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \empty_n_i_1__4\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \full_n_i_2__5\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \pout[0]_i_1__0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \pout[3]_i_2__0\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \pout[3]_i_4__0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__0\ : label is "soft_lutpair431";
begin
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  data_vld_reg_0 <= \^data_vld_reg_0\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  fifo_rctl_ready <= \^fifo_rctl_ready\;
  p_20_in <= \^p_20_in\;
\align_len[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \^p_20_in\,
      I2 => CO(0),
      I3 => fifo_rreq_valid,
      O => E(0)
    );
\bus_wide_gen.split_cnt_buf[1]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      O => \bus_wide_gen.len_cnt_reg[1]\
    );
\could_multi_bursts.ARVALID_Dummy_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F02020"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I1 => m_axi_gmem1_ARREADY,
      I2 => ap_rst_n,
      I3 => invalid_len_event_reg2,
      I4 => \^could_multi_bursts.next_loop\,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[63]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \sect_len_buf_reg[3]_1\,
      I2 => fifo_burst_ready,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => m_axi_gmem1_ARREADY,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => \sect_len_buf_reg[3]\,
      I1 => \sect_len_buf_reg[3]_0\,
      I2 => \sect_len_buf_reg[3]_1\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => rreq_handling_reg_0,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F000"
    )
        port map (
      I0 => data_vld1,
      I1 => p_10_in,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => \^data_vld_reg_0\,
      O => \data_vld_i_1__4_n_3\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_3\,
      Q => \^data_vld_reg_0\,
      R => SR(0)
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => \bus_wide_gen.last_split\,
      I2 => empty_n_reg_1(0),
      I3 => beat_valid,
      I4 => \^empty_n_reg_0\,
      O => \empty_n_i_1__4_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_3\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_rctl_ready\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \full_n_i_2__5_n_3\,
      I4 => p_10_in,
      O => \full_n_i_1__5_n_3\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => pout_reg(0),
      I1 => pout_reg(3),
      I2 => \^data_vld_reg_0\,
      I3 => pout_reg(2),
      I4 => pout_reg(1),
      O => \full_n_i_2__5_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_3\,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1__0_n_3\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => pout_reg(0),
      I1 => p_10_in,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => \^data_vld_reg_0\,
      I5 => pout_reg(1),
      O => \pout[1]_i_1__0_n_3\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => sel,
      I2 => p_10_in,
      I3 => pout_reg(0),
      I4 => pout_reg(2),
      I5 => pout_reg(1),
      O => \pout[2]_i_1__0_n_3\
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"34440444"
    )
        port map (
      I0 => data_vld1,
      I1 => p_10_in,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => \^data_vld_reg_0\,
      O => \pout[3]_i_1__0_n_3\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout17_out,
      I2 => pout_reg(0),
      I3 => pout_reg(3),
      I4 => pout_reg(2),
      O => \pout[3]_i_2__0_n_3\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout_reg(0),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => data_vld1
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2222222"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => \^empty_n_reg_0\,
      I2 => beat_valid,
      I3 => empty_n_reg_1(0),
      I4 => \bus_wide_gen.last_split\,
      O => p_10_in
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_3\,
      D => \pout[0]_i_1__0_n_3\,
      Q => pout_reg(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_3\,
      D => \pout[1]_i_1__0_n_3\,
      Q => pout_reg(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_3\,
      D => \pout[2]_i_1__0_n_3\,
      Q => pout_reg(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_3\,
      D => \pout[3]_i_2__0_n_3\,
      Q => pout_reg(3),
      R => SR(0)
    );
\rreq_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7070"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => CO(0),
      I2 => rreq_handling_reg_0,
      I3 => invalid_len_event,
      I4 => rreq_handling_reg_1,
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sect_addr_buf_reg[0]\(0),
      I1 => \^p_20_in\,
      I2 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\sect_end_buf[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \sect_end_buf_reg[1]\(0),
      I1 => CO(0),
      I2 => \^p_20_in\,
      I3 => \sect_end_buf_reg[0]\,
      O => \end_addr_buf_reg[0]\
    );
\sect_end_buf[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \sect_end_buf_reg[1]\(1),
      I1 => CO(0),
      I2 => \^p_20_in\,
      I3 => \sect_end_buf_reg[1]_0\,
      O => \end_addr_buf_reg[1]\
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \sect_len_buf_reg[3]\,
      I1 => \sect_len_buf_reg[3]_0\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \sect_len_buf_reg[3]_1\,
      I4 => rreq_handling_reg_0,
      O => \^p_20_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID : in STD_LOGIC;
    \data_p2_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[33]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[34]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[35]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[36]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[37]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[38]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[39]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[40]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[41]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[42]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[43]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[44]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[45]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[46]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[47]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[48]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[49]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[50]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[51]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[52]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[53]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[54]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[55]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[56]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[57]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[58]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[59]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[60]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[61]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[62]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[63]_i_2__0_n_3\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_3\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__1_n_3\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair465";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__1\ : label is "soft_lutpair465";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => rs2f_rreq_ack,
      I4 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(0),
      O => \data_p1[0]_i_1__1_n_3\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(10),
      O => \data_p1[10]_i_1__0_n_3\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(11),
      O => \data_p1[11]_i_1__0_n_3\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(12),
      O => \data_p1[12]_i_1__0_n_3\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(13),
      O => \data_p1[13]_i_1__0_n_3\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(14),
      O => \data_p1[14]_i_1__0_n_3\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(15),
      O => \data_p1[15]_i_1__0_n_3\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(16),
      O => \data_p1[16]_i_1__0_n_3\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(17),
      O => \data_p1[17]_i_1__0_n_3\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(18),
      O => \data_p1[18]_i_1__0_n_3\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(19),
      O => \data_p1[19]_i_1__0_n_3\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(1),
      O => \data_p1[1]_i_1__1_n_3\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(20),
      O => \data_p1[20]_i_1__0_n_3\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(21),
      O => \data_p1[21]_i_1__0_n_3\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(22),
      O => \data_p1[22]_i_1__0_n_3\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(23),
      O => \data_p1[23]_i_1__0_n_3\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(24),
      O => \data_p1[24]_i_1__0_n_3\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(25),
      O => \data_p1[25]_i_1__0_n_3\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(26),
      O => \data_p1[26]_i_1__0_n_3\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(27),
      O => \data_p1[27]_i_1__0_n_3\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(28),
      O => \data_p1[28]_i_1__0_n_3\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(29),
      O => \data_p1[29]_i_1__0_n_3\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(2),
      O => \data_p1[2]_i_1__1_n_3\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(30),
      O => \data_p1[30]_i_1__0_n_3\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(31),
      O => \data_p1[31]_i_1__0_n_3\
    );
\data_p1[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(32),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(32),
      O => \data_p1[32]_i_1__0_n_3\
    );
\data_p1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(33),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(33),
      O => \data_p1[33]_i_1__0_n_3\
    );
\data_p1[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(34),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(34),
      O => \data_p1[34]_i_1__0_n_3\
    );
\data_p1[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(35),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(35),
      O => \data_p1[35]_i_1__0_n_3\
    );
\data_p1[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(36),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(36),
      O => \data_p1[36]_i_1__0_n_3\
    );
\data_p1[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(37),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(37),
      O => \data_p1[37]_i_1__0_n_3\
    );
\data_p1[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(38),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(38),
      O => \data_p1[38]_i_1__0_n_3\
    );
\data_p1[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(39),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(39),
      O => \data_p1[39]_i_1__0_n_3\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(3),
      O => \data_p1[3]_i_1__1_n_3\
    );
\data_p1[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(40),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(40),
      O => \data_p1[40]_i_1__0_n_3\
    );
\data_p1[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(41),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(41),
      O => \data_p1[41]_i_1__0_n_3\
    );
\data_p1[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(42),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(42),
      O => \data_p1[42]_i_1__0_n_3\
    );
\data_p1[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(43),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(43),
      O => \data_p1[43]_i_1__0_n_3\
    );
\data_p1[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(44),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(44),
      O => \data_p1[44]_i_1__0_n_3\
    );
\data_p1[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(45),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(45),
      O => \data_p1[45]_i_1__0_n_3\
    );
\data_p1[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(46),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(46),
      O => \data_p1[46]_i_1__0_n_3\
    );
\data_p1[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(47),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(47),
      O => \data_p1[47]_i_1__0_n_3\
    );
\data_p1[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(48),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(48),
      O => \data_p1[48]_i_1__0_n_3\
    );
\data_p1[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(49),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(49),
      O => \data_p1[49]_i_1__0_n_3\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(4),
      O => \data_p1[4]_i_1__1_n_3\
    );
\data_p1[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(50),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(50),
      O => \data_p1[50]_i_1__0_n_3\
    );
\data_p1[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(51),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(51),
      O => \data_p1[51]_i_1__0_n_3\
    );
\data_p1[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(52),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(52),
      O => \data_p1[52]_i_1__0_n_3\
    );
\data_p1[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(53),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(53),
      O => \data_p1[53]_i_1__0_n_3\
    );
\data_p1[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(54),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(54),
      O => \data_p1[54]_i_1__0_n_3\
    );
\data_p1[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(55),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(55),
      O => \data_p1[55]_i_1__0_n_3\
    );
\data_p1[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(56),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(56),
      O => \data_p1[56]_i_1__0_n_3\
    );
\data_p1[57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(57),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(57),
      O => \data_p1[57]_i_1__0_n_3\
    );
\data_p1[58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(58),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(58),
      O => \data_p1[58]_i_1__0_n_3\
    );
\data_p1[59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(59),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(59),
      O => \data_p1[59]_i_1__0_n_3\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(5),
      O => \data_p1[5]_i_1__1_n_3\
    );
\data_p1[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(60),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(60),
      O => \data_p1[60]_i_1__0_n_3\
    );
\data_p1[61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(61),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(61),
      O => \data_p1[61]_i_1__0_n_3\
    );
\data_p1[62]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(62),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(62),
      O => \data_p1[62]_i_1__0_n_3\
    );
\data_p1[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[63]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(63),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(63),
      O => \data_p1[63]_i_2__0_n_3\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(6),
      O => \data_p1[6]_i_1__1_n_3\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(7),
      O => \data_p1[7]_i_1__1_n_3\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(8),
      O => \data_p1[8]_i_1__0_n_3\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[63]_0\(9),
      O => \data_p1[9]_i_1__0_n_3\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_3\,
      Q => \data_p1_reg[63]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_3\,
      Q => \data_p1_reg[63]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_3\,
      Q => \data_p1_reg[63]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(32),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(33),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(34),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(35),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(36),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(37),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(38),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(39),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_3\,
      Q => \data_p1_reg[63]_0\(3),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(40),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(41),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(42),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(43),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(44),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(45),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(46),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(47),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(48),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(49),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_3\,
      Q => \data_p1_reg[63]_0\(4),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(50),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(51),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(52),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(53),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(54),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(55),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(56),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(57),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(58),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(59),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_3\,
      Q => \data_p1_reg[63]_0\(5),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(60),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(61),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(62),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_2__0_n_3\,
      Q => \data_p1_reg[63]_0\(63),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_3\,
      Q => \data_p1_reg[63]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_3\,
      Q => \data_p1_reg[63]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_3\,
      Q => \data_p1_reg[63]_0\(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(32),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(33),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(34),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(35),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(36),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(37),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(38),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(39),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(40),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(41),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(42),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(43),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(44),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(45),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(46),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(47),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(48),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(49),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(50),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(51),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(52),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(53),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(54),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(55),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(56),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(57),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(58),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(59),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(60),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(61),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(62),
      Q => data_p2(62),
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(63),
      Q => data_p2(63),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[63]_0\(9),
      Q => data_p2(9),
      R => '0'
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      I1 => rs2f_rreq_ack,
      I2 => \^s_ready_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__1_n_3\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_3\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      I2 => rs2f_rreq_ack,
      I3 => state(1),
      I4 => \^q\(0),
      O => \state[0]_i_1__1_n_3\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => rs2f_rreq_ack,
      I3 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      O => \state[1]_i_1__1_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_3\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    \data_p1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY : in STD_LOGIC;
    \data_p2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \j_reg_238_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_238_reg[0]_0\ : in STD_LOGIC;
    \j_reg_238_reg[0]_1\ : in STD_LOGIC;
    gmem0_ARREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_reg_slice__parameterized0\ : entity is "colordetect_accel_gmem1_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_reg_slice__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[2]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[5]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[6]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[7]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__2_n_3\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair463";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_4__0\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__2\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \state[0]_i_1__2\ : label is "soft_lutpair464";
begin
  Q(0) <= \^q\(0);
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      I4 => s_ready_t_reg_0,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\bus_wide_gen.len_cnt[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      O => \bus_wide_gen.ready_for_data__0\
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(0),
      O => \data_p1[0]_i_1__2_n_3\
    );
\data_p1[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(1),
      O => \data_p1[1]_i_1__2_n_3\
    );
\data_p1[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(2),
      O => \data_p1[2]_i_1__2_n_3\
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(3),
      O => \data_p1[3]_i_1__2_n_3\
    );
\data_p1[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(4),
      O => \data_p1[4]_i_1__2_n_3\
    );
\data_p1[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(5),
      O => \data_p1[5]_i_1__2_n_3\
    );
\data_p1[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(6),
      O => \data_p1[6]_i_1__2_n_3\
    );
\data_p1[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[7]_0\(7),
      O => \data_p1[7]_i_2__0_n_3\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__2_n_3\,
      Q => \data_p1_reg[7]_0\(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__2_n_3\,
      Q => \data_p1_reg[7]_0\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__2_n_3\,
      Q => \data_p1_reg[7]_0\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__2_n_3\,
      Q => \data_p1_reg[7]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__2_n_3\,
      Q => \data_p1_reg[7]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__2_n_3\,
      Q => \data_p1_reg[7]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__2_n_3\,
      Q => \data_p1_reg[7]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_2__0_n_3\,
      Q => \data_p1_reg[7]_0\(7),
      R => '0'
    );
\data_p2[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \^rdata_ack_t\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(0),
      Q => \data_p2_reg_n_3_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(1),
      Q => \data_p2_reg_n_3_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(2),
      Q => \data_p2_reg_n_3_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(3),
      Q => \data_p2_reg_n_3_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(4),
      Q => \data_p2_reg_n_3_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(5),
      Q => \data_p2_reg_n_3_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(6),
      Q => \data_p2_reg_n_3_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[7]_0\(7),
      Q => \data_p2_reg_n_3_[7]\,
      R => '0'
    );
\i_reg_226[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FFFFFF70707070"
    )
        port map (
      I0 => \^q\(0),
      I1 => \j_reg_238_reg[0]\(0),
      I2 => \j_reg_238_reg[0]_0\,
      I3 => \j_reg_238_reg[0]_1\,
      I4 => gmem0_ARREADY,
      I5 => ap_enable_reg_pp0_iter1,
      O => \state_reg[0]_0\
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      I2 => \^rdata_ack_t\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__2_n_3\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_3\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      I2 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      I3 => state(1),
      I4 => \^q\(0),
      O => \state[0]_i_1__2_n_3\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      I3 => s_ready_t_reg_0,
      O => \state[1]_i_1__2_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_3\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_11001 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1_DSP48_0 is
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(19),
      A(28) => A(19),
      A(27) => A(19),
      A(26) => A(19),
      A(25) => A(19),
      A(24) => A(19),
      A(23) => A(19),
      A(22) => A(19),
      A(21) => A(19),
      A(20) => A(19),
      A(19 downto 0) => A(19 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => B(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ap_cs_fsm_reg[2]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^ap_cs_fsm_reg[2]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_fsm_reg[2]\,
      CEP => \^ap_cs_fsm_reg[2]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 20),
      P(19 downto 12) => D(7 downto 0),
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_block_pp0_stage0_11001,
      O => \^ap_cs_fsm_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \p__0_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \p__0_1\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    indvar_flatten_reg_2180 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    indvar_flatten_reg_218 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    imgInput_rows_c11_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    imgInput_cols_c12_dout : in STD_LOGIC_VECTOR ( 16 downto 0 );
    P : in STD_LOGIC_VECTOR ( 46 downto 0 );
    \indvar_flatten_reg_218[0]_i_27_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    \p_carry__10_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    indvar_flatten_reg_218_reg : in STD_LOGIC_VECTOR ( 48 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__3_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \icmp_ln128_reg_673_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0 is
  signal \ap_CS_fsm[3]_i_2__0_n_3\ : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_10_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_11_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_12_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_13_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_15_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_16_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_17_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_18_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_20_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_21_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_22_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_23_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_25_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_26_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_27_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_7_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_8_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_14_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_14_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_14_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_19_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_19_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_19_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_19_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_6_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_6_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_6_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_9_n_6\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__1\ : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \p__0_n_61\ : STD_LOGIC;
  signal \p__0_n_62\ : STD_LOGIC;
  signal \p__0_n_63\ : STD_LOGIC;
  signal \p__0_n_64\ : STD_LOGIC;
  signal \p__0_n_65\ : STD_LOGIC;
  signal \p__0_n_66\ : STD_LOGIC;
  signal \p__0_n_67\ : STD_LOGIC;
  signal \p__0_n_68\ : STD_LOGIC;
  signal \p__0_n_69\ : STD_LOGIC;
  signal \p__0_n_70\ : STD_LOGIC;
  signal \p__0_n_71\ : STD_LOGIC;
  signal \p__0_n_72\ : STD_LOGIC;
  signal \p__0_n_73\ : STD_LOGIC;
  signal \p__0_n_74\ : STD_LOGIC;
  signal \p__0_n_75\ : STD_LOGIC;
  signal \p__0_n_76\ : STD_LOGIC;
  signal \p__0_n_77\ : STD_LOGIC;
  signal \p__0_n_78\ : STD_LOGIC;
  signal \p__0_n_79\ : STD_LOGIC;
  signal \p__0_n_80\ : STD_LOGIC;
  signal \p__0_n_81\ : STD_LOGIC;
  signal \p__0_n_82\ : STD_LOGIC;
  signal \p__0_n_83\ : STD_LOGIC;
  signal \p__0_n_84\ : STD_LOGIC;
  signal \p__0_n_85\ : STD_LOGIC;
  signal \p__0_n_86\ : STD_LOGIC;
  signal \p__0_n_87\ : STD_LOGIC;
  signal \p__0_n_88\ : STD_LOGIC;
  signal \p__0_n_89\ : STD_LOGIC;
  signal \p__0_n_90\ : STD_LOGIC;
  signal \p__0_n_91\ : STD_LOGIC;
  signal \p_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__10_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__10_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__10_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__10_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__10_n_4\ : STD_LOGIC;
  signal \p_carry__10_n_5\ : STD_LOGIC;
  signal \p_carry__10_n_6\ : STD_LOGIC;
  signal \p_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_4\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__2_n_3\ : STD_LOGIC;
  signal \p_carry__2_n_4\ : STD_LOGIC;
  signal \p_carry__2_n_5\ : STD_LOGIC;
  signal \p_carry__2_n_6\ : STD_LOGIC;
  signal \p_carry__3_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__3_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__3_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__3_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__3_n_3\ : STD_LOGIC;
  signal \p_carry__3_n_4\ : STD_LOGIC;
  signal \p_carry__3_n_5\ : STD_LOGIC;
  signal \p_carry__3_n_6\ : STD_LOGIC;
  signal \p_carry__4_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__4_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__4_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__4_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__4_n_3\ : STD_LOGIC;
  signal \p_carry__4_n_4\ : STD_LOGIC;
  signal \p_carry__4_n_5\ : STD_LOGIC;
  signal \p_carry__4_n_6\ : STD_LOGIC;
  signal \p_carry__5_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__5_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__5_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__5_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__5_n_3\ : STD_LOGIC;
  signal \p_carry__5_n_4\ : STD_LOGIC;
  signal \p_carry__5_n_5\ : STD_LOGIC;
  signal \p_carry__5_n_6\ : STD_LOGIC;
  signal \p_carry__6_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__6_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__6_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__6_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__6_n_3\ : STD_LOGIC;
  signal \p_carry__6_n_4\ : STD_LOGIC;
  signal \p_carry__6_n_5\ : STD_LOGIC;
  signal \p_carry__6_n_6\ : STD_LOGIC;
  signal \p_carry__7_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__7_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__7_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__7_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__7_n_3\ : STD_LOGIC;
  signal \p_carry__7_n_4\ : STD_LOGIC;
  signal \p_carry__7_n_5\ : STD_LOGIC;
  signal \p_carry__7_n_6\ : STD_LOGIC;
  signal \p_carry__8_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__8_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__8_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__8_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__8_n_3\ : STD_LOGIC;
  signal \p_carry__8_n_4\ : STD_LOGIC;
  signal \p_carry__8_n_5\ : STD_LOGIC;
  signal \p_carry__8_n_6\ : STD_LOGIC;
  signal \p_carry__9_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__9_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__9_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__9_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__9_n_3\ : STD_LOGIC;
  signal \p_carry__9_n_4\ : STD_LOGIC;
  signal \p_carry__9_n_5\ : STD_LOGIC;
  signal \p_carry__9_n_6\ : STD_LOGIC;
  signal p_carry_i_1_n_3 : STD_LOGIC;
  signal p_carry_i_2_n_3 : STD_LOGIC;
  signal p_carry_i_3_n_3 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_n_61 : STD_LOGIC;
  signal p_n_62 : STD_LOGIC;
  signal p_n_63 : STD_LOGIC;
  signal p_n_64 : STD_LOGIC;
  signal p_n_65 : STD_LOGIC;
  signal p_n_66 : STD_LOGIC;
  signal p_n_67 : STD_LOGIC;
  signal p_n_68 : STD_LOGIC;
  signal p_n_69 : STD_LOGIC;
  signal p_n_70 : STD_LOGIC;
  signal p_n_71 : STD_LOGIC;
  signal p_n_72 : STD_LOGIC;
  signal p_n_73 : STD_LOGIC;
  signal p_n_74 : STD_LOGIC;
  signal p_n_75 : STD_LOGIC;
  signal p_n_76 : STD_LOGIC;
  signal p_n_77 : STD_LOGIC;
  signal p_n_78 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_82 : STD_LOGIC;
  signal p_n_83 : STD_LOGIC;
  signal p_n_84 : STD_LOGIC;
  signal p_n_85 : STD_LOGIC;
  signal p_n_86 : STD_LOGIC;
  signal p_n_87 : STD_LOGIC;
  signal p_n_88 : STD_LOGIC;
  signal p_n_89 : STD_LOGIC;
  signal p_n_90 : STD_LOGIC;
  signal p_n_91 : STD_LOGIC;
  signal \NLW_indvar_flatten_reg_218_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_reg_218_reg[0]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_reg_218_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvar_flatten_reg_218_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_reg_218_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_reg_218_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_p__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \icmp_ln128_reg_673[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_218[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_218[0]_i_2\ : label is "soft_lutpair21";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \p__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_carry : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__9\ : label is 35;
begin
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_3\,
      I1 => Q(2),
      I2 => Q(1),
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm[3]_i_2__0_n_3\,
      O => \ap_CS_fsm_reg[2]\(1)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000FF0040"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_block_pp0_stage0_11001,
      I4 => \ap_CS_fsm_reg[3]\,
      I5 => ap_enable_reg_pp0_iter9,
      O => \ap_CS_fsm[3]_i_2__0_n_3\
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0E0E0E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(1),
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_11001,
      I4 => Q(2),
      I5 => ap_condition_pp0_exit_iter0_state3,
      O => ap_enable_reg_pp0_iter0_reg_0
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => ap_rst_n,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_block_pp0_stage0_11001,
      O => ap_enable_reg_pp0_iter0_reg
    );
\icmp_ln128_reg_673[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => Q(2),
      I2 => ap_block_pp0_stage0_11001,
      I3 => \icmp_ln128_reg_673_reg[0]\,
      O => \ap_CS_fsm_reg[2]_0\
    );
\indvar_flatten_reg_218[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => Q(2),
      I4 => Q(1),
      O => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(43),
      I1 => \mul_ln73_reg_663_reg__1\(58),
      I2 => indvar_flatten_reg_218_reg(42),
      I3 => \mul_ln73_reg_663_reg__1\(57),
      I4 => \mul_ln73_reg_663_reg__1\(59),
      I5 => indvar_flatten_reg_218_reg(44),
      O => \indvar_flatten_reg_218[0]_i_10_n_3\
    );
\indvar_flatten_reg_218[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(40),
      I1 => \mul_ln73_reg_663_reg__1\(55),
      I2 => indvar_flatten_reg_218_reg(39),
      I3 => \mul_ln73_reg_663_reg__1\(54),
      I4 => \mul_ln73_reg_663_reg__1\(56),
      I5 => indvar_flatten_reg_218_reg(41),
      O => \indvar_flatten_reg_218[0]_i_11_n_3\
    );
\indvar_flatten_reg_218[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(37),
      I1 => \mul_ln73_reg_663_reg__1\(52),
      I2 => indvar_flatten_reg_218_reg(36),
      I3 => \mul_ln73_reg_663_reg__1\(51),
      I4 => \mul_ln73_reg_663_reg__1\(53),
      I5 => indvar_flatten_reg_218_reg(38),
      O => \indvar_flatten_reg_218[0]_i_12_n_3\
    );
\indvar_flatten_reg_218[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(34),
      I1 => \mul_ln73_reg_663_reg__1\(49),
      I2 => indvar_flatten_reg_218_reg(33),
      I3 => \mul_ln73_reg_663_reg__1\(48),
      I4 => \mul_ln73_reg_663_reg__1\(50),
      I5 => indvar_flatten_reg_218_reg(35),
      O => \indvar_flatten_reg_218[0]_i_13_n_3\
    );
\indvar_flatten_reg_218[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(31),
      I1 => \mul_ln73_reg_663_reg__1\(46),
      I2 => indvar_flatten_reg_218_reg(30),
      I3 => \mul_ln73_reg_663_reg__1\(45),
      I4 => \mul_ln73_reg_663_reg__1\(47),
      I5 => indvar_flatten_reg_218_reg(32),
      O => \indvar_flatten_reg_218[0]_i_15_n_3\
    );
\indvar_flatten_reg_218[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(28),
      I1 => \mul_ln73_reg_663_reg__1\(43),
      I2 => indvar_flatten_reg_218_reg(27),
      I3 => \mul_ln73_reg_663_reg__1\(42),
      I4 => \mul_ln73_reg_663_reg__1\(44),
      I5 => indvar_flatten_reg_218_reg(29),
      O => \indvar_flatten_reg_218[0]_i_16_n_3\
    );
\indvar_flatten_reg_218[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(25),
      I1 => \mul_ln73_reg_663_reg__1\(40),
      I2 => indvar_flatten_reg_218_reg(24),
      I3 => \mul_ln73_reg_663_reg__1\(39),
      I4 => \mul_ln73_reg_663_reg__1\(41),
      I5 => indvar_flatten_reg_218_reg(26),
      O => \indvar_flatten_reg_218[0]_i_17_n_3\
    );
\indvar_flatten_reg_218[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(22),
      I1 => \mul_ln73_reg_663_reg__1\(37),
      I2 => indvar_flatten_reg_218_reg(21),
      I3 => \mul_ln73_reg_663_reg__1\(36),
      I4 => \mul_ln73_reg_663_reg__1\(38),
      I5 => indvar_flatten_reg_218_reg(23),
      O => \indvar_flatten_reg_218[0]_i_18_n_3\
    );
\indvar_flatten_reg_218[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => Q(2),
      O => indvar_flatten_reg_2180
    );
\indvar_flatten_reg_218[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(19),
      I1 => \mul_ln73_reg_663_reg__1\(34),
      I2 => indvar_flatten_reg_218_reg(18),
      I3 => \mul_ln73_reg_663_reg__1\(33),
      I4 => \mul_ln73_reg_663_reg__1\(35),
      I5 => indvar_flatten_reg_218_reg(20),
      O => \indvar_flatten_reg_218[0]_i_20_n_3\
    );
\indvar_flatten_reg_218[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(16),
      I1 => \mul_ln73_reg_663_reg__1\(31),
      I2 => indvar_flatten_reg_218_reg(15),
      I3 => \mul_ln73_reg_663_reg__1\(30),
      I4 => \mul_ln73_reg_663_reg__1\(32),
      I5 => indvar_flatten_reg_218_reg(17),
      O => \indvar_flatten_reg_218[0]_i_21_n_3\
    );
\indvar_flatten_reg_218[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(13),
      I1 => \mul_ln73_reg_663_reg__1\(28),
      I2 => indvar_flatten_reg_218_reg(12),
      I3 => \mul_ln73_reg_663_reg__1\(27),
      I4 => \mul_ln73_reg_663_reg__1\(29),
      I5 => indvar_flatten_reg_218_reg(14),
      O => \indvar_flatten_reg_218[0]_i_22_n_3\
    );
\indvar_flatten_reg_218[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(10),
      I1 => \mul_ln73_reg_663_reg__1\(25),
      I2 => indvar_flatten_reg_218_reg(9),
      I3 => \mul_ln73_reg_663_reg__1\(24),
      I4 => \mul_ln73_reg_663_reg__1\(26),
      I5 => indvar_flatten_reg_218_reg(11),
      O => \indvar_flatten_reg_218[0]_i_23_n_3\
    );
\indvar_flatten_reg_218[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(7),
      I1 => \mul_ln73_reg_663_reg__1\(22),
      I2 => indvar_flatten_reg_218_reg(6),
      I3 => \mul_ln73_reg_663_reg__1\(21),
      I4 => \mul_ln73_reg_663_reg__1\(23),
      I5 => indvar_flatten_reg_218_reg(8),
      O => \indvar_flatten_reg_218[0]_i_25_n_3\
    );
\indvar_flatten_reg_218[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(4),
      I1 => \mul_ln73_reg_663_reg__1\(19),
      I2 => indvar_flatten_reg_218_reg(3),
      I3 => \mul_ln73_reg_663_reg__1\(18),
      I4 => \mul_ln73_reg_663_reg__1\(20),
      I5 => indvar_flatten_reg_218_reg(5),
      O => \indvar_flatten_reg_218[0]_i_26_n_3\
    );
\indvar_flatten_reg_218[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(1),
      I1 => \mul_ln73_reg_663_reg__1\(16),
      I2 => indvar_flatten_reg_218_reg(0),
      I3 => \indvar_flatten_reg_218[0]_i_27_0\(0),
      I4 => \mul_ln73_reg_663_reg__1\(17),
      I5 => indvar_flatten_reg_218_reg(2),
      O => \indvar_flatten_reg_218[0]_i_27_n_3\
    );
\indvar_flatten_reg_218[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mul_ln73_reg_663_reg__1\(63),
      I1 => indvar_flatten_reg_218_reg(48),
      O => \indvar_flatten_reg_218[0]_i_7_n_3\
    );
\indvar_flatten_reg_218[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(46),
      I1 => \mul_ln73_reg_663_reg__1\(61),
      I2 => indvar_flatten_reg_218_reg(45),
      I3 => \mul_ln73_reg_663_reg__1\(60),
      I4 => \mul_ln73_reg_663_reg__1\(62),
      I5 => indvar_flatten_reg_218_reg(47),
      O => \indvar_flatten_reg_218[0]_i_8_n_3\
    );
\indvar_flatten_reg_218_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[0]_i_19_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[0]_i_14_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[0]_i_14_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[0]_i_14_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[0]_i_14_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_indvar_flatten_reg_218_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \indvar_flatten_reg_218[0]_i_20_n_3\,
      S(2) => \indvar_flatten_reg_218[0]_i_21_n_3\,
      S(1) => \indvar_flatten_reg_218[0]_i_22_n_3\,
      S(0) => \indvar_flatten_reg_218[0]_i_23_n_3\
    );
\indvar_flatten_reg_218_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \indvar_flatten_reg_218_reg[0]_i_19_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[0]_i_19_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[0]_i_19_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[0]_i_19_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_indvar_flatten_reg_218_reg[0]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \indvar_flatten_reg_218[0]_i_25_n_3\,
      S(2) => \indvar_flatten_reg_218[0]_i_26_n_3\,
      S(1) => \indvar_flatten_reg_218[0]_i_27_n_3\,
      S(0) => S(0)
    );
\indvar_flatten_reg_218_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[0]_i_6_n_3\,
      CO(3 downto 2) => \NLW_indvar_flatten_reg_218_reg[0]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ap_condition_pp0_exit_iter0_state3,
      CO(0) => \indvar_flatten_reg_218_reg[0]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_indvar_flatten_reg_218_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \indvar_flatten_reg_218[0]_i_7_n_3\,
      S(0) => \indvar_flatten_reg_218[0]_i_8_n_3\
    );
\indvar_flatten_reg_218_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[0]_i_9_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[0]_i_6_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[0]_i_6_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[0]_i_6_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[0]_i_6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_indvar_flatten_reg_218_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \indvar_flatten_reg_218[0]_i_10_n_3\,
      S(2) => \indvar_flatten_reg_218[0]_i_11_n_3\,
      S(1) => \indvar_flatten_reg_218[0]_i_12_n_3\,
      S(0) => \indvar_flatten_reg_218[0]_i_13_n_3\
    );
\indvar_flatten_reg_218_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[0]_i_14_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[0]_i_9_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[0]_i_9_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[0]_i_9_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[0]_i_9_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_indvar_flatten_reg_218_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \indvar_flatten_reg_218[0]_i_15_n_3\,
      S(2) => \indvar_flatten_reg_218[0]_i_16_n_3\,
      S(1) => \indvar_flatten_reg_218[0]_i_17_n_3\,
      S(0) => \indvar_flatten_reg_218[0]_i_18_n_3\
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => imgInput_cols_c12_dout(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => imgInput_rows_c11_dout(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47) => p_n_61,
      P(46) => p_n_62,
      P(45) => p_n_63,
      P(44) => p_n_64,
      P(43) => p_n_65,
      P(42) => p_n_66,
      P(41) => p_n_67,
      P(40) => p_n_68,
      P(39) => p_n_69,
      P(38) => p_n_70,
      P(37) => p_n_71,
      P(36) => p_n_72,
      P(35) => p_n_73,
      P(34) => p_n_74,
      P(33) => p_n_75,
      P(32) => p_n_76,
      P(31) => p_n_77,
      P(30) => p_n_78,
      P(29) => p_n_79,
      P(28) => p_n_80,
      P(27) => p_n_81,
      P(26) => p_n_82,
      P(25) => p_n_83,
      P(24) => p_n_84,
      P(23) => p_n_85,
      P(22) => p_n_86,
      P(21) => p_n_87,
      P(20) => p_n_88,
      P(19) => p_n_89,
      P(18) => p_n_90,
      P(17) => p_n_91,
      P(16 downto 0) => D(16 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => imgInput_rows_c11_dout(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => imgInput_cols_c12_dout(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_p__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_p__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_p__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_p__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_p__0_OVERFLOW_UNCONNECTED\,
      P(47) => \p__0_n_61\,
      P(46) => \p__0_n_62\,
      P(45) => \p__0_n_63\,
      P(44) => \p__0_n_64\,
      P(43) => \p__0_n_65\,
      P(42) => \p__0_n_66\,
      P(41) => \p__0_n_67\,
      P(40) => \p__0_n_68\,
      P(39) => \p__0_n_69\,
      P(38) => \p__0_n_70\,
      P(37) => \p__0_n_71\,
      P(36) => \p__0_n_72\,
      P(35) => \p__0_n_73\,
      P(34) => \p__0_n_74\,
      P(33) => \p__0_n_75\,
      P(32) => \p__0_n_76\,
      P(31) => \p__0_n_77\,
      P(30) => \p__0_n_78\,
      P(29) => \p__0_n_79\,
      P(28) => \p__0_n_80\,
      P(27) => \p__0_n_81\,
      P(26) => \p__0_n_82\,
      P(25) => \p__0_n_83\,
      P(24) => \p__0_n_84\,
      P(23) => \p__0_n_85\,
      P(22) => \p__0_n_86\,
      P(21) => \p__0_n_87\,
      P(20) => \p__0_n_88\,
      P(19) => \p__0_n_89\,
      P(18) => \p__0_n_90\,
      P(17) => \p__0_n_91\,
      P(16 downto 0) => \p__0_0\(16 downto 0),
      PATTERNBDETECT => \NLW_p__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_p__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \p__0_1\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_p__0_UNDERFLOW_UNCONNECTED\
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_3,
      CO(2) => p_carry_n_4,
      CO(1) => p_carry_n_5,
      CO(0) => p_carry_n_6,
      CYINIT => '0',
      DI(3 downto 1) => P(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(19 downto 16),
      S(3) => p_carry_i_1_n_3,
      S(2) => p_carry_i_2_n_3,
      S(1) => p_carry_i_3_n_3,
      S(0) => \indvar_flatten_reg_218[0]_i_27_0\(1)
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_3,
      CO(3) => \p_carry__0_n_3\,
      CO(2) => \p_carry__0_n_4\,
      CO(1) => \p_carry__0_n_5\,
      CO(0) => \p_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(6 downto 3),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(23 downto 20),
      S(3) => \p_carry__0_i_1_n_3\,
      S(2) => \p_carry__0_i_2_n_3\,
      S(1) => \p_carry__0_i_3_n_3\,
      S(0) => \p_carry__0_i_4_n_3\
    );
\p_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(6),
      I1 => \p_carry__3_0\(6),
      O => \p_carry__0_i_1_n_3\
    );
\p_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(5),
      I1 => \p_carry__3_0\(5),
      O => \p_carry__0_i_2_n_3\
    );
\p_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(4),
      I1 => \p_carry__3_0\(4),
      O => \p_carry__0_i_3_n_3\
    );
\p_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(3),
      I1 => \p_carry__3_0\(3),
      O => \p_carry__0_i_4_n_3\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_3\,
      CO(3) => \p_carry__1_n_3\,
      CO(2) => \p_carry__1_n_4\,
      CO(1) => \p_carry__1_n_5\,
      CO(0) => \p_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(10 downto 7),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(27 downto 24),
      S(3) => \p_carry__1_i_1_n_3\,
      S(2) => \p_carry__1_i_2_n_3\,
      S(1) => \p_carry__1_i_3_n_3\,
      S(0) => \p_carry__1_i_4_n_3\
    );
\p_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__9_n_3\,
      CO(3) => \NLW_p_carry__10_CO_UNCONNECTED\(3),
      CO(2) => \p_carry__10_n_4\,
      CO(1) => \p_carry__10_n_5\,
      CO(0) => \p_carry__10_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => P(45 downto 43),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(63 downto 60),
      S(3) => \p_carry__10_i_1_n_3\,
      S(2) => \p_carry__10_i_2_n_3\,
      S(1) => \p_carry__10_i_3_n_3\,
      S(0) => \p_carry__10_i_4_n_3\
    );
\p_carry__10_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(46),
      I1 => \p_carry__10_0\(29),
      O => \p_carry__10_i_1_n_3\
    );
\p_carry__10_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(45),
      I1 => \p_carry__10_0\(28),
      O => \p_carry__10_i_2_n_3\
    );
\p_carry__10_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(44),
      I1 => \p_carry__10_0\(27),
      O => \p_carry__10_i_3_n_3\
    );
\p_carry__10_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(43),
      I1 => \p_carry__10_0\(26),
      O => \p_carry__10_i_4_n_3\
    );
\p_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(10),
      I1 => \p_carry__3_0\(10),
      O => \p_carry__1_i_1_n_3\
    );
\p_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(9),
      I1 => \p_carry__3_0\(9),
      O => \p_carry__1_i_2_n_3\
    );
\p_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(8),
      I1 => \p_carry__3_0\(8),
      O => \p_carry__1_i_3_n_3\
    );
\p_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(7),
      I1 => \p_carry__3_0\(7),
      O => \p_carry__1_i_4_n_3\
    );
\p_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__1_n_3\,
      CO(3) => \p_carry__2_n_3\,
      CO(2) => \p_carry__2_n_4\,
      CO(1) => \p_carry__2_n_5\,
      CO(0) => \p_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(14 downto 11),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(31 downto 28),
      S(3) => \p_carry__2_i_1_n_3\,
      S(2) => \p_carry__2_i_2_n_3\,
      S(1) => \p_carry__2_i_3_n_3\,
      S(0) => \p_carry__2_i_4_n_3\
    );
\p_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(14),
      I1 => \p_carry__3_0\(14),
      O => \p_carry__2_i_1_n_3\
    );
\p_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(13),
      I1 => \p_carry__3_0\(13),
      O => \p_carry__2_i_2_n_3\
    );
\p_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(12),
      I1 => \p_carry__3_0\(12),
      O => \p_carry__2_i_3_n_3\
    );
\p_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(11),
      I1 => \p_carry__3_0\(11),
      O => \p_carry__2_i_4_n_3\
    );
\p_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__2_n_3\,
      CO(3) => \p_carry__3_n_3\,
      CO(2) => \p_carry__3_n_4\,
      CO(1) => \p_carry__3_n_5\,
      CO(0) => \p_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(18 downto 15),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(35 downto 32),
      S(3) => \p_carry__3_i_1_n_3\,
      S(2) => \p_carry__3_i_2_n_3\,
      S(1) => \p_carry__3_i_3_n_3\,
      S(0) => \p_carry__3_i_4_n_3\
    );
\p_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(18),
      I1 => \p_carry__10_0\(1),
      O => \p_carry__3_i_1_n_3\
    );
\p_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(17),
      I1 => \p_carry__10_0\(0),
      O => \p_carry__3_i_2_n_3\
    );
\p_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(16),
      I1 => \p_carry__3_0\(16),
      O => \p_carry__3_i_3_n_3\
    );
\p_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(15),
      I1 => \p_carry__3_0\(15),
      O => \p_carry__3_i_4_n_3\
    );
\p_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__3_n_3\,
      CO(3) => \p_carry__4_n_3\,
      CO(2) => \p_carry__4_n_4\,
      CO(1) => \p_carry__4_n_5\,
      CO(0) => \p_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(22 downto 19),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(39 downto 36),
      S(3) => \p_carry__4_i_1_n_3\,
      S(2) => \p_carry__4_i_2_n_3\,
      S(1) => \p_carry__4_i_3_n_3\,
      S(0) => \p_carry__4_i_4_n_3\
    );
\p_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(22),
      I1 => \p_carry__10_0\(5),
      O => \p_carry__4_i_1_n_3\
    );
\p_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(21),
      I1 => \p_carry__10_0\(4),
      O => \p_carry__4_i_2_n_3\
    );
\p_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(20),
      I1 => \p_carry__10_0\(3),
      O => \p_carry__4_i_3_n_3\
    );
\p_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(19),
      I1 => \p_carry__10_0\(2),
      O => \p_carry__4_i_4_n_3\
    );
\p_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__4_n_3\,
      CO(3) => \p_carry__5_n_3\,
      CO(2) => \p_carry__5_n_4\,
      CO(1) => \p_carry__5_n_5\,
      CO(0) => \p_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(26 downto 23),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(43 downto 40),
      S(3) => \p_carry__5_i_1_n_3\,
      S(2) => \p_carry__5_i_2_n_3\,
      S(1) => \p_carry__5_i_3_n_3\,
      S(0) => \p_carry__5_i_4_n_3\
    );
\p_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(26),
      I1 => \p_carry__10_0\(9),
      O => \p_carry__5_i_1_n_3\
    );
\p_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(25),
      I1 => \p_carry__10_0\(8),
      O => \p_carry__5_i_2_n_3\
    );
\p_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(24),
      I1 => \p_carry__10_0\(7),
      O => \p_carry__5_i_3_n_3\
    );
\p_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(23),
      I1 => \p_carry__10_0\(6),
      O => \p_carry__5_i_4_n_3\
    );
\p_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__5_n_3\,
      CO(3) => \p_carry__6_n_3\,
      CO(2) => \p_carry__6_n_4\,
      CO(1) => \p_carry__6_n_5\,
      CO(0) => \p_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(30 downto 27),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(47 downto 44),
      S(3) => \p_carry__6_i_1_n_3\,
      S(2) => \p_carry__6_i_2_n_3\,
      S(1) => \p_carry__6_i_3_n_3\,
      S(0) => \p_carry__6_i_4_n_3\
    );
\p_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(30),
      I1 => \p_carry__10_0\(13),
      O => \p_carry__6_i_1_n_3\
    );
\p_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(29),
      I1 => \p_carry__10_0\(12),
      O => \p_carry__6_i_2_n_3\
    );
\p_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(28),
      I1 => \p_carry__10_0\(11),
      O => \p_carry__6_i_3_n_3\
    );
\p_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(27),
      I1 => \p_carry__10_0\(10),
      O => \p_carry__6_i_4_n_3\
    );
\p_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__6_n_3\,
      CO(3) => \p_carry__7_n_3\,
      CO(2) => \p_carry__7_n_4\,
      CO(1) => \p_carry__7_n_5\,
      CO(0) => \p_carry__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(34 downto 31),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(51 downto 48),
      S(3) => \p_carry__7_i_1_n_3\,
      S(2) => \p_carry__7_i_2_n_3\,
      S(1) => \p_carry__7_i_3_n_3\,
      S(0) => \p_carry__7_i_4_n_3\
    );
\p_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(34),
      I1 => \p_carry__10_0\(17),
      O => \p_carry__7_i_1_n_3\
    );
\p_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(33),
      I1 => \p_carry__10_0\(16),
      O => \p_carry__7_i_2_n_3\
    );
\p_carry__7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(32),
      I1 => \p_carry__10_0\(15),
      O => \p_carry__7_i_3_n_3\
    );
\p_carry__7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(31),
      I1 => \p_carry__10_0\(14),
      O => \p_carry__7_i_4_n_3\
    );
\p_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__7_n_3\,
      CO(3) => \p_carry__8_n_3\,
      CO(2) => \p_carry__8_n_4\,
      CO(1) => \p_carry__8_n_5\,
      CO(0) => \p_carry__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(38 downto 35),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(55 downto 52),
      S(3) => \p_carry__8_i_1_n_3\,
      S(2) => \p_carry__8_i_2_n_3\,
      S(1) => \p_carry__8_i_3_n_3\,
      S(0) => \p_carry__8_i_4_n_3\
    );
\p_carry__8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(38),
      I1 => \p_carry__10_0\(21),
      O => \p_carry__8_i_1_n_3\
    );
\p_carry__8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(37),
      I1 => \p_carry__10_0\(20),
      O => \p_carry__8_i_2_n_3\
    );
\p_carry__8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(36),
      I1 => \p_carry__10_0\(19),
      O => \p_carry__8_i_3_n_3\
    );
\p_carry__8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(35),
      I1 => \p_carry__10_0\(18),
      O => \p_carry__8_i_4_n_3\
    );
\p_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__8_n_3\,
      CO(3) => \p_carry__9_n_3\,
      CO(2) => \p_carry__9_n_4\,
      CO(1) => \p_carry__9_n_5\,
      CO(0) => \p_carry__9_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(42 downto 39),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(59 downto 56),
      S(3) => \p_carry__9_i_1_n_3\,
      S(2) => \p_carry__9_i_2_n_3\,
      S(1) => \p_carry__9_i_3_n_3\,
      S(0) => \p_carry__9_i_4_n_3\
    );
\p_carry__9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(42),
      I1 => \p_carry__10_0\(25),
      O => \p_carry__9_i_1_n_3\
    );
\p_carry__9_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(41),
      I1 => \p_carry__10_0\(24),
      O => \p_carry__9_i_2_n_3\
    );
\p_carry__9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(40),
      I1 => \p_carry__10_0\(23),
      O => \p_carry__9_i_3_n_3\
    );
\p_carry__9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(39),
      I1 => \p_carry__10_0\(22),
      O => \p_carry__9_i_4_n_3\
    );
p_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(2),
      I1 => \p_carry__3_0\(2),
      O => p_carry_i_1_n_3
    );
p_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(1),
      I1 => \p_carry__3_0\(1),
      O => p_carry_i_2_n_3
    );
p_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(0),
      I1 => \p_carry__3_0\(0),
      O => p_carry_i_3_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_mul_16ns_16ns_32_4_1_DSP48_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_mul_16ns_16ns_32_4_1_DSP48_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_mul_16ns_16ns_32_4_1_DSP48_2 is
  signal \^ap_cs_fsm_reg[0]\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1_n_3\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_fsm_reg[0]\ <= \^ap_cs_fsm_reg[0]\;
int_ap_idle_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => p_reg_reg_0,
      O => \^ap_cs_fsm_reg[0]\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \p_reg_reg_i_1__1_n_3\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \p_reg_reg_i_1__1_n_3\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \p_reg_reg_i_1__1_n_3\,
      CEP => \p_reg_reg_i_1__1_n_3\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 32),
      P(31 downto 0) => D(31 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_cs_fsm_reg[0]\,
      I2 => Q(2),
      O => \p_reg_reg_i_1__1_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both is
  port (
    dst_TDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    j_reg_137 : out STD_LOGIC;
    j_reg_1370 : out STD_LOGIC;
    p_4_in : out STD_LOGIC;
    xfMat2axis_24_0_2160_3840_1_U0_ap_done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln113_reg_239_reg[0]\ : out STD_LOGIC;
    \icmp_ln108_reg_249_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_1 : in STD_LOGIC;
    dst_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln108_reg_249 : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : in STD_LOGIC;
    \j_reg_137_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln108_reg_249_pp0_iter1_reg : in STD_LOGIC;
    imgHelper1_data_empty_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgHelper1_cols_c_empty_n : in STD_LOGIC;
    xfMat2axis_24_0_2160_3840_1_U0_ap_start : in STD_LOGIC;
    imgHelper1_rows_c_empty_n : in STD_LOGIC;
    icmp_ln113_reg_239 : in STD_LOGIC;
    \axi_last_V_reg_253_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_last_V_reg_253 : in STD_LOGIC;
    imgHelper1_data_dout : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both is
  signal \B_V_data_1_payload_A[7]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[7]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg\ : STD_LOGIC;
  signal \^j_reg_1370\ : STD_LOGIC;
  signal \^xfmat2axis_24_0_2160_3840_1_u0_ap_done\ : STD_LOGIC;
  signal \^xfmat2axis_24_0_2160_3840_1_u0_imghelper1_4141_read\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_data_out : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__0\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \i_1_reg_230[11]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \icmp_ln108_reg_249[0]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \j_reg_137[0]_i_2\ : label is "soft_lutpair560";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  ap_enable_reg_pp0_iter2_reg <= \^ap_enable_reg_pp0_iter2_reg\;
  j_reg_1370 <= \^j_reg_1370\;
  xfMat2axis_24_0_2160_3840_1_U0_ap_done <= \^xfmat2axis_24_0_2160_3840_1_u0_ap_done\;
  xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read <= \^xfmat2axis_24_0_2160_3840_1_u0_imghelper1_4141_read\;
B_V_data_1_data_out: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(0)
    );
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => imgHelper1_data_dout(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      O => \B_V_data_1_payload_A[7]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[7]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => imgHelper1_data_dout(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      O => \B_V_data_1_payload_B[7]_i_1_n_3\
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[7]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => dst_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => icmp_ln108_reg_249,
      I2 => Q(2),
      I3 => \^ap_enable_reg_pp0_iter2_reg\,
      I4 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC0888"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => ap_rst_n,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => dst_TREADY,
      I4 => \^xfmat2axis_24_0_2160_3840_1_u0_imghelper1_4141_read\,
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg\,
      I1 => Q(2),
      I2 => icmp_ln108_reg_249,
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      O => \^xfmat2axis_24_0_2160_3840_1_u0_imghelper1_4141_read\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => dst_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \^xfmat2axis_24_0_2160_3840_1_u0_imghelper1_4141_read\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_enable_reg_pp0_iter2_reg\,
      O => p_4_in
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEEEEE"
    )
        port map (
      I0 => \^xfmat2axis_24_0_2160_3840_1_u0_ap_done\,
      I1 => Q(0),
      I2 => imgHelper1_cols_c_empty_n,
      I3 => xfMat2axis_24_0_2160_3840_1_U0_ap_start,
      I4 => imgHelper1_rows_c_empty_n,
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7000"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => dst_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(1),
      I4 => SR(0),
      I5 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => \^ap_enable_reg_pp0_iter2_reg\,
      I2 => \ap_CS_fsm_reg[2]_1\,
      I3 => Q(2),
      O => D(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => dst_TREADY,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => Q(1),
      I4 => \j_reg_137_reg[0]\(0),
      O => ap_NS_fsm1
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022220020"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_enable_reg_pp0_iter2_reg\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => CO(0),
      I4 => ap_enable_reg_pp0_iter2_reg_1,
      I5 => ap_enable_reg_pp0_iter1_reg_0,
      O => D(3)
    );
\ap_CS_fsm[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF080808080808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_1,
      I1 => icmp_ln108_reg_249_pp0_iter1_reg,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => imgHelper1_data_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_0,
      I5 => icmp_ln108_reg_249,
      O => \^ap_enable_reg_pp0_iter2_reg\
    );
\ap_enable_reg_pp0_iter0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFB0000000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg\,
      I1 => Q(2),
      I2 => CO(0),
      I3 => ap_NS_fsm1,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_CS_fsm_reg[2]\
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00000"
    )
        port map (
      I0 => CO(0),
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => \^ap_enable_reg_pp0_iter2_reg\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_reg
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_enable_reg_pp0_iter2_reg_1,
      I2 => \^ap_enable_reg_pp0_iter2_reg\,
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter2_reg_0
    );
\axi_last_V_reg_253[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFF00008000"
    )
        port map (
      I0 => icmp_ln113_reg_239,
      I1 => \axi_last_V_reg_253_reg[0]\(0),
      I2 => CO(0),
      I3 => Q(2),
      I4 => \^ap_enable_reg_pp0_iter2_reg\,
      I5 => axi_last_V_reg_253,
      O => \icmp_ln113_reg_239_reg[0]\
    );
\i_1_reg_230[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => dst_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(1),
      O => E(0)
    );
\icmp_ln108_reg_249[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => CO(0),
      I1 => Q(2),
      I2 => \^ap_enable_reg_pp0_iter2_reg\,
      I3 => icmp_ln108_reg_249,
      O => \ap_CS_fsm_reg[2]_0\
    );
\icmp_ln108_reg_249_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln108_reg_249,
      I1 => Q(2),
      I2 => \^ap_enable_reg_pp0_iter2_reg\,
      I3 => icmp_ln108_reg_249_pp0_iter1_reg,
      O => \icmp_ln108_reg_249_reg[0]\
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40550000"
    )
        port map (
      I0 => \j_reg_137_reg[0]\(0),
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => dst_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => Q(1),
      O => \^xfmat2axis_24_0_2160_3840_1_u0_ap_done\
    );
\j_reg_137[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080008888"
    )
        port map (
      I0 => \j_reg_137_reg[0]\(0),
      I1 => Q(1),
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => dst_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      I5 => \^j_reg_1370\,
      O => j_reg_137
    );
\j_reg_137[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^ap_enable_reg_pp0_iter2_reg\,
      I2 => Q(2),
      I3 => CO(0),
      O => \^j_reg_1370\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both_56 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel0 : out STD_LOGIC;
    j_reg_140 : out STD_LOGIC;
    \icmp_ln83_reg_209_reg[0]\ : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter00 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TVALID : in STD_LOGIC;
    icmp_ln83_reg_209 : in STD_LOGIC;
    imgInput_data_full_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    src_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both_56 : entity is "colordetect_accel_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both_56 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \^b_v_data_1_sel0\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_10_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_11_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_12_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_14_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_15_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_16_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_17_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_18_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_19_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_20_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_21_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_23_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_24_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_25_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_26_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_27_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_28_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_29_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_30_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_31_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_32_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_33_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_34_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_35_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_36_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_37_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_38_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_8_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_9_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_22_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_22_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_22_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_22_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_6\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_2_n_3 : STD_LOGIC;
  signal icmp_ln83_fu_176_p2 : STD_LOGIC;
  signal src_TVALID_int_regslice : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair2";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_4\ : label is 11;
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[10]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[11]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[12]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[13]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[14]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[15]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[16]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[17]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[18]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[19]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[20]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[21]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[22]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[23]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[23]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[8]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[9]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \icmp_ln83_reg_209[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \j_reg_140[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \j_reg_140[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__2\ : label is "soft_lutpair1";
begin
  B_V_data_1_sel0 <= \^b_v_data_1_sel0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => src_TVALID_int_regslice,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => src_TVALID_int_regslice,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^b_v_data_1_sel0\,
      I1 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_3
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_3,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => src_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_3
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_3,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => src_TVALID,
      I2 => src_TVALID_int_regslice,
      I3 => \^b_v_data_1_sel0\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => src_TVALID_int_regslice,
      I1 => \^b_v_data_1_sel0\,
      I2 => src_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => src_TVALID_int_regslice,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => imgInput_data_full_n,
      I1 => icmp_ln83_reg_209,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => Q(1),
      I4 => \ap_CS_fsm[3]_i_2_n_3\,
      O => internal_full_n_reg(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8F88888888"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ap_CS_fsm[3]_i_2_n_3\,
      I4 => icmp_ln83_fu_176_p2,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm[3]_i_2_n_3\,
      I2 => Q(1),
      I3 => icmp_ln83_fu_176_p2,
      O => D(1)
    );
\ap_CS_fsm[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(28),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(29),
      O => \ap_CS_fsm[3]_i_10_n_3\
    );
\ap_CS_fsm[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(26),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(27),
      O => \ap_CS_fsm[3]_i_11_n_3\
    );
\ap_CS_fsm[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(24),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(25),
      O => \ap_CS_fsm[3]_i_12_n_3\
    );
\ap_CS_fsm[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(23),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(22),
      O => \ap_CS_fsm[3]_i_14_n_3\
    );
\ap_CS_fsm[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(21),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(20),
      O => \ap_CS_fsm[3]_i_15_n_3\
    );
\ap_CS_fsm[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(19),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(18),
      O => \ap_CS_fsm[3]_i_16_n_3\
    );
\ap_CS_fsm[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(17),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(16),
      O => \ap_CS_fsm[3]_i_17_n_3\
    );
\ap_CS_fsm[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(22),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(23),
      O => \ap_CS_fsm[3]_i_18_n_3\
    );
\ap_CS_fsm[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(20),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(21),
      O => \ap_CS_fsm[3]_i_19_n_3\
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => icmp_ln83_reg_209,
      I2 => imgInput_data_full_n,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => icmp_ln83_fu_176_p2,
      I5 => src_TVALID_int_regslice,
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
\ap_CS_fsm[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(18),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(19),
      O => \ap_CS_fsm[3]_i_20_n_3\
    );
\ap_CS_fsm[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(16),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(17),
      O => \ap_CS_fsm[3]_i_21_n_3\
    );
\ap_CS_fsm[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(15),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(14),
      O => \ap_CS_fsm[3]_i_23_n_3\
    );
\ap_CS_fsm[3]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(13),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(12),
      O => \ap_CS_fsm[3]_i_24_n_3\
    );
\ap_CS_fsm[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(11),
      I1 => \out\(11),
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(10),
      I3 => \out\(10),
      O => \ap_CS_fsm[3]_i_25_n_3\
    );
\ap_CS_fsm[3]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(9),
      I1 => \out\(9),
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(8),
      I3 => \out\(8),
      O => \ap_CS_fsm[3]_i_26_n_3\
    );
\ap_CS_fsm[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(14),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(15),
      O => \ap_CS_fsm[3]_i_27_n_3\
    );
\ap_CS_fsm[3]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(12),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(13),
      O => \ap_CS_fsm[3]_i_28_n_3\
    );
\ap_CS_fsm[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(11),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(11),
      I2 => \out\(10),
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(10),
      O => \ap_CS_fsm[3]_i_29_n_3\
    );
\ap_CS_fsm[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(9),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(9),
      I2 => \out\(8),
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(8),
      O => \ap_CS_fsm[3]_i_30_n_3\
    );
\ap_CS_fsm[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(7),
      I1 => \out\(7),
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(6),
      I3 => \out\(6),
      O => \ap_CS_fsm[3]_i_31_n_3\
    );
\ap_CS_fsm[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(5),
      I1 => \out\(5),
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(4),
      I3 => \out\(4),
      O => \ap_CS_fsm[3]_i_32_n_3\
    );
\ap_CS_fsm[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(3),
      I1 => \out\(3),
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(2),
      I3 => \out\(2),
      O => \ap_CS_fsm[3]_i_33_n_3\
    );
\ap_CS_fsm[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(1),
      I1 => \out\(1),
      I2 => \ap_CS_fsm_reg[3]_i_3_0\(0),
      I3 => \out\(0),
      O => \ap_CS_fsm[3]_i_34_n_3\
    );
\ap_CS_fsm[3]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(7),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(7),
      I2 => \out\(6),
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(6),
      O => \ap_CS_fsm[3]_i_35_n_3\
    );
\ap_CS_fsm[3]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(5),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(5),
      I2 => \out\(4),
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(4),
      O => \ap_CS_fsm[3]_i_36_n_3\
    );
\ap_CS_fsm[3]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(3),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(3),
      I2 => \out\(2),
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(2),
      O => \ap_CS_fsm[3]_i_37_n_3\
    );
\ap_CS_fsm[3]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \out\(1),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(1),
      I2 => \out\(0),
      I3 => \ap_CS_fsm_reg[3]_i_3_0\(0),
      O => \ap_CS_fsm[3]_i_38_n_3\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(30),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(31),
      O => \ap_CS_fsm[3]_i_5_n_3\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(29),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(28),
      O => \ap_CS_fsm[3]_i_6_n_3\
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(27),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(26),
      O => \ap_CS_fsm[3]_i_7_n_3\
    );
\ap_CS_fsm[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(25),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(24),
      O => \ap_CS_fsm[3]_i_8_n_3\
    );
\ap_CS_fsm[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_3_0\(30),
      I1 => \ap_CS_fsm_reg[3]_i_3_0\(31),
      O => \ap_CS_fsm[3]_i_9_n_3\
    );
\ap_CS_fsm_reg[3]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_22_n_3\,
      CO(3) => \ap_CS_fsm_reg[3]_i_13_n_3\,
      CO(2) => \ap_CS_fsm_reg[3]_i_13_n_4\,
      CO(1) => \ap_CS_fsm_reg[3]_i_13_n_5\,
      CO(0) => \ap_CS_fsm_reg[3]_i_13_n_6\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_23_n_3\,
      DI(2) => \ap_CS_fsm[3]_i_24_n_3\,
      DI(1) => \ap_CS_fsm[3]_i_25_n_3\,
      DI(0) => \ap_CS_fsm[3]_i_26_n_3\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_27_n_3\,
      S(2) => \ap_CS_fsm[3]_i_28_n_3\,
      S(1) => \ap_CS_fsm[3]_i_29_n_3\,
      S(0) => \ap_CS_fsm[3]_i_30_n_3\
    );
\ap_CS_fsm_reg[3]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[3]_i_22_n_3\,
      CO(2) => \ap_CS_fsm_reg[3]_i_22_n_4\,
      CO(1) => \ap_CS_fsm_reg[3]_i_22_n_5\,
      CO(0) => \ap_CS_fsm_reg[3]_i_22_n_6\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_31_n_3\,
      DI(2) => \ap_CS_fsm[3]_i_32_n_3\,
      DI(1) => \ap_CS_fsm[3]_i_33_n_3\,
      DI(0) => \ap_CS_fsm[3]_i_34_n_3\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_35_n_3\,
      S(2) => \ap_CS_fsm[3]_i_36_n_3\,
      S(1) => \ap_CS_fsm[3]_i_37_n_3\,
      S(0) => \ap_CS_fsm[3]_i_38_n_3\
    );
\ap_CS_fsm_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_4_n_3\,
      CO(3) => icmp_ln83_fu_176_p2,
      CO(2) => \ap_CS_fsm_reg[3]_i_3_n_4\,
      CO(1) => \ap_CS_fsm_reg[3]_i_3_n_5\,
      CO(0) => \ap_CS_fsm_reg[3]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_5_n_3\,
      DI(2) => \ap_CS_fsm[3]_i_6_n_3\,
      DI(1) => \ap_CS_fsm[3]_i_7_n_3\,
      DI(0) => \ap_CS_fsm[3]_i_8_n_3\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_9_n_3\,
      S(2) => \ap_CS_fsm[3]_i_10_n_3\,
      S(1) => \ap_CS_fsm[3]_i_11_n_3\,
      S(0) => \ap_CS_fsm[3]_i_12_n_3\
    );
\ap_CS_fsm_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_13_n_3\,
      CO(3) => \ap_CS_fsm_reg[3]_i_4_n_3\,
      CO(2) => \ap_CS_fsm_reg[3]_i_4_n_4\,
      CO(1) => \ap_CS_fsm_reg[3]_i_4_n_5\,
      CO(0) => \ap_CS_fsm_reg[3]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_14_n_3\,
      DI(2) => \ap_CS_fsm[3]_i_15_n_3\,
      DI(1) => \ap_CS_fsm[3]_i_16_n_3\,
      DI(0) => \ap_CS_fsm[3]_i_17_n_3\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_18_n_3\,
      S(2) => \ap_CS_fsm[3]_i_19_n_3\,
      S(1) => \ap_CS_fsm[3]_i_20_n_3\,
      S(0) => \ap_CS_fsm[3]_i_21_n_3\
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE00000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_i_2_n_3,
      I1 => icmp_ln83_fu_176_p2,
      I2 => Q(0),
      I3 => CO(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_CS_fsm_reg[1]\
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_3\,
      I1 => Q(1),
      O => ap_enable_reg_pp0_iter0_i_2_n_3
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F40404000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => ap_enable_reg_pp0_iter1_reg_0,
      I2 => \ap_CS_fsm[3]_i_2_n_3\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => icmp_ln83_fu_176_p2,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_reg
    );
\axi_data_V_reg_213[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(0)
    );
\axi_data_V_reg_213[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(10)
    );
\axi_data_V_reg_213[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(11)
    );
\axi_data_V_reg_213[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(12)
    );
\axi_data_V_reg_213[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(13)
    );
\axi_data_V_reg_213[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(14)
    );
\axi_data_V_reg_213[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(15)
    );
\axi_data_V_reg_213[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(16)
    );
\axi_data_V_reg_213[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(17)
    );
\axi_data_V_reg_213[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(18)
    );
\axi_data_V_reg_213[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(19)
    );
\axi_data_V_reg_213[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(1)
    );
\axi_data_V_reg_213[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(20)
    );
\axi_data_V_reg_213[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(21)
    );
\axi_data_V_reg_213[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(22)
    );
\axi_data_V_reg_213[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln83_fu_176_p2,
      I1 => Q(1),
      I2 => \ap_CS_fsm[3]_i_2_n_3\,
      O => E(0)
    );
\axi_data_V_reg_213[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(23)
    );
\axi_data_V_reg_213[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(2)
    );
\axi_data_V_reg_213[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(3)
    );
\axi_data_V_reg_213[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(4)
    );
\axi_data_V_reg_213[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(5)
    );
\axi_data_V_reg_213[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(6)
    );
\axi_data_V_reg_213[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(7)
    );
\axi_data_V_reg_213[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(8)
    );
\axi_data_V_reg_213[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(9)
    );
\icmp_ln83_reg_209[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => icmp_ln83_reg_209,
      I1 => \ap_CS_fsm[3]_i_2_n_3\,
      I2 => Q(1),
      I3 => icmp_ln83_fu_176_p2,
      O => \icmp_ln83_reg_209_reg[0]\
    );
\j_reg_140[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => CO(0),
      I2 => \^b_v_data_1_sel0\,
      O => j_reg_140
    );
\j_reg_140[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => icmp_ln83_fu_176_p2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(1),
      I3 => \ap_CS_fsm[3]_i_2_n_3\,
      O => \^b_v_data_1_sel0\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_3\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => icmp_ln83_reg_209,
      I4 => imgInput_data_full_n,
      O => \ap_CS_fsm_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both__parameterized1\ is
  port (
    dst_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    dst_TREADY : in STD_LOGIC;
    icmp_ln108_reg_249 : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    axi_last_V_reg_253 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both__parameterized1\ : entity is "colordetect_accel_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \dst_TLAST[0]_INST_0\ : label is "soft_lutpair564";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => axi_last_V_reg_253,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => axi_last_V_reg_253,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => dst_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => icmp_ln108_reg_249,
      I1 => \B_V_data_1_state_reg[1]_0\,
      I2 => Q(0),
      I3 => B_V_data_1_sel_wr_reg_0,
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      I5 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080FF80FF00FF00"
    )
        port map (
      I0 => icmp_ln108_reg_249,
      I1 => \B_V_data_1_state_reg[1]_0\,
      I2 => p_4_in,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => dst_TREADY,
      I5 => \B_V_data_1_state_reg_n_3_[1]\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFBBBBBBBB"
    )
        port map (
      I0 => dst_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => icmp_ln108_reg_249,
      I3 => \B_V_data_1_state_reg[1]_0\,
      I4 => p_4_in,
      I5 => \B_V_data_1_state_reg_n_3_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\dst_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => dst_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0 is
  port (
    start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n : out STD_LOGIC;
    axis2xfMat_24_9_2160_3840_1_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    axis2xfMat_24_9_2160_3840_1_U0_ap_ready : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0 is
  signal \^axis2xfmat_24_9_2160_3840_1_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__34_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__34_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__24_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^start_for_axis2xfmat_24_9_2160_3840_1_u0_full_n\ : STD_LOGIC;
begin
  axis2xfMat_24_9_2160_3840_1_U0_ap_start <= \^axis2xfmat_24_9_2160_3840_1_u0_ap_start\;
  start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n <= \^start_for_axis2xfmat_24_9_2160_3840_1_u0_full_n\;
\internal_empty_n_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^axis2xfmat_24_9_2160_3840_1_u0_ap_start\,
      I1 => \internal_full_n_i_2__24_n_3\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__34_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__34_n_3\,
      Q => \^axis2xfmat_24_9_2160_3840_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__24_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^start_for_axis2xfmat_24_9_2160_3840_1_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__34_n_3\
    );
\internal_full_n_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7000000"
    )
        port map (
      I0 => \^axis2xfmat_24_9_2160_3840_1_u0_ap_start\,
      I1 => Q(0),
      I2 => CO(0),
      I3 => \^start_for_axis2xfmat_24_9_2160_3840_1_u0_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => start_once_reg,
      O => \internal_full_n_i_2__24_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__34_n_3\,
      Q => \^start_for_axis2xfmat_24_9_2160_3840_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^axis2xfmat_24_9_2160_3840_1_u0_ap_start\,
      I1 => axis2xfMat_24_9_2160_3840_1_U0_ap_ready,
      I2 => \^start_for_axis2xfmat_24_9_2160_3840_1_u0_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBDDDDDD24222222"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^axis2xfmat_24_9_2160_3840_1_u0_ap_start\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_bgr2hsv_9_2160_3840_1_U0 is
  port (
    start_for_bgr2hsv_9_2160_3840_1_U0_full_n : out STD_LOGIC;
    bgr2hsv_9_2160_3840_1_U0_ap_start : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    imgInput_cols_c_empty_n : in STD_LOGIC;
    imgInput_cols_c12_full_n : in STD_LOGIC;
    imgInput_rows_c11_full_n : in STD_LOGIC;
    imgInput_rows_c_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    axis2xfMat_24_9_2160_3840_1_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_bgr2hsv_9_2160_3840_1_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_bgr2hsv_9_2160_3840_1_U0 is
  signal \^bgr2hsv_9_2160_3840_1_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__39_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__39_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__31_n_3\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^start_for_bgr2hsv_9_2160_3840_1_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__31\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__6\ : label is "soft_lutpair554";
begin
  bgr2hsv_9_2160_3840_1_U0_ap_start <= \^bgr2hsv_9_2160_3840_1_u0_ap_start\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  start_for_bgr2hsv_9_2160_3840_1_U0_full_n <= \^start_for_bgr2hsv_9_2160_3840_1_u0_full_n\;
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => imgInput_cols_c_empty_n,
      I2 => imgInput_cols_c12_full_n,
      I3 => imgInput_rows_c11_full_n,
      I4 => imgInput_rows_c_empty_n,
      O => internal_empty_n_reg_0
    );
\i_reg_129[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^start_for_bgr2hsv_9_2160_3840_1_u0_full_n\,
      I1 => start_once_reg,
      I2 => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      O => \^internal_full_n_reg_0\
    );
\internal_empty_n_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^bgr2hsv_9_2160_3840_1_u0_ap_start\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__39_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__39_n_3\,
      Q => \^bgr2hsv_9_2160_3840_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__31_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^start_for_bgr2hsv_9_2160_3840_1_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__39_n_3\
    );
\internal_full_n_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^bgr2hsv_9_2160_3840_1_u0_ap_start\,
      I1 => Q(0),
      I2 => \^start_for_bgr2hsv_9_2160_3840_1_u0_full_n\,
      I3 => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      I4 => start_once_reg,
      O => \internal_full_n_i_2__31_n_3\
    );
\internal_full_n_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => Q(0),
      I1 => \^bgr2hsv_9_2160_3840_1_u0_ap_start\,
      I2 => start_once_reg,
      I3 => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      I4 => \^start_for_bgr2hsv_9_2160_3840_1_u0_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__39_n_3\,
      Q => \^start_for_bgr2hsv_9_2160_3840_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^bgr2hsv_9_2160_3840_1_u0_ap_start\,
      I1 => Q(0),
      I2 => \^start_for_bgr2hsv_9_2160_3840_1_u0_full_n\,
      I3 => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => Q(0),
      I3 => \^bgr2hsv_9_2160_3840_1_u0_ap_start\,
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe is
  port (
    start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n : out STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    high_th_0_0_empty_n : in STD_LOGIC;
    high_th_2_0_empty_n : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    int_ap_idle_i_3_0 : in STD_LOGIC;
    img_height_loc_i_channel_empty_n : in STD_LOGIC;
    low_th_2_0_empty_n : in STD_LOGIC;
    low_th_2_1_empty_n : in STD_LOGIC;
    low_th_1_2_empty_n : in STD_LOGIC;
    xfMat2axis_24_0_2160_3840_1_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgr2hsv_9_2160_3840_1_U0_ap_idle : in STD_LOGIC;
    int_ap_idle_reg_3 : in STD_LOGIC;
    int_ap_idle_reg_4 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe is
  signal \^colorthresholding_9_0_3_2160_3840_1_block_colorthresholding_9_0_3_2160_3840_1_exit_proc_u0_ap_start\ : STD_LOGIC;
  signal int_ap_idle_i_3_n_3 : STD_LOGIC;
  signal int_ap_idle_i_6_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_3\ : STD_LOGIC;
  signal internal_full_n_i_2_n_3 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^start_for_colorthresholding_9_0_3_2160_3840_1_block_colorthresholding_9_0_3_2160_3840_1_exit_proc_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair153";
begin
  colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start <= \^colorthresholding_9_0_3_2160_3840_1_block_colorthresholding_9_0_3_2160_3840_1_exit_proc_u0_ap_start\;
  start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n <= \^start_for_colorthresholding_9_0_3_2160_3840_1_block_colorthresholding_9_0_3_2160_3840_1_exit_proc_u0_full_n\;
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => xfMat2axis_24_0_2160_3840_1_U0_ap_start,
      I1 => int_ap_idle_reg_2(0),
      I2 => bgr2hsv_9_2160_3840_1_U0_ap_idle,
      I3 => int_ap_idle_i_3_n_3,
      I4 => int_ap_idle_reg_3,
      I5 => int_ap_idle_reg_4,
      O => ap_idle
    );
int_ap_idle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => int_ap_idle_i_6_n_3,
      I1 => int_ap_idle_reg,
      I2 => int_ap_idle_reg_0,
      I3 => high_th_0_0_empty_n,
      I4 => high_th_2_0_empty_n,
      I5 => int_ap_idle_reg_1,
      O => int_ap_idle_i_3_n_3
    );
int_ap_idle_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mOutPtr[1]_i_2__1_n_3\,
      I1 => int_ap_idle_i_3_0,
      I2 => img_height_loc_i_channel_empty_n,
      I3 => low_th_2_0_empty_n,
      I4 => low_th_2_1_empty_n,
      I5 => low_th_1_2_empty_n,
      O => int_ap_idle_i_6_n_3
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => internal_full_n_i_2_n_3,
      I4 => \^colorthresholding_9_0_3_2160_3840_1_block_colorthresholding_9_0_3_2160_3840_1_exit_proc_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__3_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_3\,
      Q => \^colorthresholding_9_0_3_2160_3840_1_block_colorthresholding_9_0_3_2160_3840_1_exit_proc_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^start_for_colorthresholding_9_0_3_2160_3840_1_block_colorthresholding_9_0_3_2160_3840_1_exit_proc_u0_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => internal_full_n_i_2_n_3,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__3_n_3\
    );
internal_full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => internal_empty_n_reg_0,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => ap_start,
      I3 => \^start_for_colorthresholding_9_0_3_2160_3840_1_block_colorthresholding_9_0_3_2160_3840_1_exit_proc_u0_full_n\,
      I4 => start_once_reg,
      O => internal_full_n_i_2_n_3
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_3\,
      Q => \^start_for_colorthresholding_9_0_3_2160_3840_1_block_colorthresholding_9_0_3_2160_3840_1_exit_proc_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \mOutPtr[1]_i_2__1_n_3\,
      I1 => start_once_reg,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDBB4244"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => start_once_reg,
      I3 => \mOutPtr[1]_i_2__1_n_3\,
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \^start_for_colorthresholding_9_0_3_2160_3840_1_block_colorthresholding_9_0_3_2160_3840_1_exit_proc_u0_full_n\,
      I1 => start_once_reg,
      I2 => ap_start,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => internal_empty_n_reg_0,
      O => \mOutPtr[1]_i_2__1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_xfMat2axis_24_0_2160_3840_1_U0 is
  port (
    start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n : out STD_LOGIC;
    xfMat2axis_24_0_2160_3840_1_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    xfMat2axis_24_0_2160_3840_1_U0_ap_done : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_xfMat2axis_24_0_2160_3840_1_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_xfMat2axis_24_0_2160_3840_1_U0 is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__33_n_3\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__33_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__34_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__30_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__1_n_3\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^start_for_xfmat2axis_24_0_2160_3840_1_u0_full_n\ : STD_LOGIC;
  signal \^xfmat2axis_24_0_2160_3840_1_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__3\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__23\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__34\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__30\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__1\ : label is "soft_lutpair555";
begin
  start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n <= \^start_for_xfmat2axis_24_0_2160_3840_1_u0_full_n\;
  xfMat2axis_24_0_2160_3840_1_U0_ap_start <= \^xfmat2axis_24_0_2160_3840_1_u0_ap_start\;
\internal_empty_n_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^xfmat2axis_24_0_2160_3840_1_u0_ap_start\,
      I3 => xfMat2axis_24_0_2160_3840_1_U0_ap_done,
      I4 => internal_empty_n,
      O => \internal_empty_n_i_1__33_n_3\
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__33_n_3\,
      Q => \^xfmat2axis_24_0_2160_3840_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^start_for_xfmat2axis_24_0_2160_3840_1_u0_full_n\,
      I2 => ap_rst_n,
      I3 => xfMat2axis_24_0_2160_3840_1_U0_ap_done,
      I4 => \^xfmat2axis_24_0_2160_3840_1_u0_ap_start\,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__33_n_3\
    );
\internal_full_n_i_2__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__33_n_3\,
      Q => \^start_for_xfmat2axis_24_0_2160_3840_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__34_n_3\
    );
\mOutPtr[1]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__30_n_3\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__1_n_3\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF404040"
    )
        port map (
      I0 => start_once_reg,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_xfmat2axis_24_0_2160_3840_1_u0_full_n\,
      I3 => xfMat2axis_24_0_2160_3840_1_U0_ap_done,
      I4 => \^xfmat2axis_24_0_2160_3840_1_u0_ap_start\,
      O => \mOutPtr[3]_i_1__1_n_3\
    );
\mOutPtr[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__1_n_3\
    );
\mOutPtr[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => xfMat2axis_24_0_2160_3840_1_U0_ap_done,
      I1 => \^xfmat2axis_24_0_2160_3840_1_u0_ap_start\,
      I2 => start_once_reg,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \^start_for_xfmat2axis_24_0_2160_3840_1_u0_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_3\,
      D => \mOutPtr[0]_i_1__34_n_3\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_3\,
      D => \mOutPtr[1]_i_1__30_n_3\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_3\,
      D => \mOutPtr[2]_i_1__1_n_3\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__1_n_3\,
      D => \mOutPtr[3]_i_2__1_n_3\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 6 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_632_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    icmp_ln128_reg_673_pp0_iter5_reg : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    vr_reg_772 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln157_2_fu_553_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ret_14_fu_445_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1 is
begin
colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1_DSP48_1
     port map (
      B(16 downto 0) => B(16 downto 0),
      CO(0) => CO(0),
      P(6 downto 0) => P(6 downto 0),
      S(2 downto 0) => S(2 downto 0),
      add_ln157_2_fu_553_p2(11 downto 0) => add_ln157_2_fu_553_p2(11 downto 0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      grp_fu_632_ce => grp_fu_632_ce,
      icmp_ln128_reg_673_pp0_iter5_reg => icmp_ln128_reg_673_pp0_iter5_reg,
      p_reg_reg_0(0) => p_reg_reg(0),
      p_reg_reg_1(0) => p_reg_reg_0(0),
      ret_14_fu_445_p20_out(7 downto 0) => ret_14_fu_445_p20_out(7 downto 0),
      vr_reg_772 => vr_reg_772
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_axis2xfMat_24_9_2160_3840_1_s is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read : out STD_LOGIC;
    axis2xfMat_24_9_2160_3840_1_U0_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    \axi_data_V_reg_213_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    src_TVALID : in STD_LOGIC;
    imgInput_data_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    imgInput_rows_c_empty_n : in STD_LOGIC;
    imgInput_rows_c11_full_n : in STD_LOGIC;
    imgInput_cols_c12_full_n : in STD_LOGIC;
    imgInput_cols_c_empty_n : in STD_LOGIC;
    \i_reg_129_reg[0]_0\ : in STD_LOGIC;
    axis2xfMat_24_9_2160_3840_1_U0_ap_start : in STD_LOGIC;
    start_for_bgr2hsv_9_2160_3840_1_U0_full_n : in STD_LOGIC;
    start_once_reg_0 : in STD_LOGIC;
    internal_full_n_reg_2 : in STD_LOGIC;
    start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rows_reg_185_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    src_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_axis2xfMat_24_9_2160_3840_1_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_axis2xfMat_24_9_2160_3840_1_s is
  signal B_V_data_1_sel0 : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_10_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_11_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_13_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_14_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_15_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_16_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_17_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_18_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_19_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_20_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_22_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_23_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_24_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_25_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_26_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_27_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_28_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_29_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_30_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_31_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_32_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_33_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_34_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_35_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_36_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_37_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_12_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_12_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_12_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_12_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_21_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_21_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_21_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_21_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_3_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_3_n_6\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal axi_data_V_reg_2130 : STD_LOGIC;
  signal \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\ : STD_LOGIC;
  signal cols_reg_190 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_2_fu_151_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_2_reg_195 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_2_reg_195_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \i_2_reg_195_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \i_2_reg_195_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_2_reg_195_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_2_reg_195_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_2_reg_195_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_2_reg_195_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_2_reg_195_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_2_reg_195_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_2_reg_195_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal i_reg_129 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln83_reg_209 : STD_LOGIC;
  signal j_reg_140 : STD_LOGIC;
  signal \j_reg_140[0]_i_4_n_3\ : STD_LOGIC;
  signal j_reg_140_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_reg_140_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \j_reg_140_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \j_reg_140_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \j_reg_140_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \j_reg_140_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \j_reg_140_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \j_reg_140_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \j_reg_140_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \j_reg_140_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \j_reg_140_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_140_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_140_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_140_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_140_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_140_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \j_reg_140_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \j_reg_140_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \j_reg_140_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_140_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_140_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_140_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_140_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \j_reg_140_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_7 : STD_LOGIC;
  signal rows_reg_185 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal src_TDATA_int_regslice : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_3\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_2_reg_195_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_2_reg_195_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_j_reg_140_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair19";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_3\ : label is 11;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_2_reg_195_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_2_reg_195_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_2_reg_195_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__2\ : label is "soft_lutpair20";
  attribute ADDER_THRESHOLD of \j_reg_140_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_140_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_140_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__6\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__0\ : label is "soft_lutpair18";
begin
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  axis2xfMat_24_9_2160_3840_1_U0_img_cols_read <= \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[0]_0\,
      I3 => ap_CS_fsm_state1,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(26),
      I1 => rows_reg_185(27),
      O => \ap_CS_fsm[2]_i_10_n_3\
    );
\ap_CS_fsm[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(24),
      I1 => rows_reg_185(25),
      O => \ap_CS_fsm[2]_i_11_n_3\
    );
\ap_CS_fsm[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(23),
      I1 => rows_reg_185(22),
      O => \ap_CS_fsm[2]_i_13_n_3\
    );
\ap_CS_fsm[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(21),
      I1 => rows_reg_185(20),
      O => \ap_CS_fsm[2]_i_14_n_3\
    );
\ap_CS_fsm[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(19),
      I1 => rows_reg_185(18),
      O => \ap_CS_fsm[2]_i_15_n_3\
    );
\ap_CS_fsm[2]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(17),
      I1 => rows_reg_185(16),
      O => \ap_CS_fsm[2]_i_16_n_3\
    );
\ap_CS_fsm[2]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(22),
      I1 => rows_reg_185(23),
      O => \ap_CS_fsm[2]_i_17_n_3\
    );
\ap_CS_fsm[2]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(20),
      I1 => rows_reg_185(21),
      O => \ap_CS_fsm[2]_i_18_n_3\
    );
\ap_CS_fsm[2]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(18),
      I1 => rows_reg_185(19),
      O => \ap_CS_fsm[2]_i_19_n_3\
    );
\ap_CS_fsm[2]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(16),
      I1 => rows_reg_185(17),
      O => \ap_CS_fsm[2]_i_20_n_3\
    );
\ap_CS_fsm[2]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(15),
      I1 => rows_reg_185(14),
      O => \ap_CS_fsm[2]_i_22_n_3\
    );
\ap_CS_fsm[2]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(13),
      I1 => rows_reg_185(12),
      O => \ap_CS_fsm[2]_i_23_n_3\
    );
\ap_CS_fsm[2]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_185(11),
      I1 => i_reg_129(11),
      I2 => rows_reg_185(10),
      I3 => i_reg_129(10),
      O => \ap_CS_fsm[2]_i_24_n_3\
    );
\ap_CS_fsm[2]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_185(9),
      I1 => i_reg_129(9),
      I2 => rows_reg_185(8),
      I3 => i_reg_129(8),
      O => \ap_CS_fsm[2]_i_25_n_3\
    );
\ap_CS_fsm[2]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(14),
      I1 => rows_reg_185(15),
      O => \ap_CS_fsm[2]_i_26_n_3\
    );
\ap_CS_fsm[2]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(12),
      I1 => rows_reg_185(13),
      O => \ap_CS_fsm[2]_i_27_n_3\
    );
\ap_CS_fsm[2]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_129(11),
      I1 => rows_reg_185(11),
      I2 => i_reg_129(10),
      I3 => rows_reg_185(10),
      O => \ap_CS_fsm[2]_i_28_n_3\
    );
\ap_CS_fsm[2]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_129(9),
      I1 => rows_reg_185(9),
      I2 => i_reg_129(8),
      I3 => rows_reg_185(8),
      O => \ap_CS_fsm[2]_i_29_n_3\
    );
\ap_CS_fsm[2]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_185(7),
      I1 => i_reg_129(7),
      I2 => rows_reg_185(6),
      I3 => i_reg_129(6),
      O => \ap_CS_fsm[2]_i_30_n_3\
    );
\ap_CS_fsm[2]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_185(5),
      I1 => i_reg_129(5),
      I2 => rows_reg_185(4),
      I3 => i_reg_129(4),
      O => \ap_CS_fsm[2]_i_31_n_3\
    );
\ap_CS_fsm[2]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_185(3),
      I1 => i_reg_129(3),
      I2 => rows_reg_185(2),
      I3 => i_reg_129(2),
      O => \ap_CS_fsm[2]_i_32_n_3\
    );
\ap_CS_fsm[2]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_185(1),
      I1 => i_reg_129(1),
      I2 => rows_reg_185(0),
      I3 => i_reg_129(0),
      O => \ap_CS_fsm[2]_i_33_n_3\
    );
\ap_CS_fsm[2]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_129(7),
      I1 => rows_reg_185(7),
      I2 => i_reg_129(6),
      I3 => rows_reg_185(6),
      O => \ap_CS_fsm[2]_i_34_n_3\
    );
\ap_CS_fsm[2]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_129(5),
      I1 => rows_reg_185(5),
      I2 => i_reg_129(4),
      I3 => rows_reg_185(4),
      O => \ap_CS_fsm[2]_i_35_n_3\
    );
\ap_CS_fsm[2]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_129(3),
      I1 => rows_reg_185(3),
      I2 => i_reg_129(2),
      I3 => rows_reg_185(2),
      O => \ap_CS_fsm[2]_i_36_n_3\
    );
\ap_CS_fsm[2]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_129(1),
      I1 => rows_reg_185(1),
      I2 => i_reg_129(0),
      I3 => rows_reg_185(0),
      O => \ap_CS_fsm[2]_i_37_n_3\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rows_reg_185(30),
      I1 => rows_reg_185(31),
      O => \ap_CS_fsm[2]_i_4_n_3\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(29),
      I1 => rows_reg_185(28),
      O => \ap_CS_fsm[2]_i_5_n_3\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(27),
      I1 => rows_reg_185(26),
      O => \ap_CS_fsm[2]_i_6_n_3\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(25),
      I1 => rows_reg_185(24),
      O => \ap_CS_fsm[2]_i_7_n_3\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(30),
      I1 => rows_reg_185(31),
      O => \ap_CS_fsm[2]_i_8_n_3\
    );
\ap_CS_fsm[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(28),
      I1 => rows_reg_185(29),
      O => \ap_CS_fsm[2]_i_9_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_21_n_3\,
      CO(3) => \ap_CS_fsm_reg[2]_i_12_n_3\,
      CO(2) => \ap_CS_fsm_reg[2]_i_12_n_4\,
      CO(1) => \ap_CS_fsm_reg[2]_i_12_n_5\,
      CO(0) => \ap_CS_fsm_reg[2]_i_12_n_6\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_22_n_3\,
      DI(2) => \ap_CS_fsm[2]_i_23_n_3\,
      DI(1) => \ap_CS_fsm[2]_i_24_n_3\,
      DI(0) => \ap_CS_fsm[2]_i_25_n_3\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_26_n_3\,
      S(2) => \ap_CS_fsm[2]_i_27_n_3\,
      S(1) => \ap_CS_fsm[2]_i_28_n_3\,
      S(0) => \ap_CS_fsm[2]_i_29_n_3\
    );
\ap_CS_fsm_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_3_n_3\,
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_2_n_4\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2_n_5\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_4_n_3\,
      DI(2) => \ap_CS_fsm[2]_i_5_n_3\,
      DI(1) => \ap_CS_fsm[2]_i_6_n_3\,
      DI(0) => \ap_CS_fsm[2]_i_7_n_3\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_8_n_3\,
      S(2) => \ap_CS_fsm[2]_i_9_n_3\,
      S(1) => \ap_CS_fsm[2]_i_10_n_3\,
      S(0) => \ap_CS_fsm[2]_i_11_n_3\
    );
\ap_CS_fsm_reg[2]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[2]_i_21_n_3\,
      CO(2) => \ap_CS_fsm_reg[2]_i_21_n_4\,
      CO(1) => \ap_CS_fsm_reg[2]_i_21_n_5\,
      CO(0) => \ap_CS_fsm_reg[2]_i_21_n_6\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_30_n_3\,
      DI(2) => \ap_CS_fsm[2]_i_31_n_3\,
      DI(1) => \ap_CS_fsm[2]_i_32_n_3\,
      DI(0) => \ap_CS_fsm[2]_i_33_n_3\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_34_n_3\,
      S(2) => \ap_CS_fsm[2]_i_35_n_3\,
      S(1) => \ap_CS_fsm[2]_i_36_n_3\,
      S(0) => \ap_CS_fsm[2]_i_37_n_3\
    );
\ap_CS_fsm_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_12_n_3\,
      CO(3) => \ap_CS_fsm_reg[2]_i_3_n_3\,
      CO(2) => \ap_CS_fsm_reg[2]_i_3_n_4\,
      CO(1) => \ap_CS_fsm_reg[2]_i_3_n_5\,
      CO(0) => \ap_CS_fsm_reg[2]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_13_n_3\,
      DI(2) => \ap_CS_fsm[2]_i_14_n_3\,
      DI(1) => \ap_CS_fsm[2]_i_15_n_3\,
      DI(0) => \ap_CS_fsm[2]_i_16_n_3\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_17_n_3\,
      S(2) => \ap_CS_fsm[2]_i_18_n_3\,
      S(1) => \ap_CS_fsm[2]_i_19_n_3\,
      S(0) => \ap_CS_fsm[2]_i_20_n_3\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_7,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      O => ap_enable_reg_pp0_iter00
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
\axi_data_V_reg_213_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(0),
      Q => \axi_data_V_reg_213_reg[23]_0\(0),
      R => '0'
    );
\axi_data_V_reg_213_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(10),
      Q => \axi_data_V_reg_213_reg[23]_0\(10),
      R => '0'
    );
\axi_data_V_reg_213_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(11),
      Q => \axi_data_V_reg_213_reg[23]_0\(11),
      R => '0'
    );
\axi_data_V_reg_213_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(12),
      Q => \axi_data_V_reg_213_reg[23]_0\(12),
      R => '0'
    );
\axi_data_V_reg_213_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(13),
      Q => \axi_data_V_reg_213_reg[23]_0\(13),
      R => '0'
    );
\axi_data_V_reg_213_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(14),
      Q => \axi_data_V_reg_213_reg[23]_0\(14),
      R => '0'
    );
\axi_data_V_reg_213_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(15),
      Q => \axi_data_V_reg_213_reg[23]_0\(15),
      R => '0'
    );
\axi_data_V_reg_213_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(16),
      Q => \axi_data_V_reg_213_reg[23]_0\(16),
      R => '0'
    );
\axi_data_V_reg_213_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(17),
      Q => \axi_data_V_reg_213_reg[23]_0\(17),
      R => '0'
    );
\axi_data_V_reg_213_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(18),
      Q => \axi_data_V_reg_213_reg[23]_0\(18),
      R => '0'
    );
\axi_data_V_reg_213_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(19),
      Q => \axi_data_V_reg_213_reg[23]_0\(19),
      R => '0'
    );
\axi_data_V_reg_213_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(1),
      Q => \axi_data_V_reg_213_reg[23]_0\(1),
      R => '0'
    );
\axi_data_V_reg_213_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(20),
      Q => \axi_data_V_reg_213_reg[23]_0\(20),
      R => '0'
    );
\axi_data_V_reg_213_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(21),
      Q => \axi_data_V_reg_213_reg[23]_0\(21),
      R => '0'
    );
\axi_data_V_reg_213_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(22),
      Q => \axi_data_V_reg_213_reg[23]_0\(22),
      R => '0'
    );
\axi_data_V_reg_213_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(23),
      Q => \axi_data_V_reg_213_reg[23]_0\(23),
      R => '0'
    );
\axi_data_V_reg_213_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(2),
      Q => \axi_data_V_reg_213_reg[23]_0\(2),
      R => '0'
    );
\axi_data_V_reg_213_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(3),
      Q => \axi_data_V_reg_213_reg[23]_0\(3),
      R => '0'
    );
\axi_data_V_reg_213_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(4),
      Q => \axi_data_V_reg_213_reg[23]_0\(4),
      R => '0'
    );
\axi_data_V_reg_213_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(5),
      Q => \axi_data_V_reg_213_reg[23]_0\(5),
      R => '0'
    );
\axi_data_V_reg_213_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(6),
      Q => \axi_data_V_reg_213_reg[23]_0\(6),
      R => '0'
    );
\axi_data_V_reg_213_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(7),
      Q => \axi_data_V_reg_213_reg[23]_0\(7),
      R => '0'
    );
\axi_data_V_reg_213_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(8),
      Q => \axi_data_V_reg_213_reg[23]_0\(8),
      R => '0'
    );
\axi_data_V_reg_213_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(9),
      Q => \axi_data_V_reg_213_reg[23]_0\(9),
      R => '0'
    );
\cols_reg_190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(0),
      Q => cols_reg_190(0),
      R => '0'
    );
\cols_reg_190_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(10),
      Q => cols_reg_190(10),
      R => '0'
    );
\cols_reg_190_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(11),
      Q => cols_reg_190(11),
      R => '0'
    );
\cols_reg_190_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(12),
      Q => cols_reg_190(12),
      R => '0'
    );
\cols_reg_190_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(13),
      Q => cols_reg_190(13),
      R => '0'
    );
\cols_reg_190_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(14),
      Q => cols_reg_190(14),
      R => '0'
    );
\cols_reg_190_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(15),
      Q => cols_reg_190(15),
      R => '0'
    );
\cols_reg_190_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(16),
      Q => cols_reg_190(16),
      R => '0'
    );
\cols_reg_190_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(17),
      Q => cols_reg_190(17),
      R => '0'
    );
\cols_reg_190_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(18),
      Q => cols_reg_190(18),
      R => '0'
    );
\cols_reg_190_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(19),
      Q => cols_reg_190(19),
      R => '0'
    );
\cols_reg_190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(1),
      Q => cols_reg_190(1),
      R => '0'
    );
\cols_reg_190_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(20),
      Q => cols_reg_190(20),
      R => '0'
    );
\cols_reg_190_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(21),
      Q => cols_reg_190(21),
      R => '0'
    );
\cols_reg_190_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(22),
      Q => cols_reg_190(22),
      R => '0'
    );
\cols_reg_190_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(23),
      Q => cols_reg_190(23),
      R => '0'
    );
\cols_reg_190_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(24),
      Q => cols_reg_190(24),
      R => '0'
    );
\cols_reg_190_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(25),
      Q => cols_reg_190(25),
      R => '0'
    );
\cols_reg_190_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(26),
      Q => cols_reg_190(26),
      R => '0'
    );
\cols_reg_190_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(27),
      Q => cols_reg_190(27),
      R => '0'
    );
\cols_reg_190_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(28),
      Q => cols_reg_190(28),
      R => '0'
    );
\cols_reg_190_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(29),
      Q => cols_reg_190(29),
      R => '0'
    );
\cols_reg_190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(2),
      Q => cols_reg_190(2),
      R => '0'
    );
\cols_reg_190_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(30),
      Q => cols_reg_190(30),
      R => '0'
    );
\cols_reg_190_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(31),
      Q => cols_reg_190(31),
      R => '0'
    );
\cols_reg_190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(3),
      Q => cols_reg_190(3),
      R => '0'
    );
\cols_reg_190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(4),
      Q => cols_reg_190(4),
      R => '0'
    );
\cols_reg_190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(5),
      Q => cols_reg_190(5),
      R => '0'
    );
\cols_reg_190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(6),
      Q => cols_reg_190(6),
      R => '0'
    );
\cols_reg_190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(7),
      Q => cols_reg_190(7),
      R => '0'
    );
\cols_reg_190_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(8),
      Q => cols_reg_190(8),
      R => '0'
    );
\cols_reg_190_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => D(9),
      Q => cols_reg_190(9),
      R => '0'
    );
\i_2_reg_195[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg_129(0),
      O => i_2_fu_151_p2(0)
    );
\i_2_reg_195_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_151_p2(0),
      Q => i_2_reg_195(0),
      R => '0'
    );
\i_2_reg_195_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_151_p2(10),
      Q => i_2_reg_195(10),
      R => '0'
    );
\i_2_reg_195_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_151_p2(11),
      Q => i_2_reg_195(11),
      R => '0'
    );
\i_2_reg_195_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_2_reg_195_reg[8]_i_1_n_3\,
      CO(3 downto 2) => \NLW_i_2_reg_195_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_2_reg_195_reg[11]_i_1_n_5\,
      CO(0) => \i_2_reg_195_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_2_reg_195_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => i_2_fu_151_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => i_reg_129(11 downto 9)
    );
\i_2_reg_195_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_151_p2(1),
      Q => i_2_reg_195(1),
      R => '0'
    );
\i_2_reg_195_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_151_p2(2),
      Q => i_2_reg_195(2),
      R => '0'
    );
\i_2_reg_195_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_151_p2(3),
      Q => i_2_reg_195(3),
      R => '0'
    );
\i_2_reg_195_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_151_p2(4),
      Q => i_2_reg_195(4),
      R => '0'
    );
\i_2_reg_195_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_2_reg_195_reg[4]_i_1_n_3\,
      CO(2) => \i_2_reg_195_reg[4]_i_1_n_4\,
      CO(1) => \i_2_reg_195_reg[4]_i_1_n_5\,
      CO(0) => \i_2_reg_195_reg[4]_i_1_n_6\,
      CYINIT => i_reg_129(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_151_p2(4 downto 1),
      S(3 downto 0) => i_reg_129(4 downto 1)
    );
\i_2_reg_195_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_151_p2(5),
      Q => i_2_reg_195(5),
      R => '0'
    );
\i_2_reg_195_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_151_p2(6),
      Q => i_2_reg_195(6),
      R => '0'
    );
\i_2_reg_195_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_151_p2(7),
      Q => i_2_reg_195(7),
      R => '0'
    );
\i_2_reg_195_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_151_p2(8),
      Q => i_2_reg_195(8),
      R => '0'
    );
\i_2_reg_195_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_2_reg_195_reg[4]_i_1_n_3\,
      CO(3) => \i_2_reg_195_reg[8]_i_1_n_3\,
      CO(2) => \i_2_reg_195_reg[8]_i_1_n_4\,
      CO(1) => \i_2_reg_195_reg[8]_i_1_n_5\,
      CO(0) => \i_2_reg_195_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_151_p2(8 downto 5),
      S(3 downto 0) => i_reg_129(8 downto 5)
    );
\i_2_reg_195_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_2_fu_151_p2(9),
      Q => i_2_reg_195(9),
      R => '0'
    );
\i_reg_129[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => ap_CS_fsm_state1,
      I1 => imgInput_rows_c_empty_n,
      I2 => imgInput_rows_c11_full_n,
      I3 => imgInput_cols_c12_full_n,
      I4 => imgInput_cols_c_empty_n,
      I5 => \i_reg_129_reg[0]_0\,
      O => \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_129_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(0),
      Q => i_reg_129(0),
      R => \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_129_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(10),
      Q => i_reg_129(10),
      R => \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_129_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(11),
      Q => i_reg_129(11),
      R => \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_129_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(1),
      Q => i_reg_129(1),
      R => \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_129_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(2),
      Q => i_reg_129(2),
      R => \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_129_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(3),
      Q => i_reg_129(3),
      R => \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_129_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(4),
      Q => i_reg_129(4),
      R => \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_129_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(5),
      Q => i_reg_129(5),
      R => \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_129_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(6),
      Q => i_reg_129(6),
      R => \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_129_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(7),
      Q => i_reg_129(7),
      R => \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_129_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(8),
      Q => i_reg_129(8),
      R => \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_129_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(9),
      Q => i_reg_129(9),
      R => \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\
    );
\icmp_ln83_reg_209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_11,
      Q => icmp_ln83_reg_209,
      R => '0'
    );
int_ap_idle_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAFFFF"
    )
        port map (
      I0 => internal_full_n_reg_2,
      I1 => start_for_bgr2hsv_9_2160_3840_1_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      I4 => ap_CS_fsm_state1,
      O => internal_full_n_reg_1
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\,
      I1 => imgInput_rows_c11_full_n,
      O => internal_full_n_reg
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^axis2xfmat_24_9_2160_3840_1_u0_img_cols_read\,
      I1 => imgInput_cols_c12_full_n,
      O => internal_full_n_reg_0
    );
\internal_full_n_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404040404040"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      I2 => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      I3 => start_once_reg_0,
      I4 => internal_full_n_reg_2,
      I5 => start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
      O => mOutPtr110_out
    );
\j_reg_140[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_140_reg(0),
      O => \j_reg_140[0]_i_4_n_3\
    );
\j_reg_140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[0]_i_3_n_10\,
      Q => j_reg_140_reg(0),
      R => j_reg_140
    );
\j_reg_140_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_reg_140_reg[0]_i_3_n_3\,
      CO(2) => \j_reg_140_reg[0]_i_3_n_4\,
      CO(1) => \j_reg_140_reg[0]_i_3_n_5\,
      CO(0) => \j_reg_140_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \j_reg_140_reg[0]_i_3_n_7\,
      O(2) => \j_reg_140_reg[0]_i_3_n_8\,
      O(1) => \j_reg_140_reg[0]_i_3_n_9\,
      O(0) => \j_reg_140_reg[0]_i_3_n_10\,
      S(3 downto 1) => j_reg_140_reg(3 downto 1),
      S(0) => \j_reg_140[0]_i_4_n_3\
    );
\j_reg_140_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[8]_i_1_n_8\,
      Q => j_reg_140_reg(10),
      R => j_reg_140
    );
\j_reg_140_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[8]_i_1_n_7\,
      Q => j_reg_140_reg(11),
      R => j_reg_140
    );
\j_reg_140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[0]_i_3_n_9\,
      Q => j_reg_140_reg(1),
      R => j_reg_140
    );
\j_reg_140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[0]_i_3_n_8\,
      Q => j_reg_140_reg(2),
      R => j_reg_140
    );
\j_reg_140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[0]_i_3_n_7\,
      Q => j_reg_140_reg(3),
      R => j_reg_140
    );
\j_reg_140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[4]_i_1_n_10\,
      Q => j_reg_140_reg(4),
      R => j_reg_140
    );
\j_reg_140_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_140_reg[0]_i_3_n_3\,
      CO(3) => \j_reg_140_reg[4]_i_1_n_3\,
      CO(2) => \j_reg_140_reg[4]_i_1_n_4\,
      CO(1) => \j_reg_140_reg[4]_i_1_n_5\,
      CO(0) => \j_reg_140_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_140_reg[4]_i_1_n_7\,
      O(2) => \j_reg_140_reg[4]_i_1_n_8\,
      O(1) => \j_reg_140_reg[4]_i_1_n_9\,
      O(0) => \j_reg_140_reg[4]_i_1_n_10\,
      S(3 downto 0) => j_reg_140_reg(7 downto 4)
    );
\j_reg_140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[4]_i_1_n_9\,
      Q => j_reg_140_reg(5),
      R => j_reg_140
    );
\j_reg_140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[4]_i_1_n_8\,
      Q => j_reg_140_reg(6),
      R => j_reg_140
    );
\j_reg_140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[4]_i_1_n_7\,
      Q => j_reg_140_reg(7),
      R => j_reg_140
    );
\j_reg_140_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[8]_i_1_n_10\,
      Q => j_reg_140_reg(8),
      R => j_reg_140
    );
\j_reg_140_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_140_reg[4]_i_1_n_3\,
      CO(3) => \NLW_j_reg_140_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \j_reg_140_reg[8]_i_1_n_4\,
      CO(1) => \j_reg_140_reg[8]_i_1_n_5\,
      CO(0) => \j_reg_140_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_140_reg[8]_i_1_n_7\,
      O(2) => \j_reg_140_reg[8]_i_1_n_8\,
      O(1) => \j_reg_140_reg[8]_i_1_n_9\,
      O(0) => \j_reg_140_reg[8]_i_1_n_10\,
      S(3 downto 0) => j_reg_140_reg(11 downto 8)
    );
\j_reg_140_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[8]_i_1_n_9\,
      Q => j_reg_140_reg(9),
      R => j_reg_140
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      O => axis2xfMat_24_9_2160_3840_1_U0_ap_ready
    );
\mOutPtr[1]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      I2 => start_for_bgr2hsv_9_2160_3840_1_U0_full_n,
      O => start_once_reg_reg_0
    );
regslice_both_AXI_video_strm_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both_56
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => src_TDATA_int_regslice(23 downto 0),
      B_V_data_1_sel0 => B_V_data_1_sel0,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      CO(0) => \^co\(0),
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      E(0) => axi_data_V_reg_2130,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => \^q\(0),
      \ap_CS_fsm_reg[1]\ => regslice_both_AXI_video_strm_V_data_V_U_n_7,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[3]_i_3_0\(31 downto 0) => cols_reg_190(31 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter00 => ap_enable_reg_pp0_iter00,
      ap_enable_reg_pp0_iter1_reg => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln83_reg_209 => icmp_ln83_reg_209,
      \icmp_ln83_reg_209_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_11,
      imgInput_data_full_n => imgInput_data_full_n,
      internal_full_n_reg(0) => E(0),
      j_reg_140 => j_reg_140,
      \out\(11 downto 0) => j_reg_140_reg(11 downto 0),
      src_TDATA(23 downto 0) => src_TDATA(23 downto 0),
      src_TVALID => src_TVALID
    );
\rows_reg_185_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(0),
      Q => rows_reg_185(0),
      R => '0'
    );
\rows_reg_185_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(10),
      Q => rows_reg_185(10),
      R => '0'
    );
\rows_reg_185_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(11),
      Q => rows_reg_185(11),
      R => '0'
    );
\rows_reg_185_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(12),
      Q => rows_reg_185(12),
      R => '0'
    );
\rows_reg_185_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(13),
      Q => rows_reg_185(13),
      R => '0'
    );
\rows_reg_185_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(14),
      Q => rows_reg_185(14),
      R => '0'
    );
\rows_reg_185_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(15),
      Q => rows_reg_185(15),
      R => '0'
    );
\rows_reg_185_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(16),
      Q => rows_reg_185(16),
      R => '0'
    );
\rows_reg_185_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(17),
      Q => rows_reg_185(17),
      R => '0'
    );
\rows_reg_185_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(18),
      Q => rows_reg_185(18),
      R => '0'
    );
\rows_reg_185_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(19),
      Q => rows_reg_185(19),
      R => '0'
    );
\rows_reg_185_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(1),
      Q => rows_reg_185(1),
      R => '0'
    );
\rows_reg_185_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(20),
      Q => rows_reg_185(20),
      R => '0'
    );
\rows_reg_185_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(21),
      Q => rows_reg_185(21),
      R => '0'
    );
\rows_reg_185_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(22),
      Q => rows_reg_185(22),
      R => '0'
    );
\rows_reg_185_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(23),
      Q => rows_reg_185(23),
      R => '0'
    );
\rows_reg_185_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(24),
      Q => rows_reg_185(24),
      R => '0'
    );
\rows_reg_185_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(25),
      Q => rows_reg_185(25),
      R => '0'
    );
\rows_reg_185_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(26),
      Q => rows_reg_185(26),
      R => '0'
    );
\rows_reg_185_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(27),
      Q => rows_reg_185(27),
      R => '0'
    );
\rows_reg_185_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(28),
      Q => rows_reg_185(28),
      R => '0'
    );
\rows_reg_185_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(29),
      Q => rows_reg_185(29),
      R => '0'
    );
\rows_reg_185_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(2),
      Q => rows_reg_185(2),
      R => '0'
    );
\rows_reg_185_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(30),
      Q => rows_reg_185(30),
      R => '0'
    );
\rows_reg_185_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(31),
      Q => rows_reg_185(31),
      R => '0'
    );
\rows_reg_185_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(3),
      Q => rows_reg_185(3),
      R => '0'
    );
\rows_reg_185_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(4),
      Q => rows_reg_185(4),
      R => '0'
    );
\rows_reg_185_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(5),
      Q => rows_reg_185(5),
      R => '0'
    );
\rows_reg_185_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(6),
      Q => rows_reg_185(6),
      R => '0'
    );
\rows_reg_185_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(7),
      Q => rows_reg_185(7),
      R => '0'
    );
\rows_reg_185_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(8),
      Q => rows_reg_185(8),
      R => '0'
    );
\rows_reg_185_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_185_reg[31]_0\(9),
      Q => rows_reg_185(9),
      R => '0'
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB0BB00"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      I2 => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      I3 => \^start_once_reg\,
      I4 => start_for_bgr2hsv_9_2160_3840_1_U0_full_n,
      O => \start_once_reg_i_1__0_n_3\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_3\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb is
  port (
    A : out STD_LOGIC_VECTOR ( 19 downto 0 );
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0 : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_0\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[3]\ : out STD_LOGIC;
    \q0_reg[11]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[10]\ : in STD_LOGIC;
    \q0_reg[9]\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[6]\ : in STD_LOGIC;
    \q0_reg[5]\ : in STD_LOGIC;
    \q0_reg[4]\ : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC;
    \q0_reg[1]\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[13]\ : in STD_LOGIC;
    \q0_reg[18]\ : in STD_LOGIC;
    \q0_reg[17]\ : in STD_LOGIC;
    \q0_reg[16]\ : in STD_LOGIC;
    \q0_reg[14]\ : in STD_LOGIC;
    \q0_reg[13]_0\ : in STD_LOGIC;
    \q0_reg[12]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb is
begin
colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb_rom
     port map (
      A(19 downto 0) => A(19 downto 0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_enable_reg_pp0_iter5_reg => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[10]_0\ => \q0_reg[10]\,
      \q0_reg[11]_0\ => \q0_reg[11]\,
      \q0_reg[12]_0\ => \q0_reg[12]\,
      \q0_reg[13]_0\ => \q0_reg[13]\,
      \q0_reg[13]_1\ => \q0_reg[13]_0\,
      \q0_reg[14]_0\ => \q0_reg[14]\,
      \q0_reg[16]_0\ => \q0_reg[16]\,
      \q0_reg[17]_0\ => \q0_reg[17]\,
      \q0_reg[18]_0\ => \q0_reg[18]\,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[2]_0\ => \q0_reg[2]\,
      \q0_reg[3]_0\ => \q0_reg[3]\,
      \q0_reg[4]_0\ => \q0_reg[4]\,
      \q0_reg[5]_0\ => \q0_reg[5]\,
      \q0_reg[6]_0\ => \q0_reg[6]\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[8]_0\ => \q0_reg[8]\,
      \q0_reg[9]_0\ => \q0_reg[9]\,
      void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(6 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(6 downto 0),
      \zext_ln123_1_reg_730_reg[3]\ => \zext_ln123_1_reg_730_reg[3]\,
      \zext_ln123_1_reg_730_reg[7]\ => \zext_ln123_1_reg_730_reg[7]\,
      \zext_ln123_1_reg_730_reg[7]_0\ => \zext_ln123_1_reg_730_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud is
  port (
    B : out STD_LOGIC_VECTOR ( 16 downto 0 );
    q1_reg : out STD_LOGIC;
    q1_reg_0 : out STD_LOGIC;
    q1_reg_1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[6]\ : in STD_LOGIC;
    \q0_reg[5]\ : in STD_LOGIC;
    \q0_reg[4]\ : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC;
    \q0_reg[1]\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[10]\ : in STD_LOGIC;
    \q0_reg[15]\ : in STD_LOGIC;
    \q0_reg[14]\ : in STD_LOGIC;
    \q0_reg[13]\ : in STD_LOGIC;
    \q0_reg[11]\ : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    \q0_reg[12]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud is
begin
colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud_rom
     port map (
      B(16 downto 0) => B(16 downto 0),
      DI(0) => DI(0),
      Q(0) => Q(0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      p_reg_reg(0) => p_reg_reg(0),
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[10]_0\ => \q0_reg[10]\,
      \q0_reg[10]_1\ => \q0_reg[10]_0\,
      \q0_reg[11]_0\ => \q0_reg[11]\,
      \q0_reg[12]_0\(6 downto 0) => \q0_reg[12]\(6 downto 0),
      \q0_reg[13]_0\ => \q0_reg[13]\,
      \q0_reg[14]_0\ => \q0_reg[14]\,
      \q0_reg[15]_0\ => \q0_reg[15]\,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[2]_0\ => \q0_reg[2]\,
      \q0_reg[3]_0\ => \q0_reg[3]\,
      \q0_reg[4]_0\ => \q0_reg[4]\,
      \q0_reg[5]_0\ => \q0_reg[5]\,
      \q0_reg[6]_0\ => \q0_reg[6]\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[8]_0\ => \q0_reg[8]\,
      \q0_reg[9]_0\ => \q0_reg[9]\,
      q1_reg => q1_reg,
      q1_reg_0 => q1_reg_0,
      q1_reg_1 => q1_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv is
  port (
    I650 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp0_stage0_11001 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln123_1_reg_730_reg[7]\ : out STD_LOGIC;
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln123_1_reg_730_reg[7]_0\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_1\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_2\ : out STD_LOGIC;
    \p_reg_reg_i_1__0\ : out STD_LOGIC;
    q1_reg : out STD_LOGIC;
    q1_reg_0 : out STD_LOGIC;
    q1_reg_1 : out STD_LOGIC;
    O411 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \b_V_reg_677_pp0_iter4_reg_reg[5]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[12]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter5_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter6_reg : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_3\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_4\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_5\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_6\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_7\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_8\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_9\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_10\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_11\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_12\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_13\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_14\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_15\ : out STD_LOGIC;
    \q0_reg[0]_i_3__0\ : out STD_LOGIC;
    \q0_reg[1]_i_3__0\ : out STD_LOGIC;
    \q0_reg[2]_i_3__0\ : out STD_LOGIC;
    \q0_reg[3]_i_3__0\ : out STD_LOGIC;
    \q0_reg[4]_i_3__0\ : out STD_LOGIC;
    \q0_reg[5]_i_3__0\ : out STD_LOGIC;
    \q0_reg[6]_i_3__0\ : out STD_LOGIC;
    \q0_reg[7]_i_3__0\ : out STD_LOGIC;
    \q0_reg[8]_i_4\ : out STD_LOGIC;
    \q0_reg[9]_i_4\ : out STD_LOGIC;
    \q0[10]_i_3\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    icmp_ln128_reg_673_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    icmp_ln128_reg_673_pp0_iter4_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    q1_reg_2 : in STD_LOGIC;
    imgInput_data_empty_n : in STD_LOGIC;
    q1_reg_3 : in STD_LOGIC;
    rgb2hsv_data_full_n : in STD_LOGIC;
    q1_reg_4 : in STD_LOGIC;
    icmp_ln128_reg_673_pp0_iter9_reg : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q2_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q2_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vmin_V_reg_745_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vg_reg_778_reg[0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \add_ln213_1_reg_766_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln213_1_reg_766_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_0\ : in STD_LOGIC;
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[10]\ : in STD_LOGIC;
    \q0_reg[11]\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[9]\ : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv is
begin
colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom
     port map (
      A(0) => A(0),
      D(7 downto 0) => D(7 downto 0),
      DI(0) => DI(0),
      I650(7 downto 0) => I650(7 downto 0),
      O(3 downto 0) => B(3 downto 0),
      O411(8 downto 0) => O411(8 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \add_ln213_1_reg_766_reg[7]\(7 downto 0) => \add_ln213_1_reg_766_reg[7]\(7 downto 0),
      \add_ln213_1_reg_766_reg[7]_0\(7 downto 0) => \add_ln213_1_reg_766_reg[7]_0\(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_block_pp0_stage0_11001,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_enable_reg_pp0_iter5_reg => ap_enable_reg_pp0_iter5_reg,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      ap_enable_reg_pp0_iter6_reg => ap_enable_reg_pp0_iter6_reg,
      \b_V_reg_677_pp0_iter4_reg_reg[5]\(7 downto 0) => \b_V_reg_677_pp0_iter4_reg_reg[5]\(7 downto 0),
      icmp_ln128_reg_673_pp0_iter2_reg => icmp_ln128_reg_673_pp0_iter2_reg,
      icmp_ln128_reg_673_pp0_iter4_reg => icmp_ln128_reg_673_pp0_iter4_reg,
      icmp_ln128_reg_673_pp0_iter9_reg => icmp_ln128_reg_673_pp0_iter9_reg,
      imgInput_data_empty_n => imgInput_data_empty_n,
      p_reg_reg(7 downto 0) => p_reg_reg(7 downto 0),
      \p_reg_reg_i_1__0_0\ => \p_reg_reg_i_1__0\,
      \q0[10]_i_3\ => \q0[10]_i_3\,
      \q0_reg[0]_i_3__0_0\ => \q0_reg[0]_i_3__0\,
      \q0_reg[10]\ => \q0_reg[10]\,
      \q0_reg[10]_0\ => \q0_reg[10]_0\,
      \q0_reg[11]\ => \q0_reg[11]\,
      \q0_reg[12]\ => \q0_reg[12]\,
      \q0_reg[12]_0\ => \q0_reg[12]_0\,
      \q0_reg[1]_i_3__0_0\ => \q0_reg[1]_i_3__0\,
      \q0_reg[2]_i_3__0_0\ => \q0_reg[2]_i_3__0\,
      \q0_reg[3]_i_3__0_0\ => \q0_reg[3]_i_3__0\,
      \q0_reg[4]_i_3__0_0\ => \q0_reg[4]_i_3__0\,
      \q0_reg[5]_i_3__0_0\ => \q0_reg[5]_i_3__0\,
      \q0_reg[6]_i_3__0_0\ => \q0_reg[6]_i_3__0\,
      \q0_reg[7]_i_3__0_0\ => \q0_reg[7]_i_3__0\,
      \q0_reg[8]\ => \q0_reg[8]\,
      \q0_reg[8]_i_4_0\ => \q0_reg[8]_i_4\,
      \q0_reg[9]\ => \q0_reg[9]\,
      \q0_reg[9]_i_4_0\ => \q0_reg[9]_i_4\,
      q1_reg_0(3 downto 0) => B(7 downto 4),
      q1_reg_1 => q1_reg,
      q1_reg_2 => q1_reg_0,
      q1_reg_3 => q1_reg_1,
      q1_reg_4 => q1_reg_2,
      q1_reg_5 => q1_reg_3,
      q1_reg_6 => q1_reg_4,
      q1_reg_7(7 downto 0) => q1_reg_5(7 downto 0),
      q2_reg_0(7 downto 0) => q2_reg(7 downto 0),
      q2_reg_1(7 downto 0) => q2_reg_0(7 downto 0),
      rgb2hsv_data_full_n => rgb2hsv_data_full_n,
      \vg_reg_778_reg[0]\(8 downto 0) => \vg_reg_778_reg[0]\(8 downto 0),
      \vmin_V_reg_745_reg[7]\(7 downto 0) => \vmin_V_reg_745_reg[7]\(7 downto 0),
      void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0,
      \zext_ln123_1_reg_730_reg[3]\(3 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(3 downto 0),
      \zext_ln123_1_reg_730_reg[7]\ => \zext_ln123_1_reg_730_reg[7]\,
      \zext_ln123_1_reg_730_reg[7]_0\(3 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(7 downto 4),
      \zext_ln123_1_reg_730_reg[7]_1\ => \zext_ln123_1_reg_730_reg[7]_0\,
      \zext_ln123_1_reg_730_reg[7]_10\ => \zext_ln123_1_reg_730_reg[7]_9\,
      \zext_ln123_1_reg_730_reg[7]_11\ => \zext_ln123_1_reg_730_reg[7]_10\,
      \zext_ln123_1_reg_730_reg[7]_12\ => \zext_ln123_1_reg_730_reg[7]_11\,
      \zext_ln123_1_reg_730_reg[7]_13\ => \zext_ln123_1_reg_730_reg[7]_12\,
      \zext_ln123_1_reg_730_reg[7]_14\ => \zext_ln123_1_reg_730_reg[7]_13\,
      \zext_ln123_1_reg_730_reg[7]_15\ => \zext_ln123_1_reg_730_reg[7]_14\,
      \zext_ln123_1_reg_730_reg[7]_16\ => \zext_ln123_1_reg_730_reg[7]_15\,
      \zext_ln123_1_reg_730_reg[7]_17\(7 downto 0) => \zext_ln123_1_reg_730_reg[7]_16\(7 downto 0),
      \zext_ln123_1_reg_730_reg[7]_2\ => \zext_ln123_1_reg_730_reg[7]_1\,
      \zext_ln123_1_reg_730_reg[7]_3\ => \zext_ln123_1_reg_730_reg[7]_2\,
      \zext_ln123_1_reg_730_reg[7]_4\ => \zext_ln123_1_reg_730_reg[7]_3\,
      \zext_ln123_1_reg_730_reg[7]_5\ => \zext_ln123_1_reg_730_reg[7]_4\,
      \zext_ln123_1_reg_730_reg[7]_6\ => \zext_ln123_1_reg_730_reg[7]_5\,
      \zext_ln123_1_reg_730_reg[7]_7\ => \zext_ln123_1_reg_730_reg[7]_6\,
      \zext_ln123_1_reg_730_reg[7]_8\ => \zext_ln123_1_reg_730_reg[7]_7\,
      \zext_ln123_1_reg_730_reg[7]_9\ => \zext_ln123_1_reg_730_reg[7]_8\,
      \zext_ln123_1_reg_730_reg[8]\(1 downto 0) => O(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S is
  port (
    img_height_loc_i_channel_full_n : out STD_LOGIC;
    img_height_loc_i_channel_empty_n : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_channel_write_img_height_loc_i_channel : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC;
    ap_done_reg_reg_0 : in STD_LOGIC;
    img_width_loc_i_channel_full_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_src_mat_rows_c_i_empty_n : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start : in STD_LOGIC;
    p_src_mat_cols_c_i_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S is
  signal \^img_height_loc_i_channel_empty_n\ : STD_LOGIC;
  signal \^img_height_loc_i_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__22_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__22_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__19_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__17_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__19\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__17\ : label is "soft_lutpair103";
begin
  img_height_loc_i_channel_empty_n <= \^img_height_loc_i_channel_empty_n\;
  img_height_loc_i_channel_full_n <= \^img_height_loc_i_channel_full_n\;
U_colordetect_accel_fifo_w16_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_45
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(15 downto 0) => D(15 downto 0),
      \SRL_SIG_reg[0][15]_0\ => \^img_height_loc_i_channel_full_n\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_img_height_loc_i_channel => ap_sync_reg_channel_write_img_height_loc_i_channel,
      colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
      p_reg_reg => \mOutPtr_reg_n_3_[1]\,
      p_reg_reg_0 => \mOutPtr_reg_n_3_[0]\,
      p_src_mat_cols_c_i_empty_n => p_src_mat_cols_c_i_empty_n,
      p_src_mat_rows_c_i_empty_n => p_src_mat_rows_c_i_empty_n,
      shiftReg_ce => shiftReg_ce
    );
\ap_done_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000202000002AA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_height_loc_i_channel_full_n\,
      I2 => ap_sync_reg_channel_write_img_height_loc_i_channel,
      I3 => ap_done_reg_reg,
      I4 => ap_done_reg_reg_0,
      I5 => img_width_loc_i_channel_full_n,
      O => ap_rst_n_0
    );
\internal_empty_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^img_height_loc_i_channel_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__22_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__22_n_3\,
      Q => \^img_height_loc_i_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^img_height_loc_i_channel_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__22_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__22_n_3\,
      Q => \^img_height_loc_i_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(0),
      I1 => \^img_height_loc_i_channel_empty_n\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__19_n_3\
    );
\mOutPtr[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^img_height_loc_i_channel_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__17_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__19_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__17_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_22 is
  port (
    img_width_loc_i_channel_full_n : out STD_LOGIC;
    img_width_loc_i_channel_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC;
    p_src_mat_rows_c_i_empty_n : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start : in STD_LOGIC;
    p_src_mat_cols_c_i_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    low_th_1_1_empty_n : in STD_LOGIC;
    high_th_0_2_empty_n : in STD_LOGIC;
    low_th_2_1_empty_n : in STD_LOGIC;
    low_th_0_2_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    low_th_1_0_empty_n : in STD_LOGIC;
    low_th_2_2_empty_n : in STD_LOGIC;
    low_th_1_2_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_22 : entity is "colordetect_accel_fifo_w16_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_22 is
  signal \ap_CS_fsm[1]_i_4_n_3\ : STD_LOGIC;
  signal \^img_width_loc_i_channel_empty_n\ : STD_LOGIC;
  signal \^img_width_loc_i_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__23_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__23_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__20_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__18_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__20\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__18\ : label is "soft_lutpair104";
begin
  img_width_loc_i_channel_empty_n <= \^img_width_loc_i_channel_empty_n\;
  img_width_loc_i_channel_full_n <= \^img_width_loc_i_channel_full_n\;
U_colordetect_accel_fifo_w16_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_44
     port map (
      B(15 downto 0) => B(15 downto 0),
      D(15 downto 0) => D(15 downto 0),
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
      img_width_loc_i_channel_full_n => \^img_width_loc_i_channel_full_n\,
      p_reg_reg => \mOutPtr_reg_n_3_[1]\,
      p_reg_reg_0 => \mOutPtr_reg_n_3_[0]\,
      p_src_mat_cols_c_i_empty_n => p_src_mat_cols_c_i_empty_n,
      p_src_mat_rows_c_i_empty_n => p_src_mat_rows_c_i_empty_n,
      shiftReg_ce => shiftReg_ce
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_4_n_3\,
      I1 => low_th_1_1_empty_n,
      I2 => high_th_0_2_empty_n,
      I3 => low_th_2_1_empty_n,
      I4 => low_th_0_2_empty_n,
      I5 => \ap_CS_fsm_reg[1]\,
      O => internal_empty_n_reg_0
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^img_width_loc_i_channel_empty_n\,
      I1 => low_th_1_0_empty_n,
      I2 => low_th_2_2_empty_n,
      I3 => low_th_1_2_empty_n,
      O => \ap_CS_fsm[1]_i_4_n_3\
    );
\internal_empty_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^img_width_loc_i_channel_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__23_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__23_n_3\,
      Q => \^img_width_loc_i_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^img_width_loc_i_channel_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__23_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__23_n_3\,
      Q => \^img_width_loc_i_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(0),
      I1 => \^img_width_loc_i_channel_empty_n\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__20_n_3\
    );
\mOutPtr[1]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^img_width_loc_i_channel_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__18_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__20_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__18_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_33 is
  port (
    p_src_mat_cols_c_i_empty_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][9]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][11]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][12]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][13]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][14]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    low_thresh_c_i_full_n : in STD_LOGIC;
    low_thresh_c_empty_n : in STD_LOGIC;
    p_src_mat_rows_c_i_full_n : in STD_LOGIC;
    ap_return_1_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_33 : entity is "colordetect_accel_fifo_w16_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_33 is
  signal \internal_empty_n_i_1__0_n_3\ : STD_LOGIC;
  signal internal_full_n_i_1_n_3 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__22_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__19_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^p_src_mat_cols_c_i_empty_n\ : STD_LOGIC;
  signal p_src_mat_cols_c_i_full_n : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__22\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__19\ : label is "soft_lutpair151";
begin
  p_src_mat_cols_c_i_empty_n <= \^p_src_mat_cols_c_i_empty_n\;
\SRL_SIG[0][15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_src_mat_cols_c_i_full_n,
      I1 => low_thresh_c_i_full_n,
      I2 => low_thresh_c_empty_n,
      I3 => p_src_mat_rows_c_i_full_n,
      O => internal_full_n_reg_0
    );
U_colordetect_accel_fifo_w16_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg_35
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][10]_0\ => \SRL_SIG_reg[0][10]\,
      \SRL_SIG_reg[0][11]_0\ => \SRL_SIG_reg[0][11]\,
      \SRL_SIG_reg[0][12]_0\ => \SRL_SIG_reg[0][12]\,
      \SRL_SIG_reg[0][13]_0\ => \SRL_SIG_reg[0][13]\,
      \SRL_SIG_reg[0][14]_0\ => \SRL_SIG_reg[0][14]\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[0][15]_1\ => \SRL_SIG_reg[0][15]_1\,
      \SRL_SIG_reg[0][15]_2\(0) => \SRL_SIG_reg[0][15]_0\(0),
      \SRL_SIG_reg[0][15]_3\(15 downto 0) => \SRL_SIG_reg[0][15]_2\(15 downto 0),
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][8]_0\ => \SRL_SIG_reg[0][8]\,
      \SRL_SIG_reg[0][9]_0\ => \SRL_SIG_reg[0][9]\,
      ap_clk => ap_clk,
      ap_return_1_preg(15 downto 0) => ap_return_1_preg(15 downto 0)
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \SRL_SIG_reg[0][15]_1\,
      I3 => \SRL_SIG_reg[0][15]_0\(0),
      I4 => \^p_src_mat_cols_c_i_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__0_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_3\,
      Q => \^p_src_mat_cols_c_i_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0F0FFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => p_src_mat_cols_c_i_full_n,
      I3 => \SRL_SIG_reg[0][15]_0\(0),
      I4 => \SRL_SIG_reg[0][15]_1\,
      I5 => ap_rst_n,
      O => internal_full_n_i_1_n_3
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_3,
      Q => p_src_mat_cols_c_i_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__22_n_3\
    );
\mOutPtr[1]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \SRL_SIG_reg[0][15]_1\,
      I1 => \SRL_SIG_reg[0][15]_0\(0),
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__19_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__22_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__19_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_34 is
  port (
    p_src_mat_rows_c_i_full_n : out STD_LOGIC;
    p_src_mat_rows_c_i_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][9]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][11]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][12]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][13]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][14]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_return_0_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start : in STD_LOGIC;
    p_src_mat_cols_c_i_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    img_width_loc_i_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_img_width_loc_i_channel_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_img_height_loc_i_channel : in STD_LOGIC;
    img_height_loc_i_channel_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_34 : entity is "colordetect_accel_fifo_w16_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_34 is
  signal internal_empty_n_i_1_n_3 : STD_LOGIC;
  signal \^internal_empty_n_reg_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__21_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^p_src_mat_rows_c_i_empty_n\ : STD_LOGIC;
  signal \^p_src_mat_rows_c_i_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__21\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair152";
begin
  internal_empty_n_reg_0 <= \^internal_empty_n_reg_0\;
  p_src_mat_rows_c_i_empty_n <= \^p_src_mat_rows_c_i_empty_n\;
  p_src_mat_rows_c_i_full_n <= \^p_src_mat_rows_c_i_full_n\;
U_colordetect_accel_fifo_w16_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_shiftReg
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][10]_0\ => \SRL_SIG_reg[0][10]\,
      \SRL_SIG_reg[0][11]_0\ => \SRL_SIG_reg[0][11]\,
      \SRL_SIG_reg[0][12]_0\ => \SRL_SIG_reg[0][12]\,
      \SRL_SIG_reg[0][13]_0\ => \SRL_SIG_reg[0][13]\,
      \SRL_SIG_reg[0][14]_0\ => \SRL_SIG_reg[0][14]\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[0][15]_1\ => \SRL_SIG_reg[0][15]_0\,
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][8]_0\ => \SRL_SIG_reg[0][8]\,
      \SRL_SIG_reg[0][9]_0\ => \SRL_SIG_reg[0][9]\,
      \SRL_SIG_reg[1][0]_0\(0) => \SRL_SIG_reg[1][0]\(0),
      ap_clk => ap_clk,
      ap_return_0_preg(15 downto 0) => ap_return_0_preg(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
\ap_done_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => \^p_src_mat_rows_c_i_empty_n\,
      I1 => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
      I2 => p_src_mat_cols_c_i_empty_n,
      I3 => ap_done_reg,
      O => \^internal_empty_n_reg_0\
    );
ap_sync_reg_channel_write_img_height_loc_i_channel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888C0004888C0000"
    )
        port map (
      I0 => \^internal_empty_n_reg_0\,
      I1 => ap_rst_n,
      I2 => img_width_loc_i_channel_full_n,
      I3 => ap_sync_reg_channel_write_img_width_loc_i_channel_reg,
      I4 => ap_sync_reg_channel_write_img_height_loc_i_channel,
      I5 => img_height_loc_i_channel_full_n,
      O => ap_rst_n_1
    );
ap_sync_reg_channel_write_img_width_loc_i_channel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880088008800CC40"
    )
        port map (
      I0 => \^internal_empty_n_reg_0\,
      I1 => ap_rst_n,
      I2 => img_width_loc_i_channel_full_n,
      I3 => ap_sync_reg_channel_write_img_width_loc_i_channel_reg,
      I4 => ap_sync_reg_channel_write_img_height_loc_i_channel,
      I5 => img_height_loc_i_channel_full_n,
      O => ap_rst_n_0
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \SRL_SIG_reg[0][15]_0\,
      I3 => \SRL_SIG_reg[1][0]\(0),
      I4 => \^p_src_mat_rows_c_i_empty_n\,
      I5 => ap_rst_n,
      O => internal_empty_n_i_1_n_3
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_3,
      Q => \^p_src_mat_rows_c_i_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0F0FFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \^p_src_mat_rows_c_i_full_n\,
      I3 => \SRL_SIG_reg[1][0]\(0),
      I4 => \SRL_SIG_reg[0][15]_0\,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__0_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_3\,
      Q => \^p_src_mat_rows_c_i_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__21_n_3\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \SRL_SIG_reg[0][15]_0\,
      I1 => \SRL_SIG_reg[1][0]\(0),
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__21_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S is
  port (
    imgInput_data_full_n : out STD_LOGIC;
    imgInput_data_empty_n : out STD_LOGIC;
    imgInput_data_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    bgr2hsv_9_2160_3840_1_U0_imgInput_4139_read : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S is
  signal \^imginput_data_empty_n\ : STD_LOGIC;
  signal \^imginput_data_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__28_n_3\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__28_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__29_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__25_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__29\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__25\ : label is "soft_lutpair547";
begin
  imgInput_data_empty_n <= \^imginput_data_empty_n\;
  imgInput_data_full_n <= \^imginput_data_full_n\;
U_colordetect_accel_fifo_w24_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg_9
     port map (
      D(23 downto 0) => D(23 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      \b_V_reg_677_reg[0]\ => \mOutPtr_reg_n_3_[0]\,
      \b_V_reg_677_reg[0]_0\ => \mOutPtr_reg_n_3_[1]\,
      imgInput_data_dout(23 downto 0) => imgInput_data_dout(23 downto 0)
    );
\internal_empty_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^imginput_data_empty_n\,
      I3 => bgr2hsv_9_2160_3840_1_U0_imgInput_4139_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__28_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__28_n_3\,
      Q => \^imginput_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^imginput_data_full_n\,
      I2 => ap_rst_n,
      I3 => bgr2hsv_9_2160_3840_1_U0_imgInput_4139_read,
      I4 => \^imginput_data_empty_n\,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_1__28_n_3\
    );
\internal_full_n_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__28_n_3\,
      Q => \^imginput_data_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^imginput_data_empty_n\,
      I1 => bgr2hsv_9_2160_3840_1_U0_imgInput_4139_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__29_n_3\
    );
\mOutPtr[1]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => bgr2hsv_9_2160_3840_1_U0_imgInput_4139_read,
      I3 => \^imginput_data_empty_n\,
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__25_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__29_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__25_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_5 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    rgb2hsv_data_full_n : out STD_LOGIC;
    rgb2hsv_data_empty_n : out STD_LOGIC;
    rgb2hsv_data_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_5 : entity is "colordetect_accel_fifo_w24_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_5 is
  signal \internal_empty_n_i_1__31_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__31_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__28_n_3\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^rgb2hsv_data_empty_n\ : STD_LOGIC;
  signal \^rgb2hsv_data_full_n\ : STD_LOGIC;
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  rgb2hsv_data_empty_n <= \^rgb2hsv_data_empty_n\;
  rgb2hsv_data_full_n <= \^rgb2hsv_data_full_n\;
U_colordetect_accel_fifo_w24_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg
     port map (
      D(23 downto 0) => D(23 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      icmp_ln56_1_fu_294_p2_carry_i_4 => \^moutptr_reg[0]_0\,
      icmp_ln890_1_fu_327_p2_carry_i_14 => \mOutPtr_reg_n_3_[1]\,
      rgb2hsv_data_dout(23 downto 0) => rgb2hsv_data_dout(23 downto 0)
    );
\internal_empty_n_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^rgb2hsv_data_empty_n\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \^moutptr_reg[0]_0\,
      O => \internal_empty_n_i_1__31_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__31_n_3\,
      Q => \^rgb2hsv_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \^rgb2hsv_data_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__31_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__31_n_3\,
      Q => \^rgb2hsv_data_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__28_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__28_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S is
  port (
    imgInput_cols_c12_full_n : out STD_LOGIC;
    imgInput_cols_c12_empty_n : out STD_LOGIC;
    bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read : out STD_LOGIC;
    imgInput_cols_c12_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    imgInput_rows_c11_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgr2hsv_9_2160_3840_1_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S is
  signal \^bgr2hsv_9_2160_3840_1_u0_p_src_mat_rows_read\ : STD_LOGIC;
  signal \^imginput_cols_c12_empty_n\ : STD_LOGIC;
  signal \^imginput_cols_c12_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__30_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__30_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__32_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__31_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__27_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
begin
  bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read <= \^bgr2hsv_9_2160_3840_1_u0_p_src_mat_rows_read\;
  imgInput_cols_c12_empty_n <= \^imginput_cols_c12_empty_n\;
  imgInput_cols_c12_full_n <= \^imginput_cols_c12_full_n\;
U_colordetect_accel_fifo_w32_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_11
     port map (
      D(31 downto 0) => D(31 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^imginput_cols_c12_full_n\,
      ap_clk => ap_clk,
      axis2xfMat_24_9_2160_3840_1_U0_img_cols_read => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      imgInput_cols_c12_dout(31 downto 0) => imgInput_cols_c12_dout(31 downto 0),
      p => \mOutPtr_reg_n_3_[0]\,
      p_0 => \mOutPtr_reg_n_3_[1]\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^imginput_cols_c12_empty_n\,
      I1 => imgInput_rows_c11_empty_n,
      I2 => Q(0),
      I3 => bgr2hsv_9_2160_3840_1_U0_ap_start,
      O => \^bgr2hsv_9_2160_3840_1_u0_p_src_mat_rows_read\
    );
\internal_empty_n_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^imginput_cols_c12_empty_n\,
      I3 => \^bgr2hsv_9_2160_3840_1_u0_p_src_mat_rows_read\,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__30_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__30_n_3\,
      Q => \^imginput_cols_c12_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__32_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^imginput_cols_c12_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__30_n_3\
    );
\internal_full_n_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000000000000"
    )
        port map (
      I0 => \^imginput_cols_c12_empty_n\,
      I1 => imgInput_rows_c11_empty_n,
      I2 => Q(0),
      I3 => bgr2hsv_9_2160_3840_1_U0_ap_start,
      I4 => \^imginput_cols_c12_full_n\,
      I5 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      O => \internal_full_n_i_2__32_n_3\
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => bgr2hsv_9_2160_3840_1_U0_ap_start,
      I1 => Q(0),
      I2 => imgInput_rows_c11_empty_n,
      I3 => \^imginput_cols_c12_empty_n\,
      I4 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      I5 => \^imginput_cols_c12_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__30_n_3\,
      Q => \^imginput_cols_c12_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^imginput_cols_c12_empty_n\,
      I1 => \^bgr2hsv_9_2160_3840_1_u0_p_src_mat_rows_read\,
      I2 => \^imginput_cols_c12_full_n\,
      I3 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__31_n_3\
    );
\mOutPtr[1]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      I2 => \^imginput_cols_c12_full_n\,
      I3 => \^bgr2hsv_9_2160_3840_1_u0_p_src_mat_rows_read\,
      I4 => \^imginput_cols_c12_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__27_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__31_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__27_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_1 is
  port (
    imgInput_cols_c_empty_n : out STD_LOGIC;
    imgInput_cols_c_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_1 : entity is "colordetect_accel_fifo_w32_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_1 is
  signal \^imginput_cols_c_empty_n\ : STD_LOGIC;
  signal \^imginput_cols_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__25_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__25_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__26_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__26_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__24_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__26\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__26\ : label is "soft_lutpair546";
begin
  imgInput_cols_c_empty_n <= \^imginput_cols_c_empty_n\;
  imgInput_cols_c_full_n <= \^imginput_cols_c_full_n\;
U_colordetect_accel_fifo_w32_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_10
     port map (
      D(31 downto 0) => D(31 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_3_[1]\,
      \SRL_SIG_reg[1][0]_0\ => \^imginput_cols_c_full_n\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]\,
      ap_clk => ap_clk,
      if_din(31 downto 0) => if_din(31 downto 0)
    );
\internal_empty_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^imginput_cols_c_empty_n\,
      I3 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__25_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__25_n_3\,
      Q => \^imginput_cols_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__26_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^imginput_cols_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__25_n_3\
    );
\internal_full_n_i_2__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^imginput_cols_c_empty_n\,
      I1 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      I2 => \^imginput_cols_c_full_n\,
      I3 => \SRL_SIG_reg[1][0]\,
      O => \internal_full_n_i_2__26_n_3\
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      I1 => \^imginput_cols_c_empty_n\,
      I2 => \SRL_SIG_reg[1][0]\,
      I3 => \^imginput_cols_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__25_n_3\,
      Q => \^imginput_cols_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^imginput_cols_c_empty_n\,
      I1 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      I2 => \^imginput_cols_c_full_n\,
      I3 => \SRL_SIG_reg[1][0]\,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__26_n_3\
    );
\mOutPtr[1]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => \^imginput_cols_c_full_n\,
      I3 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      I4 => \^imginput_cols_c_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__24_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__26_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__24_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_2 is
  port (
    imgInput_rows_c11_full_n : out STD_LOGIC;
    imgInput_rows_c11_empty_n : out STD_LOGIC;
    imgInput_rows_c11_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read : in STD_LOGIC;
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read : in STD_LOGIC;
    bgr2hsv_9_2160_3840_1_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgInput_cols_c12_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_2 : entity is "colordetect_accel_fifo_w32_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_2 is
  signal \^imginput_rows_c11_empty_n\ : STD_LOGIC;
  signal \^imginput_rows_c11_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__29_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__29_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__33_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__30_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__26_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
begin
  imgInput_rows_c11_empty_n <= \^imginput_rows_c11_empty_n\;
  imgInput_rows_c11_full_n <= \^imginput_rows_c11_full_n\;
U_colordetect_accel_fifo_w32_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_8
     port map (
      D(31 downto 0) => D(31 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^imginput_rows_c11_full_n\,
      ap_clk => ap_clk,
      axis2xfMat_24_9_2160_3840_1_U0_img_cols_read => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      imgInput_rows_c11_dout(31 downto 0) => imgInput_rows_c11_dout(31 downto 0),
      \p__0\ => \mOutPtr_reg_n_3_[0]\,
      \p__0_0\ => \mOutPtr_reg_n_3_[1]\
    );
\internal_empty_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^imginput_rows_c11_empty_n\,
      I3 => bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__29_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__29_n_3\,
      Q => \^imginput_rows_c11_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__33_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^imginput_rows_c11_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__29_n_3\
    );
\internal_full_n_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000000000000"
    )
        port map (
      I0 => \^imginput_rows_c11_empty_n\,
      I1 => imgInput_cols_c12_empty_n,
      I2 => Q(0),
      I3 => bgr2hsv_9_2160_3840_1_U0_ap_start,
      I4 => \^imginput_rows_c11_full_n\,
      I5 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      O => \internal_full_n_i_2__33_n_3\
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => bgr2hsv_9_2160_3840_1_U0_ap_start,
      I1 => Q(0),
      I2 => imgInput_cols_c12_empty_n,
      I3 => \^imginput_rows_c11_empty_n\,
      I4 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      I5 => \^imginput_rows_c11_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__29_n_3\,
      Q => \^imginput_rows_c11_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^imginput_rows_c11_empty_n\,
      I1 => bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
      I2 => \^imginput_rows_c11_full_n\,
      I3 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__30_n_3\
    );
\mOutPtr[1]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      I2 => \^imginput_rows_c11_full_n\,
      I3 => bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
      I4 => \^imginput_rows_c11_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__26_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__30_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__26_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_3 is
  port (
    imgInput_rows_c_empty_n : out STD_LOGIC;
    imgInput_rows_c_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_3 : entity is "colordetect_accel_fifo_w32_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_3 is
  signal \^imginput_rows_c_empty_n\ : STD_LOGIC;
  signal \^imginput_rows_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__24_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__24_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__25_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__25_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__23_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__25\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__25\ : label is "soft_lutpair548";
begin
  imgInput_rows_c_empty_n <= \^imginput_rows_c_empty_n\;
  imgInput_rows_c_full_n <= \^imginput_rows_c_full_n\;
U_colordetect_accel_fifo_w32_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg
     port map (
      D(31 downto 0) => D(31 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_3_[1]\,
      \SRL_SIG_reg[1][0]_0\ => \^imginput_rows_c_full_n\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]\,
      ap_clk => ap_clk,
      if_din(31 downto 0) => if_din(31 downto 0)
    );
\internal_empty_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^imginput_rows_c_empty_n\,
      I3 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__24_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__24_n_3\,
      Q => \^imginput_rows_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__25_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^imginput_rows_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__24_n_3\
    );
\internal_full_n_i_2__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^imginput_rows_c_empty_n\,
      I1 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      I2 => \^imginput_rows_c_full_n\,
      I3 => \SRL_SIG_reg[1][0]\,
      O => \internal_full_n_i_2__25_n_3\
    );
internal_full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      I1 => \^imginput_rows_c_empty_n\,
      I2 => \SRL_SIG_reg[1][0]\,
      I3 => \^imginput_rows_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__24_n_3\,
      Q => \^imginput_rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^imginput_rows_c_empty_n\,
      I1 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      I2 => \^imginput_rows_c_full_n\,
      I3 => \SRL_SIG_reg[1][0]\,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__25_n_3\
    );
\mOutPtr[1]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => \^imginput_rows_c_full_n\,
      I3 => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      I4 => \^imginput_rows_c_empty_n\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__23_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__25_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__23_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S is
  port (
    rgb2hsv_cols_c_full_n : out STD_LOGIC;
    rgb2hsv_cols_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S is
  signal \internal_empty_n_i_1__37_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__37_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__29_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_3__8_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal \^rgb2hsv_cols_c_empty_n\ : STD_LOGIC;
  signal \^rgb2hsv_cols_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_4__1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair551";
begin
  rgb2hsv_cols_c_empty_n <= \^rgb2hsv_cols_c_empty_n\;
  rgb2hsv_cols_c_full_n <= \^rgb2hsv_cols_c_full_n\;
U_colordetect_accel_fifo_w32_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg_7
     port map (
      \SRL_SIG_reg[0][0]\ => \^rgb2hsv_cols_c_full_n\,
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg[0]_0\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
\internal_empty_n_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^rgb2hsv_cols_c_empty_n\,
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      I5 => \internal_full_n_i_3__8_n_3\,
      O => \internal_empty_n_i_1__37_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__37_n_3\,
      Q => \^rgb2hsv_cols_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__29_n_3\,
      I1 => \internal_full_n_i_3__8_n_3\,
      I2 => mOutPtr(1),
      I3 => \^rgb2hsv_cols_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__37_n_3\
    );
\internal_full_n_i_2__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^rgb2hsv_cols_c_empty_n\,
      I1 => shiftReg_ce,
      I2 => \^rgb2hsv_cols_c_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_2__29_n_3\
    );
\internal_full_n_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_3__8_n_3\
    );
\internal_full_n_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => \^rgb2hsv_cols_c_empty_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^rgb2hsv_cols_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__37_n_3\,
      Q => \^rgb2hsv_cols_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^rgb2hsv_cols_c_empty_n\,
      I1 => shiftReg_ce,
      I2 => \^rgb2hsv_cols_c_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^rgb2hsv_cols_c_full_n\,
      I3 => shiftReg_ce,
      I4 => \^rgb2hsv_cols_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => shiftReg_ce,
      I4 => \^rgb2hsv_cols_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_6 is
  port (
    rgb2hsv_rows_c_full_n : out STD_LOGIC;
    rgb2hsv_rows_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_6 : entity is "colordetect_accel_fifo_w32_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_6 is
  signal \internal_empty_n_i_1__36_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__36_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__28_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_3__7_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal \^rgb2hsv_rows_c_empty_n\ : STD_LOGIC;
  signal \^rgb2hsv_rows_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_4__0\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair553";
begin
  rgb2hsv_rows_c_empty_n <= \^rgb2hsv_rows_c_empty_n\;
  rgb2hsv_rows_c_full_n <= \^rgb2hsv_rows_c_full_n\;
U_colordetect_accel_fifo_w32_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg
     port map (
      \SRL_SIG_reg[0][0]\ => \^rgb2hsv_rows_c_full_n\,
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg[0]_0\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
\internal_empty_n_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^rgb2hsv_rows_c_empty_n\,
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      I5 => \internal_full_n_i_3__7_n_3\,
      O => \internal_empty_n_i_1__36_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__36_n_3\,
      Q => \^rgb2hsv_rows_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__28_n_3\,
      I1 => \internal_full_n_i_3__7_n_3\,
      I2 => mOutPtr(1),
      I3 => \^rgb2hsv_rows_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__36_n_3\
    );
\internal_full_n_i_2__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^rgb2hsv_rows_c_empty_n\,
      I1 => shiftReg_ce,
      I2 => \^rgb2hsv_rows_c_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_2__28_n_3\
    );
\internal_full_n_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_3__7_n_3\
    );
\internal_full_n_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => \^rgb2hsv_rows_c_empty_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^rgb2hsv_rows_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__36_n_3\,
      Q => \^rgb2hsv_rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^rgb2hsv_rows_c_empty_n\,
      I1 => shiftReg_ce,
      I2 => \^rgb2hsv_rows_c_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^rgb2hsv_rows_c_full_n\,
      I3 => shiftReg_ce,
      I4 => \^rgb2hsv_rows_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => shiftReg_ce,
      I4 => \^rgb2hsv_rows_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_0 : out STD_LOGIC;
    imgHelper1_cols_c_empty_n : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    internal_full_n_reg_2 : out STD_LOGIC;
    internal_full_n_reg_3 : out STD_LOGIC;
    internal_full_n_reg_4 : out STD_LOGIC;
    internal_full_n_reg_5 : out STD_LOGIC;
    internal_full_n_reg_6 : out STD_LOGIC;
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    imgHelper1_rows_c_full_n : in STD_LOGIC;
    high_thresh_c_full_n : in STD_LOGIC;
    low_thresh_c_full_n : in STD_LOGIC;
    xfMat2axis_24_0_2160_3840_1_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgHelper1_rows_c_empty_n : in STD_LOGIC;
    imgInput_rows_c_full_n : in STD_LOGIC;
    imgInput_cols_c_full_n : in STD_LOGIC;
    rgb2hsv_rows_c_full_n : in STD_LOGIC;
    rgb2hsv_cols_c_full_n : in STD_LOGIC;
    ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    xfMat2axis_24_0_2160_3840_1_U0_img_cols_read : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S is
  signal \^imghelper1_cols_c_empty_n\ : STD_LOGIC;
  signal imgHelper1_cols_c_full_n : STD_LOGIC;
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__27_n_3\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__27_n_3\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr110_out_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__28_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__32_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_3\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal start_once_reg_i_3_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_i_1 : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of int_ap_ready_i_2 : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__4\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__5\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__21\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__28\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__32\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__2\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__0\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of start_once_reg_i_3 : label is "soft_lutpair537";
begin
  imgHelper1_cols_c_empty_n <= \^imghelper1_cols_c_empty_n\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
U_colordetect_accel_fifo_w32_d5_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_shiftReg_12
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      \cols_reg_215_reg[0]\ => \^internal_full_n_reg_0\,
      imgHelper1_cols_c_full_n => imgHelper1_cols_c_full_n,
      \in\(31 downto 0) => \in\(31 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0)
    );
ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D0D0D0"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready,
      I2 => ap_rst_n,
      I3 => ap_sync_ready,
      I4 => ap_start,
      O => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg
    );
ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready,
      I2 => \^internal_full_n_reg_0\,
      I3 => ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready,
      I4 => ap_start,
      O => ap_rst_n_0
    );
int_ap_ready_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready,
      I1 => \^internal_full_n_reg_0\,
      O => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg_0
    );
\internal_empty_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AA08AA08AA08"
    )
        port map (
      I0 => ap_rst_n,
      I1 => imgHelper1_cols_c_full_n,
      I2 => \^internal_full_n_reg_0\,
      I3 => \^imghelper1_cols_c_empty_n\,
      I4 => xfMat2axis_24_0_2160_3840_1_U0_img_cols_read,
      I5 => internal_empty_n,
      O => \internal_empty_n_i_1__27_n_3\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_empty_n
    );
\internal_empty_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => imgInput_rows_c_full_n,
      O => internal_full_n_reg_1
    );
\internal_empty_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => imgInput_cols_c_full_n,
      O => internal_full_n_reg_2
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__27_n_3\,
      Q => \^imghelper1_cols_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF777F333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => xfMat2axis_24_0_2160_3840_1_U0_img_cols_read,
      I3 => \^imghelper1_cols_c_empty_n\,
      I4 => \^internal_full_n_reg_0\,
      I5 => imgHelper1_cols_c_full_n,
      O => \internal_full_n_i_1__27_n_3\
    );
\internal_full_n_i_2__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__27_n_3\,
      Q => imgHelper1_cols_c_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__28_n_3\
    );
\mOutPtr[1]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out_0,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__32_n_3\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out_0,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__0_n_3\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => low_thresh_c_full_n,
      O => internal_full_n_reg_3
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => rgb2hsv_rows_c_full_n,
      O => internal_full_n_reg_4
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => rgb2hsv_cols_c_full_n,
      O => internal_full_n_reg_5
    );
\mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => high_thresh_c_full_n,
      O => internal_full_n_reg_6
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B444444444444444"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => imgHelper1_rows_c_full_n,
      I2 => xfMat2axis_24_0_2160_3840_1_U0_ap_start,
      I3 => \^imghelper1_cols_c_empty_n\,
      I4 => Q(0),
      I5 => imgHelper1_rows_c_empty_n,
      O => E(0)
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B444444444444444"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => imgHelper1_cols_c_full_n,
      I2 => imgHelper1_rows_c_empty_n,
      I3 => xfMat2axis_24_0_2160_3840_1_U0_ap_start,
      I4 => Q(0),
      I5 => \^imghelper1_cols_c_empty_n\,
      O => \mOutPtr[3]_i_1__0_n_3\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out_0,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__0_n_3\
    );
\mOutPtr[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080008000"
    )
        port map (
      I0 => xfMat2axis_24_0_2160_3840_1_U0_ap_start,
      I1 => \^imghelper1_cols_c_empty_n\,
      I2 => Q(0),
      I3 => imgHelper1_rows_c_empty_n,
      I4 => \^internal_full_n_reg_0\,
      I5 => imgHelper1_rows_c_full_n,
      O => mOutPtr110_out
    );
\mOutPtr[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080008000"
    )
        port map (
      I0 => imgHelper1_rows_c_empty_n,
      I1 => xfMat2axis_24_0_2160_3840_1_U0_ap_start,
      I2 => Q(0),
      I3 => \^imghelper1_cols_c_empty_n\,
      I4 => \^internal_full_n_reg_0\,
      I5 => imgHelper1_cols_c_full_n,
      O => mOutPtr110_out_0
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_3\,
      D => \mOutPtr[0]_i_1__28_n_3\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_3\,
      D => \mOutPtr[1]_i_1__32_n_3\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_3\,
      D => \mOutPtr[2]_i_1__0_n_3\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_3\,
      D => \mOutPtr[3]_i_2__0_n_3\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
start_once_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => start_once_reg_i_3_n_3,
      I1 => imgInput_cols_c_full_n,
      I2 => imgInput_rows_c_full_n,
      I3 => rgb2hsv_cols_c_full_n,
      I4 => rgb2hsv_rows_c_full_n,
      I5 => \mOutPtr_reg[3]_0\,
      O => \^internal_full_n_reg_0\
    );
start_once_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => imgHelper1_cols_c_full_n,
      I1 => imgHelper1_rows_c_full_n,
      I2 => high_thresh_c_full_n,
      I3 => low_thresh_c_full_n,
      O => start_once_reg_i_3_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_0 is
  port (
    imgHelper1_rows_c_full_n : out STD_LOGIC;
    imgHelper1_rows_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xfMat2axis_24_0_2160_3840_1_U0_img_cols_read : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_0 : entity is "colordetect_accel_fifo_w32_d5_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_0 is
  signal \^imghelper1_rows_c_empty_n\ : STD_LOGIC;
  signal \^imghelper1_rows_c_full_n\ : STD_LOGIC;
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__26_n_3\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__26_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__27_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__31_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_3\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__20\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__27\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__31\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2\ : label is "soft_lutpair543";
begin
  imgHelper1_rows_c_empty_n <= \^imghelper1_rows_c_empty_n\;
  imgHelper1_rows_c_full_n <= \^imghelper1_rows_c_full_n\;
U_colordetect_accel_fifo_w32_d5_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_shiftReg
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      \rows_reg_210_reg[0]\ => \^imghelper1_rows_c_full_n\,
      \rows_reg_210_reg[0]_0\ => internal_full_n_reg_0
    );
\internal_empty_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AA08AA08AA08"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^imghelper1_rows_c_full_n\,
      I2 => internal_full_n_reg_0,
      I3 => \^imghelper1_rows_c_empty_n\,
      I4 => xfMat2axis_24_0_2160_3840_1_U0_img_cols_read,
      I5 => internal_empty_n,
      O => \internal_empty_n_i_1__26_n_3\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__26_n_3\,
      Q => \^imghelper1_rows_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF777F333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => xfMat2axis_24_0_2160_3840_1_U0_img_cols_read,
      I3 => \^imghelper1_rows_c_empty_n\,
      I4 => internal_full_n_reg_0,
      I5 => \^imghelper1_rows_c_full_n\,
      O => \internal_full_n_i_1__26_n_3\
    );
\internal_full_n_i_2__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__26_n_3\,
      Q => \^imghelper1_rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__27_n_3\
    );
\mOutPtr[1]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__31_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__27_n_3\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__31_n_3\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_2_n_3\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S is
  port (
    high_thresh_c_i_empty_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    \SRL_SIG_reg[0][63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    internal_full_n_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    rgb2hsv_cols_c_empty_n : in STD_LOGIC;
    high_thresh_c_empty_n : in STD_LOGIC;
    rgb2hsv_rows_c_empty_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    start_once_reg_reg_1 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S is
  signal \^high_thresh_c_i_empty_n\ : STD_LOGIC;
  signal high_thresh_c_i_full_n : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_3\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__24_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__22_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__24\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__22\ : label is "soft_lutpair102";
begin
  high_thresh_c_i_empty_n <= \^high_thresh_c_i_empty_n\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
U_colordetect_accel_fifo_w64_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_shiftReg_46
     port map (
      E(0) => E(0),
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][63]_0\(63 downto 0) => \SRL_SIG_reg[0][63]\(63 downto 0),
      \SRL_SIG_reg[0][63]_1\(63 downto 0) => \SRL_SIG_reg[0][63]_0\(63 downto 0),
      ap_clk => ap_clk,
      high_thresh_c_empty_n => high_thresh_c_empty_n,
      high_thresh_c_i_full_n => high_thresh_c_i_full_n,
      internal_full_n_reg => \^internal_full_n_reg_0\,
      rgb2hsv_cols_c_empty_n => rgb2hsv_cols_c_empty_n,
      rgb2hsv_rows_c_empty_n => rgb2hsv_rows_c_empty_n,
      start_once_reg_reg => start_once_reg_reg
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read,
      I3 => E(0),
      I4 => \^high_thresh_c_i_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__2_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_3\,
      Q => \^high_thresh_c_i_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0F0FFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => high_thresh_c_i_full_n,
      I3 => E(0),
      I4 => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__2_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_3\,
      Q => high_thresh_c_i_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__24_n_3\
    );
\mOutPtr[1]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read,
      I1 => E(0),
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__22_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[0]_0\(0),
      D => \mOutPtr[0]_i_1__24_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[0]_0\(0),
      D => \mOutPtr[1]_i_1__22_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0A8F0"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n,
      I2 => start_once_reg,
      I3 => ap_start,
      I4 => start_once_reg_reg_0,
      I5 => start_once_reg_reg_1,
      O => internal_full_n_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_32 is
  port (
    low_thresh_c_i_full_n : out STD_LOGIC;
    low_thresh_c_i_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_32 : entity is "colordetect_accel_fifo_w64_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_32 is
  signal \internal_empty_n_i_1__1_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_3\ : STD_LOGIC;
  signal \^low_thresh_c_i_empty_n\ : STD_LOGIC;
  signal \^low_thresh_c_i_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__23_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__0_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__23\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair150";
begin
  low_thresh_c_i_empty_n <= \^low_thresh_c_i_empty_n\;
  low_thresh_c_i_full_n <= \^low_thresh_c_i_full_n\;
U_colordetect_accel_fifo_w64_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_shiftReg
     port map (
      E(0) => E(0),
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][63]_0\(63 downto 0) => \SRL_SIG_reg[0][63]\(63 downto 0),
      \SRL_SIG_reg[0][63]_1\(63 downto 0) => \SRL_SIG_reg[0][63]_0\(63 downto 0),
      ap_clk => ap_clk
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read,
      I3 => E(0),
      I4 => \^low_thresh_c_i_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__1_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_3\,
      Q => \^low_thresh_c_i_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0F0FFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \^low_thresh_c_i_full_n\,
      I3 => E(0),
      I4 => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__1_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_3\,
      Q => \^low_thresh_c_i_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__23_n_3\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read,
      I1 => E(0),
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2__0_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[1]_0\(0),
      D => \mOutPtr[0]_i_1__23_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[1]_0\(0),
      D => \mOutPtr[1]_i_2__0_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S is
  port (
    high_thresh_c_full_n : out STD_LOGIC;
    high_thresh_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S is
  signal \^high_thresh_c_empty_n\ : STD_LOGIC;
  signal \^high_thresh_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__38_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__38_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__30_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_3__10_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_4__2\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair534";
begin
  high_thresh_c_empty_n <= \^high_thresh_c_empty_n\;
  high_thresh_c_full_n <= \^high_thresh_c_full_n\;
U_colordetect_accel_fifo_w64_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_shiftReg_13
     port map (
      \SRL_SIG_reg[0][0]\ => \^high_thresh_c_full_n\,
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg[0]_0\,
      ap_clk => ap_clk,
      \in\(63 downto 0) => \in\(63 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(63 downto 0) => \out\(63 downto 0)
    );
\internal_empty_n_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^high_thresh_c_empty_n\,
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      I5 => \internal_full_n_i_3__10_n_3\,
      O => \internal_empty_n_i_1__38_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__38_n_3\,
      Q => \^high_thresh_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__30_n_3\,
      I1 => \internal_full_n_i_3__10_n_3\,
      I2 => mOutPtr(1),
      I3 => \^high_thresh_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__38_n_3\
    );
\internal_full_n_i_2__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^high_thresh_c_empty_n\,
      I1 => shiftReg_ce,
      I2 => \^high_thresh_c_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_2__30_n_3\
    );
\internal_full_n_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_3__10_n_3\
    );
\internal_full_n_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => \^high_thresh_c_empty_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^high_thresh_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__38_n_3\,
      Q => \^high_thresh_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^high_thresh_c_empty_n\,
      I1 => shiftReg_ce,
      I2 => \^high_thresh_c_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^high_thresh_c_full_n\,
      I3 => shiftReg_ce,
      I4 => \^high_thresh_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => shiftReg_ce,
      I4 => \^high_thresh_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_4 is
  port (
    low_thresh_c_full_n : out STD_LOGIC;
    low_thresh_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_4 : entity is "colordetect_accel_fifo_w64_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_4 is
  signal \internal_empty_n_i_1__35_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__35_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__27_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_3__9_n_3\ : STD_LOGIC;
  signal \^low_thresh_c_empty_n\ : STD_LOGIC;
  signal \^low_thresh_c_full_n\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_full_n_i_4 : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair549";
begin
  low_thresh_c_empty_n <= \^low_thresh_c_empty_n\;
  low_thresh_c_full_n <= \^low_thresh_c_full_n\;
U_colordetect_accel_fifo_w64_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_shiftReg
     port map (
      \SRL_SIG_reg[0][0]\ => \^low_thresh_c_full_n\,
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg[0]_0\,
      ap_clk => ap_clk,
      \in\(63 downto 0) => \in\(63 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(63 downto 0) => \out\(63 downto 0)
    );
\internal_empty_n_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[2]_0\,
      I2 => \^low_thresh_c_empty_n\,
      I3 => shiftReg_ce,
      I4 => mOutPtr(1),
      I5 => \internal_full_n_i_3__9_n_3\,
      O => \internal_empty_n_i_1__35_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__35_n_3\,
      Q => \^low_thresh_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__27_n_3\,
      I1 => \internal_full_n_i_3__9_n_3\,
      I2 => mOutPtr(1),
      I3 => \^low_thresh_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__35_n_3\
    );
\internal_full_n_i_2__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^low_thresh_c_empty_n\,
      I1 => shiftReg_ce,
      I2 => \^low_thresh_c_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_2__27_n_3\
    );
\internal_full_n_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_3__9_n_3\
    );
internal_full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => \^low_thresh_c_empty_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^low_thresh_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__35_n_3\,
      Q => \^low_thresh_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^low_thresh_c_empty_n\,
      I1 => shiftReg_ce,
      I2 => \^low_thresh_c_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^low_thresh_c_full_n\,
      I3 => shiftReg_ce,
      I4 => \^low_thresh_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => shiftReg_ce,
      I4 => \^low_thresh_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S is
  port (
    high_th_0_0_full_n : out STD_LOGIC;
    high_th_0_0_empty_n : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_high_th_0_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S is
  signal \^high_th_0_0_empty_n\ : STD_LOGIC;
  signal \^high_th_0_0_full_n\ : STD_LOGIC;
  signal icmp_ln56_1_fu_294_p2_carry_i_10_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__21_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__21_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_1_fu_294_p2_carry_i_10 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair61";
begin
  high_th_0_0_empty_n <= \^high_th_0_0_empty_n\;
  high_th_0_0_full_n <= \^high_th_0_0_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_55
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      icmp_ln56_1_fu_294_p2_carry => icmp_ln56_1_fu_294_p2_carry_i_10_n_3,
      icmp_ln56_1_fu_294_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln56_1_fu_294_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
icmp_ln56_1_fu_294_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln56_1_fu_294_p2_carry_i_10_n_3
    );
\internal_empty_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^high_th_0_0_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__21_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__21_n_3\,
      Q => \^high_th_0_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^high_th_0_0_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__21_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__21_n_3\,
      Q => \^high_th_0_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_0_0_empty_n\,
      I2 => ap_sync_reg_channel_write_high_th_0_0,
      I3 => \^high_th_0_0_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__4_n_3\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^high_th_0_0_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__2_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_14 is
  port (
    high_th_0_1_full_n : out STD_LOGIC;
    high_th_0_1_empty_n : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    and_ln1348_1_fu_373_p2 : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_1_reg_709_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_1_reg_709_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_1_reg_709_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_1_reg_709_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_1_reg_709_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    high_th_1_0_empty_n : in STD_LOGIC;
    high_th_0_0_empty_n : in STD_LOGIC;
    high_th_1_1_empty_n : in STD_LOGIC;
    \ap_CS_fsm[1]_i_2__1\ : in STD_LOGIC;
    \ap_CS_fsm[1]_i_2__1_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_0_1 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_14 : entity is "colordetect_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_14 is
  signal \^high_th_0_1_empty_n\ : STD_LOGIC;
  signal \^high_th_0_1_full_n\ : STD_LOGIC;
  signal icmp_ln890_fu_305_p2_carry_i_10_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__19_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__19_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln890_fu_305_p2_carry_i_10 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair66";
begin
  high_th_0_1_empty_n <= \^high_th_0_1_empty_n\;
  high_th_0_1_full_n <= \^high_th_0_1_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_54
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      and_ln1348_1_fu_373_p2 => and_ln1348_1_fu_373_p2,
      \and_ln1348_1_reg_709_reg[0]\(0) => \and_ln1348_1_reg_709_reg[0]\(0),
      \and_ln1348_1_reg_709_reg[0]_0\(0) => \and_ln1348_1_reg_709_reg[0]_0\(0),
      \and_ln1348_1_reg_709_reg[0]_1\(0) => \and_ln1348_1_reg_709_reg[0]_1\(0),
      \and_ln1348_1_reg_709_reg[0]_2\(0) => \and_ln1348_1_reg_709_reg[0]_2\(0),
      \and_ln1348_1_reg_709_reg[0]_3\(0) => \and_ln1348_1_reg_709_reg[0]_3\(0),
      ap_clk => ap_clk,
      icmp_ln890_fu_305_p2_carry => icmp_ln890_fu_305_p2_carry_i_10_n_3,
      icmp_ln890_fu_305_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln890_fu_305_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \^high_th_0_1_empty_n\,
      I1 => high_th_1_0_empty_n,
      I2 => high_th_0_0_empty_n,
      I3 => high_th_1_1_empty_n,
      I4 => \ap_CS_fsm[1]_i_2__1\,
      I5 => \ap_CS_fsm[1]_i_2__1_0\,
      O => internal_empty_n_reg_0
    );
icmp_ln890_fu_305_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln890_fu_305_p2_carry_i_10_n_3
    );
\internal_empty_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^high_th_0_1_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__19_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__19_n_3\,
      Q => \^high_th_0_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^high_th_0_1_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__19_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__19_n_3\,
      Q => \^high_th_0_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_0_1_empty_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^high_th_0_1_full_n\,
      I4 => ap_sync_reg_channel_write_high_th_0_1,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__5_n_3\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^high_th_0_1_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__3_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__5_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_15 is
  port (
    high_th_0_2_full_n : out STD_LOGIC;
    high_th_0_2_empty_n : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_0_2 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_15 : entity is "colordetect_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_15 is
  signal \^high_th_0_2_empty_n\ : STD_LOGIC;
  signal \^high_th_0_2_full_n\ : STD_LOGIC;
  signal icmp_ln890_1_fu_327_p2_carry_i_10_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__18_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__18_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln890_1_fu_327_p2_carry_i_10 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__4\ : label is "soft_lutpair71";
begin
  high_th_0_2_empty_n <= \^high_th_0_2_empty_n\;
  high_th_0_2_full_n <= \^high_th_0_2_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_53
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      icmp_ln890_1_fu_327_p2_carry => icmp_ln890_1_fu_327_p2_carry_i_10_n_3,
      icmp_ln890_1_fu_327_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln890_1_fu_327_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
icmp_ln890_1_fu_327_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln890_1_fu_327_p2_carry_i_10_n_3
    );
\internal_empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^high_th_0_2_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__18_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__18_n_3\,
      Q => \^high_th_0_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^high_th_0_2_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__18_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__18_n_3\,
      Q => \^high_th_0_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_0_2_empty_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^high_th_0_2_full_n\,
      I4 => ap_sync_reg_channel_write_high_th_0_2,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__6_n_3\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^high_th_0_2_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__4_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__6_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_16 is
  port (
    high_th_1_0_full_n : out STD_LOGIC;
    high_th_1_0_empty_n : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    and_ln1348_3_fu_469_p2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_3_reg_714_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_3_reg_714_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_3_reg_714_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_3_reg_714_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_3_reg_714_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_1_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_16 : entity is "colordetect_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_16 is
  signal \^high_th_1_0_empty_n\ : STD_LOGIC;
  signal \^high_th_1_0_full_n\ : STD_LOGIC;
  signal icmp_ln56_5_fu_390_p2_carry_i_10_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__17_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__17_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_5_fu_390_p2_carry_i_10 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__8\ : label is "soft_lutpair76";
begin
  high_th_1_0_empty_n <= \^high_th_1_0_empty_n\;
  high_th_1_0_full_n <= \^high_th_1_0_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_52
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      and_ln1348_3_fu_469_p2 => and_ln1348_3_fu_469_p2,
      \and_ln1348_3_reg_714_reg[0]\(0) => \and_ln1348_3_reg_714_reg[0]\(0),
      \and_ln1348_3_reg_714_reg[0]_0\(0) => \and_ln1348_3_reg_714_reg[0]_0\(0),
      \and_ln1348_3_reg_714_reg[0]_1\(0) => \and_ln1348_3_reg_714_reg[0]_1\(0),
      \and_ln1348_3_reg_714_reg[0]_2\(0) => \and_ln1348_3_reg_714_reg[0]_2\(0),
      \and_ln1348_3_reg_714_reg[0]_3\(0) => \and_ln1348_3_reg_714_reg[0]_3\(0),
      ap_clk => ap_clk,
      icmp_ln56_5_fu_390_p2_carry => icmp_ln56_5_fu_390_p2_carry_i_10_n_3,
      icmp_ln56_5_fu_390_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln56_5_fu_390_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
icmp_ln56_5_fu_390_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln56_5_fu_390_p2_carry_i_10_n_3
    );
\internal_empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^high_th_1_0_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__17_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__17_n_3\,
      Q => \^high_th_1_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^high_th_1_0_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__17_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__17_n_3\,
      Q => \^high_th_1_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_1_0_empty_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^high_th_1_0_full_n\,
      I4 => ap_sync_reg_channel_write_high_th_1_0,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__10_n_3\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^high_th_1_0_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__8_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__10_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__8_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_17 is
  port (
    high_th_1_1_full_n : out STD_LOGIC;
    high_th_1_1_empty_n : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    high_th_1_0_empty_n : in STD_LOGIC;
    low_th_0_2_empty_n : in STD_LOGIC;
    low_th_0_0_empty_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_high_th_1_1 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_17 : entity is "colordetect_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_17 is
  signal \^high_th_1_1_empty_n\ : STD_LOGIC;
  signal \^high_th_1_1_full_n\ : STD_LOGIC;
  signal icmp_ln890_2_fu_401_p2_carry_i_10_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__16_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__16_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__11_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln890_2_fu_401_p2_carry_i_10 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair81";
begin
  high_th_1_1_empty_n <= \^high_th_1_1_empty_n\;
  high_th_1_1_full_n <= \^high_th_1_1_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_51
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      icmp_ln890_2_fu_401_p2_carry => icmp_ln890_2_fu_401_p2_carry_i_10_n_3,
      icmp_ln890_2_fu_401_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln890_2_fu_401_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
icmp_ln890_2_fu_401_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln890_2_fu_401_p2_carry_i_10_n_3
    );
int_ap_idle_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^high_th_1_1_empty_n\,
      I1 => high_th_1_0_empty_n,
      I2 => low_th_0_2_empty_n,
      I3 => low_th_0_0_empty_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^high_th_1_1_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__16_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__16_n_3\,
      Q => \^high_th_1_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^high_th_1_1_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__16_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__16_n_3\,
      Q => \^high_th_1_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_1_1_empty_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^high_th_1_1_full_n\,
      I4 => ap_sync_reg_channel_write_high_th_1_1,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__11_n_3\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^high_th_1_1_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__9_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__11_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__9_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_18 is
  port (
    high_th_1_2_full_n : out STD_LOGIC;
    high_th_1_2_empty_n : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_18 : entity is "colordetect_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_18 is
  signal \^high_th_1_2_empty_n\ : STD_LOGIC;
  signal \^high_th_1_2_full_n\ : STD_LOGIC;
  signal icmp_ln890_3_fu_423_p2_carry_i_10_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__14_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__14_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__12_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__12\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair86";
begin
  high_th_1_2_empty_n <= \^high_th_1_2_empty_n\;
  high_th_1_2_full_n <= \^high_th_1_2_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_50
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      icmp_ln890_3_fu_423_p2_carry => icmp_ln890_3_fu_423_p2_carry_i_10_n_3,
      icmp_ln890_3_fu_423_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln890_3_fu_423_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
icmp_ln890_3_fu_423_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln890_3_fu_423_p2_carry_i_10_n_3
    );
\internal_empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^high_th_1_2_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__14_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__14_n_3\,
      Q => \^high_th_1_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^high_th_1_2_full_n\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__14_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__14_n_3\,
      Q => \^high_th_1_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_1_2_empty_n\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__12_n_3\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^high_th_1_2_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__10_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__12_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__10_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_19 is
  port (
    high_th_2_0_full_n : out STD_LOGIC;
    high_th_2_0_empty_n : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    low_th_0_0_empty_n : in STD_LOGIC;
    img_height_loc_i_channel_empty_n : in STD_LOGIC;
    high_th_1_2_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_19 : entity is "colordetect_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_19 is
  signal \^high_th_2_0_empty_n\ : STD_LOGIC;
  signal \^high_th_2_0_full_n\ : STD_LOGIC;
  signal icmp_ln56_9_fu_486_p2_carry_i_10_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__13_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__13_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__16_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__14_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__16\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__14\ : label is "soft_lutpair91";
begin
  high_th_2_0_empty_n <= \^high_th_2_0_empty_n\;
  high_th_2_0_full_n <= \^high_th_2_0_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_49
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      icmp_ln56_9_fu_486_p2_carry => icmp_ln56_9_fu_486_p2_carry_i_10_n_3,
      icmp_ln56_9_fu_486_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln56_9_fu_486_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^high_th_2_0_empty_n\,
      I1 => low_th_0_0_empty_n,
      I2 => img_height_loc_i_channel_empty_n,
      I3 => high_th_1_2_empty_n,
      O => internal_empty_n_reg_0
    );
icmp_ln56_9_fu_486_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln56_9_fu_486_p2_carry_i_10_n_3
    );
\internal_empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^high_th_2_0_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__13_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__13_n_3\,
      Q => \^high_th_2_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^high_th_2_0_full_n\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__13_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__13_n_3\,
      Q => \^high_th_2_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_2_0_empty_n\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__16_n_3\
    );
\mOutPtr[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^high_th_2_0_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__14_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__16_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__14_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_20 is
  port (
    high_th_2_1_full_n : out STD_LOGIC;
    high_th_2_1_empty_n : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    and_ln1348_5_fu_565_p2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_5_reg_719_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_5_reg_719_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_5_reg_719_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_5_reg_719_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \and_ln1348_5_reg_719_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_20 : entity is "colordetect_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_20 is
  signal \^high_th_2_1_empty_n\ : STD_LOGIC;
  signal \^high_th_2_1_full_n\ : STD_LOGIC;
  signal icmp_ln890_4_fu_497_p2_carry_i_10_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__17_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__15_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__17\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__15\ : label is "soft_lutpair96";
begin
  high_th_2_1_empty_n <= \^high_th_2_1_empty_n\;
  high_th_2_1_full_n <= \^high_th_2_1_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_48
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      and_ln1348_5_fu_565_p2 => and_ln1348_5_fu_565_p2,
      \and_ln1348_5_reg_719_reg[0]\(0) => \and_ln1348_5_reg_719_reg[0]\(0),
      \and_ln1348_5_reg_719_reg[0]_0\(0) => \and_ln1348_5_reg_719_reg[0]_0\(0),
      \and_ln1348_5_reg_719_reg[0]_1\(0) => \and_ln1348_5_reg_719_reg[0]_1\(0),
      \and_ln1348_5_reg_719_reg[0]_2\(0) => \and_ln1348_5_reg_719_reg[0]_2\(0),
      \and_ln1348_5_reg_719_reg[0]_3\(0) => \and_ln1348_5_reg_719_reg[0]_3\(0),
      ap_clk => ap_clk,
      icmp_ln890_4_fu_497_p2_carry => icmp_ln890_4_fu_497_p2_carry_i_10_n_3,
      icmp_ln890_4_fu_497_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln890_4_fu_497_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
icmp_ln890_4_fu_497_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln890_4_fu_497_p2_carry_i_10_n_3
    );
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^high_th_2_1_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__12_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_3\,
      Q => \^high_th_2_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^high_th_2_1_full_n\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__12_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_3\,
      Q => \^high_th_2_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_2_1_empty_n\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__17_n_3\
    );
\mOutPtr[1]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^high_th_2_1_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__15_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__17_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__15_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_21 is
  port (
    high_th_2_2_full_n : out STD_LOGIC;
    high_th_2_2_empty_n : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    high_th_2_1_empty_n : in STD_LOGIC;
    low_th_2_0_empty_n : in STD_LOGIC;
    low_th_0_1_empty_n : in STD_LOGIC;
    low_th_2_2_empty_n : in STD_LOGIC;
    img_width_loc_i_channel_empty_n : in STD_LOGIC;
    high_th_0_2_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_21 : entity is "colordetect_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_21 is
  signal \^high_th_2_2_empty_n\ : STD_LOGIC;
  signal \^high_th_2_2_full_n\ : STD_LOGIC;
  signal icmp_ln890_5_fu_519_p2_carry_i_10_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__15_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__15_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__18_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__16_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__18\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__16\ : label is "soft_lutpair101";
begin
  high_th_2_2_empty_n <= \^high_th_2_2_empty_n\;
  high_th_2_2_full_n <= \^high_th_2_2_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_47
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      icmp_ln890_5_fu_519_p2_carry => icmp_ln890_5_fu_519_p2_carry_i_10_n_3,
      icmp_ln890_5_fu_519_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln890_5_fu_519_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^high_th_2_2_empty_n\,
      I1 => high_th_2_1_empty_n,
      I2 => low_th_2_0_empty_n,
      I3 => low_th_0_1_empty_n,
      O => internal_empty_n_reg_0
    );
icmp_ln890_5_fu_519_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln890_5_fu_519_p2_carry_i_10_n_3
    );
int_ap_idle_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^high_th_2_2_empty_n\,
      I1 => low_th_2_2_empty_n,
      I2 => img_width_loc_i_channel_empty_n,
      I3 => high_th_0_2_empty_n,
      O => internal_empty_n_reg_1
    );
\internal_empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^high_th_2_2_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__15_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__15_n_3\,
      Q => \^high_th_2_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^high_th_2_2_full_n\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__15_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__15_n_3\,
      Q => \^high_th_2_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(0),
      I1 => \^high_th_2_2_empty_n\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__18_n_3\
    );
\mOutPtr[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^high_th_2_2_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__16_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__18_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__16_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_23 is
  port (
    low_th_0_0_full_n : out STD_LOGIC;
    low_th_0_0_empty_n : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_23 : entity is "colordetect_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_23 is
  signal icmp_ln56_fu_283_p2_carry_i_12_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__10_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_3\ : STD_LOGIC;
  signal \^low_th_0_0_empty_n\ : STD_LOGIC;
  signal \^low_th_0_0_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair109";
begin
  low_th_0_0_empty_n <= \^low_th_0_0_empty_n\;
  low_th_0_0_full_n <= \^low_th_0_0_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_43
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      icmp_ln56_fu_283_p2_carry => icmp_ln56_fu_283_p2_carry_i_12_n_3,
      icmp_ln56_fu_283_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln56_fu_283_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
icmp_ln56_fu_283_p2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln56_fu_283_p2_carry_i_12_n_3
    );
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^low_th_0_0_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__10_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_3\,
      Q => \^low_th_0_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^low_th_0_0_full_n\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__10_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_3\,
      Q => \^low_th_0_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(0),
      I1 => \^low_th_0_0_empty_n\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^low_th_0_0_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_24 is
  port (
    low_th_0_1_full_n : out STD_LOGIC;
    low_th_0_1_empty_n : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    low_th_1_0_empty_n : in STD_LOGIC;
    high_th_0_1_empty_n : in STD_LOGIC;
    low_th_1_1_empty_n : in STD_LOGIC;
    int_ap_idle_i_3 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_24 : entity is "colordetect_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_24 is
  signal icmp_ln56_2_fu_316_p2_carry_i_12_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_3\ : STD_LOGIC;
  signal \^low_th_0_1_empty_n\ : STD_LOGIC;
  signal \^low_th_0_1_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair114";
begin
  low_th_0_1_empty_n <= \^low_th_0_1_empty_n\;
  low_th_0_1_full_n <= \^low_th_0_1_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_42
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      icmp_ln56_2_fu_316_p2_carry => icmp_ln56_2_fu_316_p2_carry_i_12_n_3,
      icmp_ln56_2_fu_316_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln56_2_fu_316_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
icmp_ln56_2_fu_316_p2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln56_2_fu_316_p2_carry_i_12_n_3
    );
int_ap_idle_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^low_th_0_1_empty_n\,
      I1 => low_th_1_0_empty_n,
      I2 => high_th_0_1_empty_n,
      I3 => low_th_1_1_empty_n,
      I4 => int_ap_idle_i_3,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^low_th_0_1_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__9_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_3\,
      Q => \^low_th_0_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^low_th_0_1_full_n\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__9_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_3\,
      Q => \^low_th_0_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(0),
      I1 => \^low_th_0_1_empty_n\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__2_n_3\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^low_th_0_1_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__0_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_25 is
  port (
    low_th_0_2_full_n : out STD_LOGIC;
    low_th_0_2_empty_n : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_25 : entity is "colordetect_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_25 is
  signal icmp_ln56_3_fu_338_p2_carry_i_12_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_3\ : STD_LOGIC;
  signal \^low_th_0_2_empty_n\ : STD_LOGIC;
  signal \^low_th_0_2_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair119";
begin
  low_th_0_2_empty_n <= \^low_th_0_2_empty_n\;
  low_th_0_2_full_n <= \^low_th_0_2_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_41
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      icmp_ln56_3_fu_338_p2_carry => icmp_ln56_3_fu_338_p2_carry_i_12_n_3,
      icmp_ln56_3_fu_338_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln56_3_fu_338_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
icmp_ln56_3_fu_338_p2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln56_3_fu_338_p2_carry_i_12_n_3
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^low_th_0_2_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__8_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_3\,
      Q => \^low_th_0_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^low_th_0_2_full_n\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__8_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_3\,
      Q => \^low_th_0_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(0),
      I1 => \^low_th_0_2_empty_n\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__3_n_3\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^low_th_0_2_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_26 is
  port (
    low_th_1_0_full_n : out STD_LOGIC;
    low_th_1_0_empty_n : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_26 : entity is "colordetect_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_26 is
  signal icmp_ln56_4_fu_379_p2_carry_i_10_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__11_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_3\ : STD_LOGIC;
  signal \^low_th_1_0_empty_n\ : STD_LOGIC;
  signal \^low_th_1_0_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__5\ : label is "soft_lutpair124";
begin
  low_th_1_0_empty_n <= \^low_th_1_0_empty_n\;
  low_th_1_0_full_n <= \^low_th_1_0_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_40
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      icmp_ln56_4_fu_379_p2_carry => icmp_ln56_4_fu_379_p2_carry_i_10_n_3,
      icmp_ln56_4_fu_379_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln56_4_fu_379_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
icmp_ln56_4_fu_379_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln56_4_fu_379_p2_carry_i_10_n_3
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^low_th_1_0_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__11_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_3\,
      Q => \^low_th_1_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^low_th_1_0_full_n\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__11_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_3\,
      Q => \^low_th_1_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(0),
      I1 => \^low_th_1_0_empty_n\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__7_n_3\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^low_th_1_0_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__5_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__7_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_27 is
  port (
    low_th_1_1_full_n : out STD_LOGIC;
    low_th_1_1_empty_n : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_1_1 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_27 : entity is "colordetect_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_27 is
  signal icmp_ln56_6_fu_412_p2_carry_i_10_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_3\ : STD_LOGIC;
  signal \^low_th_1_1_empty_n\ : STD_LOGIC;
  signal \^low_th_1_1_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_6_fu_412_p2_carry_i_10 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair129";
begin
  low_th_1_1_empty_n <= \^low_th_1_1_empty_n\;
  low_th_1_1_full_n <= \^low_th_1_1_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_39
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      icmp_ln56_6_fu_412_p2_carry => icmp_ln56_6_fu_412_p2_carry_i_10_n_3,
      icmp_ln56_6_fu_412_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln56_6_fu_412_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
icmp_ln56_6_fu_412_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln56_6_fu_412_p2_carry_i_10_n_3
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^low_th_1_1_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__7_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_3\,
      Q => \^low_th_1_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^low_th_1_1_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__7_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_3\,
      Q => \^low_th_1_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^low_th_1_1_empty_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^low_th_1_1_full_n\,
      I4 => ap_sync_reg_channel_write_low_th_1_1,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__8_n_3\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^low_th_1_1_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__6_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__8_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__6_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_28 is
  port (
    low_th_1_2_full_n : out STD_LOGIC;
    low_th_1_2_empty_n : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_1_2 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_28 : entity is "colordetect_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_28 is
  signal icmp_ln56_7_fu_434_p2_carry_i_10_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_3\ : STD_LOGIC;
  signal \^low_th_1_2_empty_n\ : STD_LOGIC;
  signal \^low_th_1_2_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_7_fu_434_p2_carry_i_10 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair134";
begin
  low_th_1_2_empty_n <= \^low_th_1_2_empty_n\;
  low_th_1_2_full_n <= \^low_th_1_2_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_38
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      icmp_ln56_7_fu_434_p2_carry => icmp_ln56_7_fu_434_p2_carry_i_10_n_3,
      icmp_ln56_7_fu_434_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln56_7_fu_434_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
icmp_ln56_7_fu_434_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln56_7_fu_434_p2_carry_i_10_n_3
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^low_th_1_2_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__4_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_3\,
      Q => \^low_th_1_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^low_th_1_2_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__4_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_3\,
      Q => \^low_th_1_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^low_th_1_2_empty_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^low_th_1_2_full_n\,
      I4 => ap_sync_reg_channel_write_low_th_1_2,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__9_n_3\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^low_th_1_2_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__7_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__9_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__7_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_29 is
  port (
    low_th_2_0_full_n : out STD_LOGIC;
    low_th_2_0_empty_n : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_2_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_29 : entity is "colordetect_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_29 is
  signal icmp_ln56_8_fu_475_p2_carry_i_10_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_3\ : STD_LOGIC;
  signal \^low_th_2_0_empty_n\ : STD_LOGIC;
  signal \^low_th_2_0_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__13_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__11_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_8_fu_475_p2_carry_i_10 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__11\ : label is "soft_lutpair139";
begin
  low_th_2_0_empty_n <= \^low_th_2_0_empty_n\;
  low_th_2_0_full_n <= \^low_th_2_0_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_37
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      icmp_ln56_8_fu_475_p2_carry => icmp_ln56_8_fu_475_p2_carry_i_10_n_3,
      icmp_ln56_8_fu_475_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln56_8_fu_475_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
icmp_ln56_8_fu_475_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln56_8_fu_475_p2_carry_i_10_n_3
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^low_th_2_0_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__5_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_3\,
      Q => \^low_th_2_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^low_th_2_0_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__5_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_3\,
      Q => \^low_th_2_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^low_th_2_0_empty_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^low_th_2_0_full_n\,
      I4 => ap_sync_reg_channel_write_low_th_2_0,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__13_n_3\
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^low_th_2_0_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__11_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__13_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__11_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_30 is
  port (
    low_th_2_1_full_n : out STD_LOGIC;
    low_th_2_1_empty_n : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_low_th_2_1 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_30 : entity is "colordetect_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_30 is
  signal icmp_ln56_10_fu_508_p2_carry_i_10_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_3\ : STD_LOGIC;
  signal \^low_th_2_1_empty_n\ : STD_LOGIC;
  signal \^low_th_2_1_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__14_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__12_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_10_fu_508_p2_carry_i_10 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__12\ : label is "soft_lutpair144";
begin
  low_th_2_1_empty_n <= \^low_th_2_1_empty_n\;
  low_th_2_1_full_n <= \^low_th_2_1_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg_36
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      icmp_ln56_10_fu_508_p2_carry => icmp_ln56_10_fu_508_p2_carry_i_10_n_3,
      icmp_ln56_10_fu_508_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln56_10_fu_508_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
icmp_ln56_10_fu_508_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln56_10_fu_508_p2_carry_i_10_n_3
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^low_th_2_1_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__6_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_3\,
      Q => \^low_th_2_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^low_th_2_1_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__6_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_3\,
      Q => \^low_th_2_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^low_th_2_1_empty_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^low_th_2_1_full_n\,
      I4 => ap_sync_reg_channel_write_low_th_2_1,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__14_n_3\
    );
\mOutPtr[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^low_th_2_1_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__12_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__14_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__12_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_31 is
  port (
    low_th_2_2_full_n : out STD_LOGIC;
    low_th_2_2_empty_n : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_31 : entity is "colordetect_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_31 is
  signal icmp_ln56_11_fu_530_p2_carry_i_10_n_3 : STD_LOGIC;
  signal \internal_empty_n_i_1__20_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__20_n_3\ : STD_LOGIC;
  signal \^low_th_2_2_empty_n\ : STD_LOGIC;
  signal \^low_th_2_2_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__15_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__13_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of icmp_ln56_11_fu_530_p2_carry_i_10 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__13\ : label is "soft_lutpair149";
begin
  low_th_2_2_empty_n <= \^low_th_2_2_empty_n\;
  low_th_2_2_full_n <= \^low_th_2_2_full_n\;
U_colordetect_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      icmp_ln56_11_fu_530_p2_carry => icmp_ln56_11_fu_530_p2_carry_i_10_n_3,
      icmp_ln56_11_fu_530_p2_carry_i_4_0 => \mOutPtr_reg_n_3_[1]\,
      icmp_ln56_11_fu_530_p2_carry_i_4_1 => \mOutPtr_reg_n_3_[0]\,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
icmp_ln56_11_fu_530_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      O => icmp_ln56_11_fu_530_p2_carry_i_10_n_3
    );
\internal_empty_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(0),
      I3 => shiftReg_ce,
      I4 => \^low_th_2_2_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__20_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__20_n_3\,
      Q => \^low_th_2_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^low_th_2_2_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__20_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__20_n_3\,
      Q => \^low_th_2_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777787788888788"
    )
        port map (
      I0 => Q(0),
      I1 => \^low_th_2_2_empty_n\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \^low_th_2_2_full_n\,
      I4 => \mOutPtr_reg[0]_1\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__15_n_3\
    );
\mOutPtr[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^low_th_2_2_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__13_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__15_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__13_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_x is
  port (
    imgHelper1_data_full_n : out STD_LOGIC;
    imgHelper1_data_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    imgHelper1_data_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    icmp_ln92_reg_705_pp0_iter1_reg : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_x;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_x is
  signal \^imghelper1_data_empty_n\ : STD_LOGIC;
  signal \^imghelper1_data_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__32_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__32_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__33_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__29_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__33\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__29\ : label is "soft_lutpair542";
begin
  imgHelper1_data_empty_n <= \^imghelper1_data_empty_n\;
  imgHelper1_data_full_n <= \^imghelper1_data_full_n\;
U_colordetect_accel_fifo_w8_d2_S_x_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_x_shiftReg
     port map (
      \B_V_data_1_payload_B_reg[7]\ => \mOutPtr_reg_n_3_[0]\,
      \B_V_data_1_payload_B_reg[7]_0\ => \mOutPtr_reg_n_3_[1]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_0\(0),
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]_0\,
      ap_clk => ap_clk,
      icmp_ln92_reg_705_pp0_iter1_reg => icmp_ln92_reg_705_pp0_iter1_reg,
      imgHelper1_data_dout(0) => imgHelper1_data_dout(0),
      imgHelper1_data_full_n => \^imghelper1_data_full_n\
    );
\internal_empty_n_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^imghelper1_data_empty_n\,
      I3 => xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__32_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__32_n_3\,
      Q => \^imghelper1_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^imghelper1_data_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__32_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__32_n_3\,
      Q => \^imghelper1_data_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^imghelper1_data_empty_n\,
      I1 => xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__33_n_3\
    );
\mOutPtr[1]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read,
      I3 => \^imghelper1_data_empty_n\,
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__29_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__33_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__29_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_read is
  port (
    full_n_reg : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY : in STD_LOGIC;
    \data_p2_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_read is
  signal align_len : STD_LOGIC;
  signal align_len0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \align_len_reg_n_3_[31]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal arlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[1]_i_2_n_3\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_3_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_45 : STD_LOGIC;
  signal buff_rdata_n_46 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_51 : STD_LOGIC;
  signal buff_rdata_n_52 : STD_LOGIC;
  signal buff_rdata_n_61 : STD_LOGIC;
  signal buff_rdata_n_62 : STD_LOGIC;
  signal buff_rdata_n_63 : STD_LOGIC;
  signal buff_rdata_n_64 : STD_LOGIC;
  signal buff_rdata_n_65 : STD_LOGIC;
  signal buff_rdata_n_66 : STD_LOGIC;
  signal buff_rdata_n_67 : STD_LOGIC;
  signal \bus_wide_gen.data_buf01_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.data_buf1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.data_buf1__0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_45\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_46\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_5_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.rdata_valid_t_reg_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.ready_for_data__0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \^could_multi_bursts.arvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_4_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_3\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal end_addr : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \end_addr_buf[11]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr_buf[11]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr_buf[11]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr_buf[11]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr_buf[15]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr_buf[15]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr_buf[15]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr_buf[15]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr_buf[19]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr_buf[19]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr_buf[19]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr_buf[19]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr_buf[23]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr_buf[23]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr_buf[23]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr_buf[23]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr_buf[27]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr_buf[27]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr_buf[27]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr_buf[27]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr_buf[31]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr_buf[31]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr_buf[31]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr_buf[31]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr_buf[3]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr_buf[3]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr_buf[3]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr_buf[3]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[63]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[63]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_4 : STD_LOGIC;
  signal fifo_rctl_n_5 : STD_LOGIC;
  signal fifo_rctl_n_6 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_100 : STD_LOGIC;
  signal fifo_rreq_n_101 : STD_LOGIC;
  signal fifo_rreq_n_102 : STD_LOGIC;
  signal fifo_rreq_n_103 : STD_LOGIC;
  signal fifo_rreq_n_104 : STD_LOGIC;
  signal fifo_rreq_n_105 : STD_LOGIC;
  signal fifo_rreq_n_106 : STD_LOGIC;
  signal fifo_rreq_n_107 : STD_LOGIC;
  signal fifo_rreq_n_108 : STD_LOGIC;
  signal fifo_rreq_n_109 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_110 : STD_LOGIC;
  signal fifo_rreq_n_111 : STD_LOGIC;
  signal fifo_rreq_n_112 : STD_LOGIC;
  signal fifo_rreq_n_113 : STD_LOGIC;
  signal fifo_rreq_n_114 : STD_LOGIC;
  signal fifo_rreq_n_115 : STD_LOGIC;
  signal fifo_rreq_n_116 : STD_LOGIC;
  signal fifo_rreq_n_117 : STD_LOGIC;
  signal fifo_rreq_n_118 : STD_LOGIC;
  signal fifo_rreq_n_119 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_120 : STD_LOGIC;
  signal fifo_rreq_n_121 : STD_LOGIC;
  signal fifo_rreq_n_122 : STD_LOGIC;
  signal fifo_rreq_n_123 : STD_LOGIC;
  signal fifo_rreq_n_124 : STD_LOGIC;
  signal fifo_rreq_n_125 : STD_LOGIC;
  signal fifo_rreq_n_126 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_71 : STD_LOGIC;
  signal fifo_rreq_n_72 : STD_LOGIC;
  signal fifo_rreq_n_73 : STD_LOGIC;
  signal fifo_rreq_n_74 : STD_LOGIC;
  signal fifo_rreq_n_75 : STD_LOGIC;
  signal fifo_rreq_n_76 : STD_LOGIC;
  signal fifo_rreq_n_77 : STD_LOGIC;
  signal fifo_rreq_n_78 : STD_LOGIC;
  signal fifo_rreq_n_79 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_80 : STD_LOGIC;
  signal fifo_rreq_n_81 : STD_LOGIC;
  signal fifo_rreq_n_82 : STD_LOGIC;
  signal fifo_rreq_n_83 : STD_LOGIC;
  signal fifo_rreq_n_84 : STD_LOGIC;
  signal fifo_rreq_n_85 : STD_LOGIC;
  signal fifo_rreq_n_86 : STD_LOGIC;
  signal fifo_rreq_n_87 : STD_LOGIC;
  signal fifo_rreq_n_88 : STD_LOGIC;
  signal fifo_rreq_n_89 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_n_90 : STD_LOGIC;
  signal fifo_rreq_n_91 : STD_LOGIC;
  signal fifo_rreq_n_92 : STD_LOGIC;
  signal fifo_rreq_n_93 : STD_LOGIC;
  signal fifo_rreq_n_94 : STD_LOGIC;
  signal fifo_rreq_n_95 : STD_LOGIC;
  signal fifo_rreq_n_96 : STD_LOGIC;
  signal fifo_rreq_n_97 : STD_LOGIC;
  signal fifo_rreq_n_98 : STD_LOGIC;
  signal fifo_rreq_n_99 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_3 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_n_5\ : STD_LOGIC;
  signal \first_sect_carry__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_n_5\ : STD_LOGIC;
  signal \first_sect_carry__2_n_6\ : STD_LOGIC;
  signal \first_sect_carry__3_i_1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_i_2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_n_6\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_3 : STD_LOGIC;
  signal first_sect_carry_i_2_n_3 : STD_LOGIC;
  signal first_sect_carry_i_3_n_3 : STD_LOGIC;
  signal first_sect_carry_i_4_n_3 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal \last_sect_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_n_5\ : STD_LOGIC;
  signal \last_sect_carry__1_n_6\ : STD_LOGIC;
  signal \last_sect_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_n_5\ : STD_LOGIC;
  signal \last_sect_carry__2_n_6\ : STD_LOGIC;
  signal \last_sect_carry__3_n_6\ : STD_LOGIC;
  signal last_sect_carry_i_1_n_3 : STD_LOGIC;
  signal last_sect_carry_i_2_n_3 : STD_LOGIC;
  signal last_sect_carry_i_3_n_3 : STD_LOGIC;
  signal last_sect_carry_i_4_n_3 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal mOutPtr19_out : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^m_axi_gmem0_araddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_10\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_9\ : STD_LOGIC;
  signal p_0_out_carry_n_10 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal pout17_out : STD_LOGIC;
  signal push : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_3 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \sect_addr_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[32]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[33]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[34]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[35]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[36]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[37]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[38]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[39]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[40]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[41]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[42]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[43]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[44]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[45]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[46]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[47]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[48]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[49]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[50]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[51]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[52]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[53]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[54]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[55]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[56]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[57]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[58]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[59]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[60]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[61]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[62]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[63]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_6\ : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[32]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[33]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[34]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[35]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[36]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[37]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[38]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[39]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[40]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[41]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[42]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[43]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[44]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[45]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[46]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[47]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[48]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[49]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[50]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[51]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_3\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[0]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[9]\ : STD_LOGIC;
  signal \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_first_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \beat_len_buf_reg[1]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[1]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \beat_len_buf_reg[5]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \beat_len_buf_reg[9]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[32]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[33]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[34]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[35]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[36]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[37]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[38]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[39]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[40]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[41]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[42]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[43]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[44]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[45]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[46]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[47]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[48]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[49]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[50]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[51]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[52]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[53]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[54]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[55]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[56]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[57]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[58]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[59]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[60]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[61]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[62]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[63]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair388";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[32]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[32]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[36]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[36]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[40]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[40]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[44]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[44]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[48]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[48]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[52]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[52]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[56]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[56]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[60]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[60]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[63]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[63]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair333";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[19]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[23]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[27]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[35]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[35]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[39]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[39]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[43]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[43]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[47]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[47]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[51]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[51]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[55]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[55]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[59]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[59]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[63]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[63]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[0]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair396";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__9\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \could_multi_bursts.ARVALID_Dummy_reg_0\ <= \^could_multi_bursts.arvalid_dummy_reg_0\;
  \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0);
  m_axi_gmem0_ARADDR(61 downto 0) <= \^m_axi_gmem0_araddr\(61 downto 0);
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(31),
      Q => \align_len_reg_n_3_[31]\,
      R => ap_rst_n_inv
    );
\beat_len_buf[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_3_[31]\,
      I1 => \start_addr_reg_n_3_[1]\,
      O => \beat_len_buf[1]_i_2_n_3\
    );
\beat_len_buf[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_3_[31]\,
      I1 => \start_addr_reg_n_3_[0]\,
      O => \beat_len_buf[1]_i_3_n_3\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[1]_i_1_n_3\,
      CO(2) => \beat_len_buf_reg[1]_i_1_n_4\,
      CO(1) => \beat_len_buf_reg[1]_i_1_n_5\,
      CO(0) => \beat_len_buf_reg[1]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \align_len_reg_n_3_[31]\,
      DI(0) => \align_len_reg_n_3_[31]\,
      O(3 downto 2) => beat_len_buf1(3 downto 2),
      O(1 downto 0) => \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \align_len_reg_n_3_[31]\,
      S(2) => \align_len_reg_n_3_[31]\,
      S(1) => \beat_len_buf[1]_i_2_n_3\,
      S(0) => \beat_len_buf[1]_i_3_n_3\
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[1]_i_1_n_3\,
      CO(3) => \beat_len_buf_reg[5]_i_1_n_3\,
      CO(2) => \beat_len_buf_reg[5]_i_1_n_4\,
      CO(1) => \beat_len_buf_reg[5]_i_1_n_5\,
      CO(0) => \beat_len_buf_reg[5]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(7 downto 4),
      S(3) => \align_len_reg_n_3_[31]\,
      S(2) => \align_len_reg_n_3_[31]\,
      S(1) => \align_len_reg_n_3_[31]\,
      S(0) => \align_len_reg_n_3_[31]\
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[5]_i_1_n_3\,
      CO(3) => \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_buf_reg[9]_i_1_n_4\,
      CO(1) => \beat_len_buf_reg[9]_i_1_n_5\,
      CO(0) => \beat_len_buf_reg[9]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(11 downto 8),
      S(3) => \align_len_reg_n_3_[31]\,
      S(2) => \align_len_reg_n_3_[31]\,
      S(1) => \align_len_reg_n_3_[31]\,
      S(0) => \align_len_reg_n_3_[31]\
    );
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_buffer__parameterized0\
     port map (
      D(32 downto 0) => D(32 downto 0),
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => mOutPtr19_out,
      Q(2 downto 1) => mOutPtr_reg(5 downto 4),
      Q(0) => mOutPtr_reg(0),
      S(3) => buff_rdata_n_61,
      S(2) => buff_rdata_n_62,
      S(1) => buff_rdata_n_63,
      S(0) => buff_rdata_n_64,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf01_in\(7 downto 0) => \bus_wide_gen.data_buf01_in\(7 downto 0),
      \bus_wide_gen.data_buf1__0\ => \bus_wide_gen.data_buf1__0\,
      \bus_wide_gen.data_buf_reg[8]\(1 downto 0) => \bus_wide_gen.data_buf1\(1 downto 0),
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \dout_buf_reg[16]_0\ => buff_rdata_n_12,
      \dout_buf_reg[17]_0\ => buff_rdata_n_46,
      \dout_buf_reg[18]_0\ => buff_rdata_n_47,
      \dout_buf_reg[19]_0\ => buff_rdata_n_48,
      \dout_buf_reg[20]_0\ => buff_rdata_n_49,
      \dout_buf_reg[21]_0\ => buff_rdata_n_50,
      \dout_buf_reg[22]_0\ => buff_rdata_n_51,
      \dout_buf_reg[23]_0\ => buff_rdata_n_52,
      \dout_buf_reg[34]_0\(32) => data_pack(34),
      \dout_buf_reg[34]_0\(31) => buff_rdata_n_14,
      \dout_buf_reg[34]_0\(30) => buff_rdata_n_15,
      \dout_buf_reg[34]_0\(29) => buff_rdata_n_16,
      \dout_buf_reg[34]_0\(28) => buff_rdata_n_17,
      \dout_buf_reg[34]_0\(27) => buff_rdata_n_18,
      \dout_buf_reg[34]_0\(26) => buff_rdata_n_19,
      \dout_buf_reg[34]_0\(25) => buff_rdata_n_20,
      \dout_buf_reg[34]_0\(24) => buff_rdata_n_21,
      \dout_buf_reg[34]_0\(23) => buff_rdata_n_22,
      \dout_buf_reg[34]_0\(22) => buff_rdata_n_23,
      \dout_buf_reg[34]_0\(21) => buff_rdata_n_24,
      \dout_buf_reg[34]_0\(20) => buff_rdata_n_25,
      \dout_buf_reg[34]_0\(19) => buff_rdata_n_26,
      \dout_buf_reg[34]_0\(18) => buff_rdata_n_27,
      \dout_buf_reg[34]_0\(17) => buff_rdata_n_28,
      \dout_buf_reg[34]_0\(16) => buff_rdata_n_29,
      \dout_buf_reg[34]_0\(15) => buff_rdata_n_30,
      \dout_buf_reg[34]_0\(14) => buff_rdata_n_31,
      \dout_buf_reg[34]_0\(13) => buff_rdata_n_32,
      \dout_buf_reg[34]_0\(12) => buff_rdata_n_33,
      \dout_buf_reg[34]_0\(11) => buff_rdata_n_34,
      \dout_buf_reg[34]_0\(10) => buff_rdata_n_35,
      \dout_buf_reg[34]_0\(9) => buff_rdata_n_36,
      \dout_buf_reg[34]_0\(8) => buff_rdata_n_37,
      \dout_buf_reg[34]_0\(7) => buff_rdata_n_38,
      \dout_buf_reg[34]_0\(6) => buff_rdata_n_39,
      \dout_buf_reg[34]_0\(5) => buff_rdata_n_40,
      \dout_buf_reg[34]_0\(4) => buff_rdata_n_41,
      \dout_buf_reg[34]_0\(3) => buff_rdata_n_42,
      \dout_buf_reg[34]_0\(2) => buff_rdata_n_43,
      \dout_buf_reg[34]_0\(1) => buff_rdata_n_44,
      \dout_buf_reg[34]_0\(0) => buff_rdata_n_45,
      full_n_reg_0 => full_n_reg,
      \mOutPtr_reg[6]_0\(2) => buff_rdata_n_65,
      \mOutPtr_reg[6]_0\(1) => buff_rdata_n_66,
      \mOutPtr_reg[6]_0\(0) => buff_rdata_n_67,
      \mOutPtr_reg[7]_0\(6) => \p_0_out_carry__0_n_8\,
      \mOutPtr_reg[7]_0\(5) => \p_0_out_carry__0_n_9\,
      \mOutPtr_reg[7]_0\(4) => \p_0_out_carry__0_n_10\,
      \mOutPtr_reg[7]_0\(3) => p_0_out_carry_n_7,
      \mOutPtr_reg[7]_0\(2) => p_0_out_carry_n_8,
      \mOutPtr_reg[7]_0\(1) => p_0_out_carry_n_9,
      \mOutPtr_reg[7]_0\(0) => p_0_out_carry_n_10,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_30\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[0]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_20\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_19\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_18\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[16]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[17]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_12\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[18]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_11\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[19]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_29\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[1]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_10\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[20]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_9\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[21]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_8\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[22]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_7\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[23]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => buff_rdata_n_21,
      Q => \bus_wide_gen.data_buf_reg_n_3_[24]\,
      R => \bus_wide_gen.fifo_burst_n_39\
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => buff_rdata_n_20,
      Q => \bus_wide_gen.data_buf_reg_n_3_[25]\,
      R => \bus_wide_gen.fifo_burst_n_39\
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => buff_rdata_n_19,
      Q => \bus_wide_gen.data_buf_reg_n_3_[26]\,
      R => \bus_wide_gen.fifo_burst_n_39\
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => buff_rdata_n_18,
      Q => \bus_wide_gen.data_buf_reg_n_3_[27]\,
      R => \bus_wide_gen.fifo_burst_n_39\
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => buff_rdata_n_17,
      Q => \bus_wide_gen.data_buf_reg_n_3_[28]\,
      R => \bus_wide_gen.fifo_burst_n_39\
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => buff_rdata_n_16,
      Q => \bus_wide_gen.data_buf_reg_n_3_[29]\,
      R => \bus_wide_gen.fifo_burst_n_39\
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[2]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => buff_rdata_n_15,
      Q => \bus_wide_gen.data_buf_reg_n_3_[30]\,
      R => \bus_wide_gen.fifo_burst_n_39\
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => buff_rdata_n_14,
      Q => \bus_wide_gen.data_buf_reg_n_3_[31]\,
      R => \bus_wide_gen.fifo_burst_n_39\
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[3]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[4]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_25\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[5]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_24\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[6]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_23\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[7]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_22\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_21\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[9]\,
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo
     port map (
      D(23) => \bus_wide_gen.fifo_burst_n_7\,
      D(22) => \bus_wide_gen.fifo_burst_n_8\,
      D(21) => \bus_wide_gen.fifo_burst_n_9\,
      D(20) => \bus_wide_gen.fifo_burst_n_10\,
      D(19) => \bus_wide_gen.fifo_burst_n_11\,
      D(18) => \bus_wide_gen.fifo_burst_n_12\,
      D(17) => \bus_wide_gen.fifo_burst_n_13\,
      D(16) => \bus_wide_gen.fifo_burst_n_14\,
      D(15) => \bus_wide_gen.fifo_burst_n_15\,
      D(14) => \bus_wide_gen.fifo_burst_n_16\,
      D(13) => \bus_wide_gen.fifo_burst_n_17\,
      D(12) => \bus_wide_gen.fifo_burst_n_18\,
      D(11) => \bus_wide_gen.fifo_burst_n_19\,
      D(10) => \bus_wide_gen.fifo_burst_n_20\,
      D(9) => \bus_wide_gen.fifo_burst_n_21\,
      D(8) => \bus_wide_gen.fifo_burst_n_22\,
      D(7) => \bus_wide_gen.fifo_burst_n_23\,
      D(6) => \bus_wide_gen.fifo_burst_n_24\,
      D(5) => \bus_wide_gen.fifo_burst_n_25\,
      D(4) => \bus_wide_gen.fifo_burst_n_26\,
      D(3) => \bus_wide_gen.fifo_burst_n_27\,
      D(2) => \bus_wide_gen.fifo_burst_n_28\,
      D(1) => \bus_wide_gen.fifo_burst_n_29\,
      D(0) => \bus_wide_gen.fifo_burst_n_30\,
      Q(7 downto 0) => \bus_wide_gen.len_cnt_reg\(7 downto 0),
      SR(0) => \bus_wide_gen.fifo_burst_n_40\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf01_in\(7 downto 0) => \bus_wide_gen.data_buf01_in\(7 downto 0),
      \bus_wide_gen.data_buf1__0\ => \bus_wide_gen.data_buf1__0\,
      \bus_wide_gen.data_buf_reg[10]\ => buff_rdata_n_47,
      \bus_wide_gen.data_buf_reg[11]\ => buff_rdata_n_48,
      \bus_wide_gen.data_buf_reg[12]\ => buff_rdata_n_49,
      \bus_wide_gen.data_buf_reg[13]\ => buff_rdata_n_50,
      \bus_wide_gen.data_buf_reg[14]\ => buff_rdata_n_51,
      \bus_wide_gen.data_buf_reg[15]\ => buff_rdata_n_52,
      \bus_wide_gen.data_buf_reg[15]_0\(15) => \bus_wide_gen.data_buf_reg_n_3_[23]\,
      \bus_wide_gen.data_buf_reg[15]_0\(14) => \bus_wide_gen.data_buf_reg_n_3_[22]\,
      \bus_wide_gen.data_buf_reg[15]_0\(13) => \bus_wide_gen.data_buf_reg_n_3_[21]\,
      \bus_wide_gen.data_buf_reg[15]_0\(12) => \bus_wide_gen.data_buf_reg_n_3_[20]\,
      \bus_wide_gen.data_buf_reg[15]_0\(11) => \bus_wide_gen.data_buf_reg_n_3_[19]\,
      \bus_wide_gen.data_buf_reg[15]_0\(10) => \bus_wide_gen.data_buf_reg_n_3_[18]\,
      \bus_wide_gen.data_buf_reg[15]_0\(9) => \bus_wide_gen.data_buf_reg_n_3_[17]\,
      \bus_wide_gen.data_buf_reg[15]_0\(8) => \bus_wide_gen.data_buf_reg_n_3_[16]\,
      \bus_wide_gen.data_buf_reg[15]_0\(7) => \bus_wide_gen.data_buf_reg_n_3_[15]\,
      \bus_wide_gen.data_buf_reg[15]_0\(6) => \bus_wide_gen.data_buf_reg_n_3_[14]\,
      \bus_wide_gen.data_buf_reg[15]_0\(5) => \bus_wide_gen.data_buf_reg_n_3_[13]\,
      \bus_wide_gen.data_buf_reg[15]_0\(4) => \bus_wide_gen.data_buf_reg_n_3_[12]\,
      \bus_wide_gen.data_buf_reg[15]_0\(3) => \bus_wide_gen.data_buf_reg_n_3_[11]\,
      \bus_wide_gen.data_buf_reg[15]_0\(2) => \bus_wide_gen.data_buf_reg_n_3_[10]\,
      \bus_wide_gen.data_buf_reg[15]_0\(1) => \bus_wide_gen.data_buf_reg_n_3_[9]\,
      \bus_wide_gen.data_buf_reg[15]_0\(0) => \bus_wide_gen.data_buf_reg_n_3_[8]\,
      \bus_wide_gen.data_buf_reg[16]\ => \bus_wide_gen.data_buf_reg_n_3_[24]\,
      \bus_wide_gen.data_buf_reg[17]\ => \bus_wide_gen.data_buf_reg_n_3_[25]\,
      \bus_wide_gen.data_buf_reg[18]\ => \bus_wide_gen.data_buf_reg_n_3_[26]\,
      \bus_wide_gen.data_buf_reg[19]\ => \bus_wide_gen.data_buf_reg_n_3_[27]\,
      \bus_wide_gen.data_buf_reg[20]\ => \bus_wide_gen.data_buf_reg_n_3_[28]\,
      \bus_wide_gen.data_buf_reg[21]\ => \bus_wide_gen.data_buf_reg_n_3_[29]\,
      \bus_wide_gen.data_buf_reg[22]\ => \bus_wide_gen.data_buf_reg_n_3_[30]\,
      \bus_wide_gen.data_buf_reg[23]\ => \bus_wide_gen.data_buf_reg_n_3_[31]\,
      \bus_wide_gen.data_buf_reg[8]\ => buff_rdata_n_12,
      \bus_wide_gen.data_buf_reg[9]\ => buff_rdata_n_46,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.len_cnt_reg[0]\ => fifo_rctl_n_8,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_3\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_46\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_3_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_45\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_3_[1]\,
      \could_multi_bursts.arlen_buf_reg[3]\(9) => \sect_len_buf_reg_n_3_[9]\,
      \could_multi_bursts.arlen_buf_reg[3]\(8) => \sect_len_buf_reg_n_3_[8]\,
      \could_multi_bursts.arlen_buf_reg[3]\(7) => \sect_len_buf_reg_n_3_[7]\,
      \could_multi_bursts.arlen_buf_reg[3]\(6) => \sect_len_buf_reg_n_3_[6]\,
      \could_multi_bursts.arlen_buf_reg[3]\(5) => \sect_len_buf_reg_n_3_[5]\,
      \could_multi_bursts.arlen_buf_reg[3]\(4) => \sect_len_buf_reg_n_3_[4]\,
      \could_multi_bursts.arlen_buf_reg[3]\(3) => \sect_len_buf_reg_n_3_[3]\,
      \could_multi_bursts.arlen_buf_reg[3]\(2) => \sect_len_buf_reg_n_3_[2]\,
      \could_multi_bursts.arlen_buf_reg[3]\(1) => \sect_len_buf_reg_n_3_[1]\,
      \could_multi_bursts.arlen_buf_reg[3]\(0) => \sect_len_buf_reg_n_3_[0]\,
      \could_multi_bursts.arlen_buf_reg[3]_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \could_multi_bursts.loop_cnt_reg[2]\ => \bus_wide_gen.fifo_burst_n_37\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      data_vld_reg_0 => \^could_multi_bursts.arvalid_dummy_reg_0\,
      data_vld_reg_1 => \could_multi_bursts.sect_handling_reg_n_3\,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      \in\(3 downto 0) => arlen_tmp(3 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      pout17_out => pout17_out,
      \pout_reg[3]\(32) => data_pack(34),
      \pout_reg[3]\(31) => buff_rdata_n_14,
      \pout_reg[3]\(30) => buff_rdata_n_15,
      \pout_reg[3]\(29) => buff_rdata_n_16,
      \pout_reg[3]\(28) => buff_rdata_n_17,
      \pout_reg[3]\(27) => buff_rdata_n_18,
      \pout_reg[3]\(26) => buff_rdata_n_19,
      \pout_reg[3]\(25) => buff_rdata_n_20,
      \pout_reg[3]\(24) => buff_rdata_n_21,
      \pout_reg[3]\(23) => buff_rdata_n_22,
      \pout_reg[3]\(22) => buff_rdata_n_23,
      \pout_reg[3]\(21) => buff_rdata_n_24,
      \pout_reg[3]\(20) => buff_rdata_n_25,
      \pout_reg[3]\(19) => buff_rdata_n_26,
      \pout_reg[3]\(18) => buff_rdata_n_27,
      \pout_reg[3]\(17) => buff_rdata_n_28,
      \pout_reg[3]\(16) => buff_rdata_n_29,
      \pout_reg[3]\(15) => buff_rdata_n_30,
      \pout_reg[3]\(14) => buff_rdata_n_31,
      \pout_reg[3]\(13) => buff_rdata_n_32,
      \pout_reg[3]\(12) => buff_rdata_n_33,
      \pout_reg[3]\(11) => buff_rdata_n_34,
      \pout_reg[3]\(10) => buff_rdata_n_35,
      \pout_reg[3]\(9) => buff_rdata_n_36,
      \pout_reg[3]\(8) => buff_rdata_n_37,
      \pout_reg[3]\(7) => buff_rdata_n_38,
      \pout_reg[3]\(6) => buff_rdata_n_39,
      \pout_reg[3]\(5) => buff_rdata_n_40,
      \pout_reg[3]\(4) => buff_rdata_n_41,
      \pout_reg[3]\(3) => buff_rdata_n_42,
      \pout_reg[3]\(2) => buff_rdata_n_43,
      \pout_reg[3]\(1) => buff_rdata_n_44,
      \pout_reg[3]\(0) => buff_rdata_n_45,
      \pout_reg[3]_0\ => fifo_rctl_n_5,
      \pout_reg[3]_1\ => fifo_rctl_n_4,
      \q_reg[11]_0\(1 downto 0) => \bus_wide_gen.data_buf1\(1 downto 0),
      \q_reg[11]_1\ => \bus_wide_gen.fifo_burst_n_34\,
      \q_reg[11]_2\ => \bus_wide_gen.fifo_burst_n_39\,
      \q_reg[11]_3\(1) => \sect_addr_buf_reg_n_3_[1]\,
      \q_reg[11]_3\(0) => \sect_addr_buf_reg_n_3_[0]\,
      \q_reg[8]_0\ => \sect_end_buf_reg_n_3_[0]\,
      \q_reg[9]_0\ => \sect_end_buf_reg_n_3_[1]\,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg => \bus_wide_gen.fifo_burst_n_38\,
      \sect_len_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_35\,
      \sect_len_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_36\,
      sel => push
    );
\bus_wide_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      O => \p_0_in__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      O => \p_0_in__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(2),
      O => \p_0_in__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(1),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(2),
      I3 => \bus_wide_gen.len_cnt_reg\(3),
      O => \p_0_in__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(2),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(3),
      I4 => \bus_wide_gen.len_cnt_reg\(4),
      O => \p_0_in__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(3),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(2),
      I4 => \bus_wide_gen.len_cnt_reg\(4),
      I5 => \bus_wide_gen.len_cnt_reg\(5),
      O => \p_0_in__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5_n_3\,
      I1 => \bus_wide_gen.len_cnt_reg\(6),
      O => \p_0_in__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5_n_3\,
      I1 => \bus_wide_gen.len_cnt_reg\(6),
      I2 => \bus_wide_gen.len_cnt_reg\(7),
      O => \p_0_in__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(0),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \bus_wide_gen.len_cnt[7]_i_5_n_3\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(0),
      Q => \bus_wide_gen.len_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_40\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(1),
      Q => \bus_wide_gen.len_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_40\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(2),
      Q => \bus_wide_gen.len_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_40\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(3),
      Q => \bus_wide_gen.len_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_40\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(4),
      Q => \bus_wide_gen.len_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_40\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(5),
      Q => \bus_wide_gen.len_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_40\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(6),
      Q => \bus_wide_gen.len_cnt_reg\(6),
      R => \bus_wide_gen.fifo_burst_n_40\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(7),
      Q => \bus_wide_gen.len_cnt_reg\(7),
      R => \bus_wide_gen.fifo_burst_n_40\
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_38\,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_3\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_46\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_3_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_45\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_3_[1]\,
      R => '0'
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_6,
      Q => \^could_multi_bursts.arvalid_dummy_reg_0\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[10]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(10),
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[11]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(11),
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[2]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(2),
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[32]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(32),
      O => araddr_tmp(32)
    );
\could_multi_bursts.araddr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[33]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(33),
      O => araddr_tmp(33)
    );
\could_multi_bursts.araddr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[34]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(34),
      O => araddr_tmp(34)
    );
\could_multi_bursts.araddr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[35]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(35),
      O => araddr_tmp(35)
    );
\could_multi_bursts.araddr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[36]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(36),
      O => araddr_tmp(36)
    );
\could_multi_bursts.araddr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[37]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(37),
      O => araddr_tmp(37)
    );
\could_multi_bursts.araddr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[38]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(38),
      O => araddr_tmp(38)
    );
\could_multi_bursts.araddr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[39]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(39),
      O => araddr_tmp(39)
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[3]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(3),
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[40]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(40),
      O => araddr_tmp(40)
    );
\could_multi_bursts.araddr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[41]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(41),
      O => araddr_tmp(41)
    );
\could_multi_bursts.araddr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[42]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(42),
      O => araddr_tmp(42)
    );
\could_multi_bursts.araddr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[43]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(43),
      O => araddr_tmp(43)
    );
\could_multi_bursts.araddr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[44]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(44),
      O => araddr_tmp(44)
    );
\could_multi_bursts.araddr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[45]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(45),
      O => araddr_tmp(45)
    );
\could_multi_bursts.araddr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[46]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(46),
      O => araddr_tmp(46)
    );
\could_multi_bursts.araddr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[47]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(47),
      O => araddr_tmp(47)
    );
\could_multi_bursts.araddr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[48]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(48),
      O => araddr_tmp(48)
    );
\could_multi_bursts.araddr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[49]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(49),
      O => araddr_tmp(49)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[4]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(4),
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(2),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_3\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(1),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_3\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(0),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_3\
    );
\could_multi_bursts.araddr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[50]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(50),
      O => araddr_tmp(50)
    );
\could_multi_bursts.araddr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[51]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(51),
      O => araddr_tmp(51)
    );
\could_multi_bursts.araddr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[52]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(52),
      O => araddr_tmp(52)
    );
\could_multi_bursts.araddr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[53]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(53),
      O => araddr_tmp(53)
    );
\could_multi_bursts.araddr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[54]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(54),
      O => araddr_tmp(54)
    );
\could_multi_bursts.araddr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[55]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(55),
      O => araddr_tmp(55)
    );
\could_multi_bursts.araddr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[56]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(56),
      O => araddr_tmp(56)
    );
\could_multi_bursts.araddr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[57]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(57),
      O => araddr_tmp(57)
    );
\could_multi_bursts.araddr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[58]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(58),
      O => araddr_tmp(58)
    );
\could_multi_bursts.araddr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[59]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(59),
      O => araddr_tmp(59)
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[5]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(5),
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[60]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(60),
      O => araddr_tmp(60)
    );
\could_multi_bursts.araddr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[61]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(61),
      O => araddr_tmp(61)
    );
\could_multi_bursts.araddr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[62]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(62),
      O => araddr_tmp(62)
    );
\could_multi_bursts.araddr_buf[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[63]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(63),
      O => araddr_tmp(63)
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[6]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(6),
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[7]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(7),
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[8]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(8),
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(4),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_3\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(3),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_3\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[9]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(9),
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(10),
      Q => \^m_axi_gmem0_araddr\(8),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(11),
      Q => \^m_axi_gmem0_araddr\(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(12),
      Q => \^m_axi_gmem0_araddr\(10),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem0_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(13),
      Q => \^m_axi_gmem0_araddr\(11),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(14),
      Q => \^m_axi_gmem0_araddr\(12),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(15),
      Q => \^m_axi_gmem0_araddr\(13),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(16),
      Q => \^m_axi_gmem0_araddr\(14),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(17),
      Q => \^m_axi_gmem0_araddr\(15),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(18),
      Q => \^m_axi_gmem0_araddr\(16),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(19),
      Q => \^m_axi_gmem0_araddr\(17),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(20),
      Q => \^m_axi_gmem0_araddr\(18),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(21),
      Q => \^m_axi_gmem0_araddr\(19),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(22),
      Q => \^m_axi_gmem0_araddr\(20),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(23),
      Q => \^m_axi_gmem0_araddr\(21),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(24),
      Q => \^m_axi_gmem0_araddr\(22),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(25),
      Q => \^m_axi_gmem0_araddr\(23),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(26),
      Q => \^m_axi_gmem0_araddr\(24),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(27),
      Q => \^m_axi_gmem0_araddr\(25),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(28),
      Q => \^m_axi_gmem0_araddr\(26),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(29),
      Q => \^m_axi_gmem0_araddr\(27),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(2),
      Q => \^m_axi_gmem0_araddr\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(30),
      Q => \^m_axi_gmem0_araddr\(28),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(31),
      Q => \^m_axi_gmem0_araddr\(29),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(32),
      Q => \^m_axi_gmem0_araddr\(30),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(32 downto 29),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(30 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(33),
      Q => \^m_axi_gmem0_araddr\(31),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(34),
      Q => \^m_axi_gmem0_araddr\(32),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(35),
      Q => \^m_axi_gmem0_araddr\(33),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(36),
      Q => \^m_axi_gmem0_araddr\(34),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(36 downto 33),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(34 downto 31)
    );
\could_multi_bursts.araddr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(37),
      Q => \^m_axi_gmem0_araddr\(35),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(38),
      Q => \^m_axi_gmem0_araddr\(36),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(39),
      Q => \^m_axi_gmem0_araddr\(37),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(3),
      Q => \^m_axi_gmem0_araddr\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(40),
      Q => \^m_axi_gmem0_araddr\(38),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(40 downto 37),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(38 downto 35)
    );
\could_multi_bursts.araddr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(41),
      Q => \^m_axi_gmem0_araddr\(39),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(42),
      Q => \^m_axi_gmem0_araddr\(40),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(43),
      Q => \^m_axi_gmem0_araddr\(41),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(44),
      Q => \^m_axi_gmem0_araddr\(42),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(44 downto 41),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(42 downto 39)
    );
\could_multi_bursts.araddr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(45),
      Q => \^m_axi_gmem0_araddr\(43),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(46),
      Q => \^m_axi_gmem0_araddr\(44),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(47),
      Q => \^m_axi_gmem0_araddr\(45),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(48),
      Q => \^m_axi_gmem0_araddr\(46),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[48]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(48 downto 45),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(46 downto 43)
    );
\could_multi_bursts.araddr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(49),
      Q => \^m_axi_gmem0_araddr\(47),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(4),
      Q => \^m_axi_gmem0_araddr\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem0_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_3\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_3\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_3\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(50),
      Q => \^m_axi_gmem0_araddr\(48),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(51),
      Q => \^m_axi_gmem0_araddr\(49),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(52),
      Q => \^m_axi_gmem0_araddr\(50),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[52]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(52 downto 49),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(50 downto 47)
    );
\could_multi_bursts.araddr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(53),
      Q => \^m_axi_gmem0_araddr\(51),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(54),
      Q => \^m_axi_gmem0_araddr\(52),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(55),
      Q => \^m_axi_gmem0_araddr\(53),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(56),
      Q => \^m_axi_gmem0_araddr\(54),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[56]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(56 downto 53),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(54 downto 51)
    );
\could_multi_bursts.araddr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(57),
      Q => \^m_axi_gmem0_araddr\(55),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(58),
      Q => \^m_axi_gmem0_araddr\(56),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(59),
      Q => \^m_axi_gmem0_araddr\(57),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(5),
      Q => \^m_axi_gmem0_araddr\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(60),
      Q => \^m_axi_gmem0_araddr\(58),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[60]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(60 downto 57),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(58 downto 55)
    );
\could_multi_bursts.araddr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(61),
      Q => \^m_axi_gmem0_araddr\(59),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(62),
      Q => \^m_axi_gmem0_araddr\(60),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(63),
      Q => \^m_axi_gmem0_araddr\(61),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[63]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[63]_i_4_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem0_araddr\(61 downto 59)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(6),
      Q => \^m_axi_gmem0_araddr\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(7),
      Q => \^m_axi_gmem0_araddr\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(8),
      Q => \^m_axi_gmem0_araddr\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem0_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem0_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3_n_3\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4_n_3\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(9),
      Q => \^m_axi_gmem0_araddr\(7),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(0),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(1),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(2),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(3),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_14,
      Q => \could_multi_bursts.sect_handling_reg_n_3\,
      R => ap_rst_n_inv
    );
\end_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[11]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[11]_i_2_n_3\
    );
\end_addr_buf[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[10]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[11]_i_3_n_3\
    );
\end_addr_buf[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[9]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[11]_i_4_n_3\
    );
\end_addr_buf[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[8]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[11]_i_5_n_3\
    );
\end_addr_buf[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[15]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[15]_i_2_n_3\
    );
\end_addr_buf[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[14]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[15]_i_3_n_3\
    );
\end_addr_buf[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[13]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[15]_i_4_n_3\
    );
\end_addr_buf[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[12]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[15]_i_5_n_3\
    );
\end_addr_buf[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[19]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[19]_i_2_n_3\
    );
\end_addr_buf[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[18]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[19]_i_3_n_3\
    );
\end_addr_buf[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[17]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[19]_i_4_n_3\
    );
\end_addr_buf[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[16]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[19]_i_5_n_3\
    );
\end_addr_buf[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[23]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[23]_i_2_n_3\
    );
\end_addr_buf[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[22]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[23]_i_3_n_3\
    );
\end_addr_buf[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[21]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[23]_i_4_n_3\
    );
\end_addr_buf[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[20]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[23]_i_5_n_3\
    );
\end_addr_buf[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[27]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[27]_i_2_n_3\
    );
\end_addr_buf[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[26]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[27]_i_3_n_3\
    );
\end_addr_buf[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[25]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[27]_i_4_n_3\
    );
\end_addr_buf[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[24]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[27]_i_5_n_3\
    );
\end_addr_buf[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[31]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[31]_i_2_n_3\
    );
\end_addr_buf[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[30]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[31]_i_3_n_3\
    );
\end_addr_buf[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[29]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[31]_i_4_n_3\
    );
\end_addr_buf[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[28]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[31]_i_5_n_3\
    );
\end_addr_buf[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[3]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[3]_i_2_n_3\
    );
\end_addr_buf[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[2]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[3]_i_3_n_3\
    );
\end_addr_buf[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[1]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[3]_i_4_n_3\
    );
\end_addr_buf[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[0]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[3]_i_5_n_3\
    );
\end_addr_buf[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[7]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[7]_i_2_n_3\
    );
\end_addr_buf[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[6]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[7]_i_3_n_3\
    );
\end_addr_buf[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[5]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[7]_i_4_n_3\
    );
\end_addr_buf[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[4]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[7]_i_5_n_3\
    );
\end_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(0),
      Q => \end_addr_buf_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_3_[10]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_3_[11]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[7]_i_1_n_3\,
      CO(3) => \end_addr_buf_reg[11]_i_1_n_3\,
      CO(2) => \end_addr_buf_reg[11]_i_1_n_4\,
      CO(1) => \end_addr_buf_reg[11]_i_1_n_5\,
      CO(0) => \end_addr_buf_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[11]\,
      DI(2) => \start_addr_reg_n_3_[10]\,
      DI(1) => \start_addr_reg_n_3_[9]\,
      DI(0) => \start_addr_reg_n_3_[8]\,
      O(3 downto 0) => end_addr(11 downto 8),
      S(3) => \end_addr_buf[11]_i_2_n_3\,
      S(2) => \end_addr_buf[11]_i_3_n_3\,
      S(1) => \end_addr_buf[11]_i_4_n_3\,
      S(0) => \end_addr_buf[11]_i_5_n_3\
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[11]_i_1_n_3\,
      CO(3) => \end_addr_buf_reg[15]_i_1_n_3\,
      CO(2) => \end_addr_buf_reg[15]_i_1_n_4\,
      CO(1) => \end_addr_buf_reg[15]_i_1_n_5\,
      CO(0) => \end_addr_buf_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[15]\,
      DI(2) => \start_addr_reg_n_3_[14]\,
      DI(1) => \start_addr_reg_n_3_[13]\,
      DI(0) => \start_addr_reg_n_3_[12]\,
      O(3 downto 0) => end_addr(15 downto 12),
      S(3) => \end_addr_buf[15]_i_2_n_3\,
      S(2) => \end_addr_buf[15]_i_3_n_3\,
      S(1) => \end_addr_buf[15]_i_4_n_3\,
      S(0) => \end_addr_buf[15]_i_5_n_3\
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[15]_i_1_n_3\,
      CO(3) => \end_addr_buf_reg[19]_i_1_n_3\,
      CO(2) => \end_addr_buf_reg[19]_i_1_n_4\,
      CO(1) => \end_addr_buf_reg[19]_i_1_n_5\,
      CO(0) => \end_addr_buf_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[19]\,
      DI(2) => \start_addr_reg_n_3_[18]\,
      DI(1) => \start_addr_reg_n_3_[17]\,
      DI(0) => \start_addr_reg_n_3_[16]\,
      O(3 downto 0) => end_addr(19 downto 16),
      S(3) => \end_addr_buf[19]_i_2_n_3\,
      S(2) => \end_addr_buf[19]_i_3_n_3\,
      S(1) => \end_addr_buf[19]_i_4_n_3\,
      S(0) => \end_addr_buf[19]_i_5_n_3\
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[19]_i_1_n_3\,
      CO(3) => \end_addr_buf_reg[23]_i_1_n_3\,
      CO(2) => \end_addr_buf_reg[23]_i_1_n_4\,
      CO(1) => \end_addr_buf_reg[23]_i_1_n_5\,
      CO(0) => \end_addr_buf_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[23]\,
      DI(2) => \start_addr_reg_n_3_[22]\,
      DI(1) => \start_addr_reg_n_3_[21]\,
      DI(0) => \start_addr_reg_n_3_[20]\,
      O(3 downto 0) => end_addr(23 downto 20),
      S(3) => \end_addr_buf[23]_i_2_n_3\,
      S(2) => \end_addr_buf[23]_i_3_n_3\,
      S(1) => \end_addr_buf[23]_i_4_n_3\,
      S(0) => \end_addr_buf[23]_i_5_n_3\
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[23]_i_1_n_3\,
      CO(3) => \end_addr_buf_reg[27]_i_1_n_3\,
      CO(2) => \end_addr_buf_reg[27]_i_1_n_4\,
      CO(1) => \end_addr_buf_reg[27]_i_1_n_5\,
      CO(0) => \end_addr_buf_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[27]\,
      DI(2) => \start_addr_reg_n_3_[26]\,
      DI(1) => \start_addr_reg_n_3_[25]\,
      DI(0) => \start_addr_reg_n_3_[24]\,
      O(3 downto 0) => end_addr(27 downto 24),
      S(3) => \end_addr_buf[27]_i_2_n_3\,
      S(2) => \end_addr_buf[27]_i_3_n_3\,
      S(1) => \end_addr_buf[27]_i_4_n_3\,
      S(0) => \end_addr_buf[27]_i_5_n_3\
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[27]_i_1_n_3\,
      CO(3) => \end_addr_buf_reg[31]_i_1_n_3\,
      CO(2) => \end_addr_buf_reg[31]_i_1_n_4\,
      CO(1) => \end_addr_buf_reg[31]_i_1_n_5\,
      CO(0) => \end_addr_buf_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[31]\,
      DI(2) => \start_addr_reg_n_3_[30]\,
      DI(1) => \start_addr_reg_n_3_[29]\,
      DI(0) => \start_addr_reg_n_3_[28]\,
      O(3 downto 0) => end_addr(31 downto 28),
      S(3) => \end_addr_buf[31]_i_2_n_3\,
      S(2) => \end_addr_buf[31]_i_3_n_3\,
      S(1) => \end_addr_buf[31]_i_4_n_3\,
      S(0) => \end_addr_buf[31]_i_5_n_3\
    );
\end_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(32),
      Q => p_0_in0_in(20),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(33),
      Q => p_0_in0_in(21),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(34),
      Q => p_0_in0_in(22),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(35),
      Q => p_0_in0_in(23),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[31]_i_1_n_3\,
      CO(3) => \end_addr_buf_reg[35]_i_1_n_3\,
      CO(2) => \end_addr_buf_reg[35]_i_1_n_4\,
      CO(1) => \end_addr_buf_reg[35]_i_1_n_5\,
      CO(0) => \end_addr_buf_reg[35]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(35 downto 32),
      S(3) => \start_addr_reg_n_3_[35]\,
      S(2) => \start_addr_reg_n_3_[34]\,
      S(1) => \start_addr_reg_n_3_[33]\,
      S(0) => \start_addr_reg_n_3_[32]\
    );
\end_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(36),
      Q => p_0_in0_in(24),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(37),
      Q => p_0_in0_in(25),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(38),
      Q => p_0_in0_in(26),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(39),
      Q => p_0_in0_in(27),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[35]_i_1_n_3\,
      CO(3) => \end_addr_buf_reg[39]_i_1_n_3\,
      CO(2) => \end_addr_buf_reg[39]_i_1_n_4\,
      CO(1) => \end_addr_buf_reg[39]_i_1_n_5\,
      CO(0) => \end_addr_buf_reg[39]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(39 downto 36),
      S(3) => \start_addr_reg_n_3_[39]\,
      S(2) => \start_addr_reg_n_3_[38]\,
      S(1) => \start_addr_reg_n_3_[37]\,
      S(0) => \start_addr_reg_n_3_[36]\
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_3_[3]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_addr_buf_reg[3]_i_1_n_3\,
      CO(2) => \end_addr_buf_reg[3]_i_1_n_4\,
      CO(1) => \end_addr_buf_reg[3]_i_1_n_5\,
      CO(0) => \end_addr_buf_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[3]\,
      DI(2) => \start_addr_reg_n_3_[2]\,
      DI(1) => \start_addr_reg_n_3_[1]\,
      DI(0) => \start_addr_reg_n_3_[0]\,
      O(3 downto 0) => end_addr(3 downto 0),
      S(3) => \end_addr_buf[3]_i_2_n_3\,
      S(2) => \end_addr_buf[3]_i_3_n_3\,
      S(1) => \end_addr_buf[3]_i_4_n_3\,
      S(0) => \end_addr_buf[3]_i_5_n_3\
    );
\end_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(40),
      Q => p_0_in0_in(28),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(41),
      Q => p_0_in0_in(29),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(42),
      Q => p_0_in0_in(30),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(43),
      Q => p_0_in0_in(31),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[39]_i_1_n_3\,
      CO(3) => \end_addr_buf_reg[43]_i_1_n_3\,
      CO(2) => \end_addr_buf_reg[43]_i_1_n_4\,
      CO(1) => \end_addr_buf_reg[43]_i_1_n_5\,
      CO(0) => \end_addr_buf_reg[43]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(43 downto 40),
      S(3) => \start_addr_reg_n_3_[43]\,
      S(2) => \start_addr_reg_n_3_[42]\,
      S(1) => \start_addr_reg_n_3_[41]\,
      S(0) => \start_addr_reg_n_3_[40]\
    );
\end_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(44),
      Q => p_0_in0_in(32),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(45),
      Q => p_0_in0_in(33),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(46),
      Q => p_0_in0_in(34),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(47),
      Q => p_0_in0_in(35),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[43]_i_1_n_3\,
      CO(3) => \end_addr_buf_reg[47]_i_1_n_3\,
      CO(2) => \end_addr_buf_reg[47]_i_1_n_4\,
      CO(1) => \end_addr_buf_reg[47]_i_1_n_5\,
      CO(0) => \end_addr_buf_reg[47]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(47 downto 44),
      S(3) => \start_addr_reg_n_3_[47]\,
      S(2) => \start_addr_reg_n_3_[46]\,
      S(1) => \start_addr_reg_n_3_[45]\,
      S(0) => \start_addr_reg_n_3_[44]\
    );
\end_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(48),
      Q => p_0_in0_in(36),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(49),
      Q => p_0_in0_in(37),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_3_[4]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(50),
      Q => p_0_in0_in(38),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(51),
      Q => p_0_in0_in(39),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[47]_i_1_n_3\,
      CO(3) => \end_addr_buf_reg[51]_i_1_n_3\,
      CO(2) => \end_addr_buf_reg[51]_i_1_n_4\,
      CO(1) => \end_addr_buf_reg[51]_i_1_n_5\,
      CO(0) => \end_addr_buf_reg[51]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(51 downto 48),
      S(3) => \start_addr_reg_n_3_[51]\,
      S(2) => \start_addr_reg_n_3_[50]\,
      S(1) => \start_addr_reg_n_3_[49]\,
      S(0) => \start_addr_reg_n_3_[48]\
    );
\end_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(52),
      Q => p_0_in0_in(40),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(53),
      Q => p_0_in0_in(41),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(54),
      Q => p_0_in0_in(42),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(55),
      Q => p_0_in0_in(43),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[51]_i_1_n_3\,
      CO(3) => \end_addr_buf_reg[55]_i_1_n_3\,
      CO(2) => \end_addr_buf_reg[55]_i_1_n_4\,
      CO(1) => \end_addr_buf_reg[55]_i_1_n_5\,
      CO(0) => \end_addr_buf_reg[55]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(55 downto 52),
      S(3) => \start_addr_reg_n_3_[55]\,
      S(2) => \start_addr_reg_n_3_[54]\,
      S(1) => \start_addr_reg_n_3_[53]\,
      S(0) => \start_addr_reg_n_3_[52]\
    );
\end_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(56),
      Q => p_0_in0_in(44),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(57),
      Q => p_0_in0_in(45),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(58),
      Q => p_0_in0_in(46),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(59),
      Q => p_0_in0_in(47),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[55]_i_1_n_3\,
      CO(3) => \end_addr_buf_reg[59]_i_1_n_3\,
      CO(2) => \end_addr_buf_reg[59]_i_1_n_4\,
      CO(1) => \end_addr_buf_reg[59]_i_1_n_5\,
      CO(0) => \end_addr_buf_reg[59]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(59 downto 56),
      S(3) => \start_addr_reg_n_3_[59]\,
      S(2) => \start_addr_reg_n_3_[58]\,
      S(1) => \start_addr_reg_n_3_[57]\,
      S(0) => \start_addr_reg_n_3_[56]\
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_3_[5]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(60),
      Q => p_0_in0_in(48),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(61),
      Q => p_0_in0_in(49),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(62),
      Q => p_0_in0_in(50),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(63),
      Q => p_0_in0_in(51),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[59]_i_1_n_3\,
      CO(3) => \NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \end_addr_buf_reg[63]_i_1_n_4\,
      CO(1) => \end_addr_buf_reg[63]_i_1_n_5\,
      CO(0) => \end_addr_buf_reg[63]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(63 downto 60),
      S(3) => \start_addr_reg_n_3_[63]\,
      S(2) => \start_addr_reg_n_3_[62]\,
      S(1) => \start_addr_reg_n_3_[61]\,
      S(0) => \start_addr_reg_n_3_[60]\
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_3_[6]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_3_[7]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[3]_i_1_n_3\,
      CO(3) => \end_addr_buf_reg[7]_i_1_n_3\,
      CO(2) => \end_addr_buf_reg[7]_i_1_n_4\,
      CO(1) => \end_addr_buf_reg[7]_i_1_n_5\,
      CO(0) => \end_addr_buf_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[7]\,
      DI(2) => \start_addr_reg_n_3_[6]\,
      DI(1) => \start_addr_reg_n_3_[5]\,
      DI(0) => \start_addr_reg_n_3_[4]\,
      O(3 downto 0) => end_addr(7 downto 4),
      S(3) => \end_addr_buf[7]_i_2_n_3\,
      S(2) => \end_addr_buf[7]_i_3_n_3\,
      S(1) => \end_addr_buf[7]_i_4_n_3\,
      S(0) => \end_addr_buf[7]_i_5_n_3\
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_3_[8]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_3_[9]\,
      R => ap_rst_n_inv
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo__parameterized1\
     port map (
      CO(0) => last_sect,
      E(0) => align_len,
      Q(3 downto 0) => \bus_wide_gen.len_cnt_reg\(3 downto 0),
      SR(0) => fifo_rctl_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => fifo_rctl_n_13,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.len_cnt_reg[1]\ => fifo_rctl_n_8,
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_6,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => fifo_rctl_n_14,
      data_vld_reg_0 => fifo_rctl_n_4,
      empty_n_reg_0 => fifo_rctl_n_5,
      empty_n_reg_1(0) => data_pack(34),
      \end_addr_buf_reg[0]\ => fifo_rctl_n_16,
      \end_addr_buf_reg[1]\ => fifo_rctl_n_15,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      fifo_rreq_valid => fifo_rreq_valid,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      p_20_in => p_20_in,
      pout17_out => pout17_out,
      rreq_handling_reg => fifo_rctl_n_11,
      rreq_handling_reg_0 => rreq_handling_reg_n_3,
      rreq_handling_reg_1 => fifo_rreq_valid_buf_reg_n_3,
      \sect_addr_buf_reg[0]\(0) => first_sect,
      \sect_end_buf_reg[0]\ => \sect_end_buf_reg_n_3_[0]\,
      \sect_end_buf_reg[1]\(1) => \end_addr_buf_reg_n_3_[1]\,
      \sect_end_buf_reg[1]\(0) => \end_addr_buf_reg_n_3_[0]\,
      \sect_end_buf_reg[1]_0\ => \sect_end_buf_reg_n_3_[1]\,
      \sect_len_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_36\,
      \sect_len_buf_reg[3]_0\ => \bus_wide_gen.fifo_burst_n_35\,
      \sect_len_buf_reg[3]_1\ => \could_multi_bursts.sect_handling_reg_n_3\,
      sel => push
    );
fifo_rreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      D(51) => fifo_rreq_n_7,
      D(50) => fifo_rreq_n_8,
      D(49) => fifo_rreq_n_9,
      D(48) => fifo_rreq_n_10,
      D(47) => fifo_rreq_n_11,
      D(46) => fifo_rreq_n_12,
      D(45) => fifo_rreq_n_13,
      D(44) => fifo_rreq_n_14,
      D(43) => fifo_rreq_n_15,
      D(42) => fifo_rreq_n_16,
      D(41) => fifo_rreq_n_17,
      D(40) => fifo_rreq_n_18,
      D(39) => fifo_rreq_n_19,
      D(38) => fifo_rreq_n_20,
      D(37) => fifo_rreq_n_21,
      D(36) => fifo_rreq_n_22,
      D(35) => fifo_rreq_n_23,
      D(34) => fifo_rreq_n_24,
      D(33) => fifo_rreq_n_25,
      D(32) => fifo_rreq_n_26,
      D(31) => fifo_rreq_n_27,
      D(30) => fifo_rreq_n_28,
      D(29) => fifo_rreq_n_29,
      D(28) => fifo_rreq_n_30,
      D(27) => fifo_rreq_n_31,
      D(26) => fifo_rreq_n_32,
      D(25) => fifo_rreq_n_33,
      D(24) => fifo_rreq_n_34,
      D(23) => fifo_rreq_n_35,
      D(22) => fifo_rreq_n_36,
      D(21) => fifo_rreq_n_37,
      D(20) => fifo_rreq_n_38,
      D(19) => fifo_rreq_n_39,
      D(18) => fifo_rreq_n_40,
      D(17) => fifo_rreq_n_41,
      D(16) => fifo_rreq_n_42,
      D(15) => fifo_rreq_n_43,
      D(14) => fifo_rreq_n_44,
      D(13) => fifo_rreq_n_45,
      D(12) => fifo_rreq_n_46,
      D(11) => fifo_rreq_n_47,
      D(10) => fifo_rreq_n_48,
      D(9) => fifo_rreq_n_49,
      D(8) => fifo_rreq_n_50,
      D(7) => fifo_rreq_n_51,
      D(6) => fifo_rreq_n_52,
      D(5) => fifo_rreq_n_53,
      D(4) => fifo_rreq_n_54,
      D(3) => fifo_rreq_n_55,
      D(2) => fifo_rreq_n_56,
      D(1) => fifo_rreq_n_57,
      D(0) => fifo_rreq_n_58,
      E(0) => fifo_rreq_n_6,
      Q(51) => \start_addr_reg_n_3_[63]\,
      Q(50) => \start_addr_reg_n_3_[62]\,
      Q(49) => \start_addr_reg_n_3_[61]\,
      Q(48) => \start_addr_reg_n_3_[60]\,
      Q(47) => \start_addr_reg_n_3_[59]\,
      Q(46) => \start_addr_reg_n_3_[58]\,
      Q(45) => \start_addr_reg_n_3_[57]\,
      Q(44) => \start_addr_reg_n_3_[56]\,
      Q(43) => \start_addr_reg_n_3_[55]\,
      Q(42) => \start_addr_reg_n_3_[54]\,
      Q(41) => \start_addr_reg_n_3_[53]\,
      Q(40) => \start_addr_reg_n_3_[52]\,
      Q(39) => \start_addr_reg_n_3_[51]\,
      Q(38) => \start_addr_reg_n_3_[50]\,
      Q(37) => \start_addr_reg_n_3_[49]\,
      Q(36) => \start_addr_reg_n_3_[48]\,
      Q(35) => \start_addr_reg_n_3_[47]\,
      Q(34) => \start_addr_reg_n_3_[46]\,
      Q(33) => \start_addr_reg_n_3_[45]\,
      Q(32) => \start_addr_reg_n_3_[44]\,
      Q(31) => \start_addr_reg_n_3_[43]\,
      Q(30) => \start_addr_reg_n_3_[42]\,
      Q(29) => \start_addr_reg_n_3_[41]\,
      Q(28) => \start_addr_reg_n_3_[40]\,
      Q(27) => \start_addr_reg_n_3_[39]\,
      Q(26) => \start_addr_reg_n_3_[38]\,
      Q(25) => \start_addr_reg_n_3_[37]\,
      Q(24) => \start_addr_reg_n_3_[36]\,
      Q(23) => \start_addr_reg_n_3_[35]\,
      Q(22) => \start_addr_reg_n_3_[34]\,
      Q(21) => \start_addr_reg_n_3_[33]\,
      Q(20) => \start_addr_reg_n_3_[32]\,
      Q(19) => \start_addr_reg_n_3_[31]\,
      Q(18) => \start_addr_reg_n_3_[30]\,
      Q(17) => \start_addr_reg_n_3_[29]\,
      Q(16) => \start_addr_reg_n_3_[28]\,
      Q(15) => \start_addr_reg_n_3_[27]\,
      Q(14) => \start_addr_reg_n_3_[26]\,
      Q(13) => \start_addr_reg_n_3_[25]\,
      Q(12) => \start_addr_reg_n_3_[24]\,
      Q(11) => \start_addr_reg_n_3_[23]\,
      Q(10) => \start_addr_reg_n_3_[22]\,
      Q(9) => \start_addr_reg_n_3_[21]\,
      Q(8) => \start_addr_reg_n_3_[20]\,
      Q(7) => \start_addr_reg_n_3_[19]\,
      Q(6) => \start_addr_reg_n_3_[18]\,
      Q(5) => \start_addr_reg_n_3_[17]\,
      Q(4) => \start_addr_reg_n_3_[16]\,
      Q(3) => \start_addr_reg_n_3_[15]\,
      Q(2) => \start_addr_reg_n_3_[14]\,
      Q(1) => \start_addr_reg_n_3_[13]\,
      Q(0) => \start_addr_reg_n_3_[12]\,
      S(1) => fifo_rreq_n_59,
      S(0) => fifo_rreq_n_60,
      align_len0(0) => align_len0(31),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_3,
      fifo_rreq_valid_buf_reg_0 => rreq_handling_reg_n_3,
      full_n_reg_0(0) => rs2f_rreq_valid,
      invalid_len_event0 => invalid_len_event0,
      \last_sect_carry__3\(4) => \sect_cnt_reg_n_3_[51]\,
      \last_sect_carry__3\(3) => \sect_cnt_reg_n_3_[50]\,
      \last_sect_carry__3\(2) => \sect_cnt_reg_n_3_[49]\,
      \last_sect_carry__3\(1) => \sect_cnt_reg_n_3_[48]\,
      \last_sect_carry__3\(0) => \sect_cnt_reg_n_3_[0]\,
      \last_sect_carry__3_0\(3 downto 0) => p_0_in0_in(51 downto 48),
      next_rreq => next_rreq,
      p_20_in => p_20_in,
      \q_reg[63]_0\(63) => fifo_rreq_n_63,
      \q_reg[63]_0\(62) => fifo_rreq_n_64,
      \q_reg[63]_0\(61) => fifo_rreq_n_65,
      \q_reg[63]_0\(60) => fifo_rreq_n_66,
      \q_reg[63]_0\(59) => fifo_rreq_n_67,
      \q_reg[63]_0\(58) => fifo_rreq_n_68,
      \q_reg[63]_0\(57) => fifo_rreq_n_69,
      \q_reg[63]_0\(56) => fifo_rreq_n_70,
      \q_reg[63]_0\(55) => fifo_rreq_n_71,
      \q_reg[63]_0\(54) => fifo_rreq_n_72,
      \q_reg[63]_0\(53) => fifo_rreq_n_73,
      \q_reg[63]_0\(52) => fifo_rreq_n_74,
      \q_reg[63]_0\(51) => fifo_rreq_n_75,
      \q_reg[63]_0\(50) => fifo_rreq_n_76,
      \q_reg[63]_0\(49) => fifo_rreq_n_77,
      \q_reg[63]_0\(48) => fifo_rreq_n_78,
      \q_reg[63]_0\(47) => fifo_rreq_n_79,
      \q_reg[63]_0\(46) => fifo_rreq_n_80,
      \q_reg[63]_0\(45) => fifo_rreq_n_81,
      \q_reg[63]_0\(44) => fifo_rreq_n_82,
      \q_reg[63]_0\(43) => fifo_rreq_n_83,
      \q_reg[63]_0\(42) => fifo_rreq_n_84,
      \q_reg[63]_0\(41) => fifo_rreq_n_85,
      \q_reg[63]_0\(40) => fifo_rreq_n_86,
      \q_reg[63]_0\(39) => fifo_rreq_n_87,
      \q_reg[63]_0\(38) => fifo_rreq_n_88,
      \q_reg[63]_0\(37) => fifo_rreq_n_89,
      \q_reg[63]_0\(36) => fifo_rreq_n_90,
      \q_reg[63]_0\(35) => fifo_rreq_n_91,
      \q_reg[63]_0\(34) => fifo_rreq_n_92,
      \q_reg[63]_0\(33) => fifo_rreq_n_93,
      \q_reg[63]_0\(32) => fifo_rreq_n_94,
      \q_reg[63]_0\(31) => fifo_rreq_n_95,
      \q_reg[63]_0\(30) => fifo_rreq_n_96,
      \q_reg[63]_0\(29) => fifo_rreq_n_97,
      \q_reg[63]_0\(28) => fifo_rreq_n_98,
      \q_reg[63]_0\(27) => fifo_rreq_n_99,
      \q_reg[63]_0\(26) => fifo_rreq_n_100,
      \q_reg[63]_0\(25) => fifo_rreq_n_101,
      \q_reg[63]_0\(24) => fifo_rreq_n_102,
      \q_reg[63]_0\(23) => fifo_rreq_n_103,
      \q_reg[63]_0\(22) => fifo_rreq_n_104,
      \q_reg[63]_0\(21) => fifo_rreq_n_105,
      \q_reg[63]_0\(20) => fifo_rreq_n_106,
      \q_reg[63]_0\(19) => fifo_rreq_n_107,
      \q_reg[63]_0\(18) => fifo_rreq_n_108,
      \q_reg[63]_0\(17) => fifo_rreq_n_109,
      \q_reg[63]_0\(16) => fifo_rreq_n_110,
      \q_reg[63]_0\(15) => fifo_rreq_n_111,
      \q_reg[63]_0\(14) => fifo_rreq_n_112,
      \q_reg[63]_0\(13) => fifo_rreq_n_113,
      \q_reg[63]_0\(12) => fifo_rreq_n_114,
      \q_reg[63]_0\(11) => fifo_rreq_n_115,
      \q_reg[63]_0\(10) => fifo_rreq_n_116,
      \q_reg[63]_0\(9) => fifo_rreq_n_117,
      \q_reg[63]_0\(8) => fifo_rreq_n_118,
      \q_reg[63]_0\(7) => fifo_rreq_n_119,
      \q_reg[63]_0\(6) => fifo_rreq_n_120,
      \q_reg[63]_0\(5) => fifo_rreq_n_121,
      \q_reg[63]_0\(4) => fifo_rreq_n_122,
      \q_reg[63]_0\(3) => fifo_rreq_n_123,
      \q_reg[63]_0\(2) => fifo_rreq_n_124,
      \q_reg[63]_0\(1) => fifo_rreq_n_125,
      \q_reg[63]_0\(0) => fifo_rreq_n_126,
      \q_reg[63]_1\(63 downto 0) => rs2f_rreq_data(63 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1)
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_3,
      R => ap_rst_n_inv
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_3,
      CO(2) => first_sect_carry_n_4,
      CO(1) => first_sect_carry_n_5,
      CO(0) => first_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_3,
      S(2) => first_sect_carry_i_2_n_3,
      S(1) => first_sect_carry_i_3_n_3,
      S(0) => first_sect_carry_i_4_n_3
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_3,
      CO(3) => \first_sect_carry__0_n_3\,
      CO(2) => \first_sect_carry__0_n_4\,
      CO(1) => \first_sect_carry__0_n_5\,
      CO(0) => \first_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__0_i_1_n_3\,
      S(2) => \first_sect_carry__0_i_2_n_3\,
      S(1) => \first_sect_carry__0_i_3_n_3\,
      S(0) => \first_sect_carry__0_i_4_n_3\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[22]\,
      I1 => p_0_in_0(22),
      I2 => \sect_cnt_reg_n_3_[21]\,
      I3 => p_0_in_0(21),
      I4 => \sect_cnt_reg_n_3_[23]\,
      I5 => p_0_in_0(23),
      O => \first_sect_carry__0_i_1_n_3\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[19]\,
      I1 => p_0_in_0(19),
      I2 => \sect_cnt_reg_n_3_[18]\,
      I3 => p_0_in_0(18),
      I4 => \sect_cnt_reg_n_3_[20]\,
      I5 => p_0_in_0(20),
      O => \first_sect_carry__0_i_2_n_3\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[16]\,
      I1 => p_0_in_0(16),
      I2 => \sect_cnt_reg_n_3_[15]\,
      I3 => p_0_in_0(15),
      I4 => \sect_cnt_reg_n_3_[17]\,
      I5 => p_0_in_0(17),
      O => \first_sect_carry__0_i_3_n_3\
    );
\first_sect_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[13]\,
      I1 => p_0_in_0(13),
      I2 => \sect_cnt_reg_n_3_[12]\,
      I3 => p_0_in_0(12),
      I4 => \sect_cnt_reg_n_3_[14]\,
      I5 => p_0_in_0(14),
      O => \first_sect_carry__0_i_4_n_3\
    );
\first_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__0_n_3\,
      CO(3) => \first_sect_carry__1_n_3\,
      CO(2) => \first_sect_carry__1_n_4\,
      CO(1) => \first_sect_carry__1_n_5\,
      CO(0) => \first_sect_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__1_i_1_n_3\,
      S(2) => \first_sect_carry__1_i_2_n_3\,
      S(1) => \first_sect_carry__1_i_3_n_3\,
      S(0) => \first_sect_carry__1_i_4_n_3\
    );
\first_sect_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[34]\,
      I1 => p_0_in_0(34),
      I2 => \sect_cnt_reg_n_3_[33]\,
      I3 => p_0_in_0(33),
      I4 => \sect_cnt_reg_n_3_[35]\,
      I5 => p_0_in_0(35),
      O => \first_sect_carry__1_i_1_n_3\
    );
\first_sect_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[31]\,
      I1 => p_0_in_0(31),
      I2 => \sect_cnt_reg_n_3_[30]\,
      I3 => p_0_in_0(30),
      I4 => \sect_cnt_reg_n_3_[32]\,
      I5 => p_0_in_0(32),
      O => \first_sect_carry__1_i_2_n_3\
    );
\first_sect_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[28]\,
      I1 => p_0_in_0(28),
      I2 => \sect_cnt_reg_n_3_[27]\,
      I3 => p_0_in_0(27),
      I4 => \sect_cnt_reg_n_3_[29]\,
      I5 => p_0_in_0(29),
      O => \first_sect_carry__1_i_3_n_3\
    );
\first_sect_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[25]\,
      I1 => p_0_in_0(25),
      I2 => \sect_cnt_reg_n_3_[24]\,
      I3 => p_0_in_0(24),
      I4 => \sect_cnt_reg_n_3_[26]\,
      I5 => p_0_in_0(26),
      O => \first_sect_carry__1_i_4_n_3\
    );
\first_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__1_n_3\,
      CO(3) => \first_sect_carry__2_n_3\,
      CO(2) => \first_sect_carry__2_n_4\,
      CO(1) => \first_sect_carry__2_n_5\,
      CO(0) => \first_sect_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__2_i_1_n_3\,
      S(2) => \first_sect_carry__2_i_2_n_3\,
      S(1) => \first_sect_carry__2_i_3_n_3\,
      S(0) => \first_sect_carry__2_i_4_n_3\
    );
\first_sect_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[46]\,
      I1 => p_0_in_0(46),
      I2 => \sect_cnt_reg_n_3_[45]\,
      I3 => p_0_in_0(45),
      I4 => \sect_cnt_reg_n_3_[47]\,
      I5 => p_0_in_0(47),
      O => \first_sect_carry__2_i_1_n_3\
    );
\first_sect_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[43]\,
      I1 => p_0_in_0(43),
      I2 => \sect_cnt_reg_n_3_[42]\,
      I3 => p_0_in_0(42),
      I4 => \sect_cnt_reg_n_3_[44]\,
      I5 => p_0_in_0(44),
      O => \first_sect_carry__2_i_2_n_3\
    );
\first_sect_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[40]\,
      I1 => p_0_in_0(40),
      I2 => \sect_cnt_reg_n_3_[39]\,
      I3 => p_0_in_0(39),
      I4 => \sect_cnt_reg_n_3_[41]\,
      I5 => p_0_in_0(41),
      O => \first_sect_carry__2_i_3_n_3\
    );
\first_sect_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[37]\,
      I1 => p_0_in_0(37),
      I2 => \sect_cnt_reg_n_3_[36]\,
      I3 => p_0_in_0(36),
      I4 => \sect_cnt_reg_n_3_[38]\,
      I5 => p_0_in_0(38),
      O => \first_sect_carry__2_i_4_n_3\
    );
\first_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__2_n_3\,
      CO(3 downto 2) => \NLW_first_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => first_sect,
      CO(0) => \first_sect_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \first_sect_carry__3_i_1_n_3\,
      S(0) => \first_sect_carry__3_i_2_n_3\
    );
\first_sect_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in_0(51),
      I1 => \sect_cnt_reg_n_3_[51]\,
      O => \first_sect_carry__3_i_1_n_3\
    );
\first_sect_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[49]\,
      I1 => p_0_in_0(49),
      I2 => \sect_cnt_reg_n_3_[48]\,
      I3 => p_0_in_0(48),
      I4 => \sect_cnt_reg_n_3_[50]\,
      I5 => p_0_in_0(50),
      O => \first_sect_carry__3_i_2_n_3\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[10]\,
      I1 => p_0_in_0(10),
      I2 => \sect_cnt_reg_n_3_[9]\,
      I3 => p_0_in_0(9),
      I4 => \sect_cnt_reg_n_3_[11]\,
      I5 => p_0_in_0(11),
      O => first_sect_carry_i_1_n_3
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[7]\,
      I1 => p_0_in_0(7),
      I2 => \sect_cnt_reg_n_3_[6]\,
      I3 => p_0_in_0(6),
      I4 => \sect_cnt_reg_n_3_[8]\,
      I5 => p_0_in_0(8),
      O => first_sect_carry_i_2_n_3
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[4]\,
      I1 => p_0_in_0(4),
      I2 => \sect_cnt_reg_n_3_[3]\,
      I3 => p_0_in_0(3),
      I4 => \sect_cnt_reg_n_3_[5]\,
      I5 => p_0_in_0(5),
      O => first_sect_carry_i_3_n_3
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[1]\,
      I1 => p_0_in_0(1),
      I2 => \sect_cnt_reg_n_3_[0]\,
      I3 => p_0_in_0(0),
      I4 => \sect_cnt_reg_n_3_[2]\,
      I5 => p_0_in_0(2),
      O => first_sect_carry_i_4_n_3
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => ap_rst_n_inv
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => ap_rst_n_inv
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => ap_rst_n_inv
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_3,
      CO(2) => last_sect_carry_n_4,
      CO(1) => last_sect_carry_n_5,
      CO(0) => last_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => last_sect_carry_i_1_n_3,
      S(2) => last_sect_carry_i_2_n_3,
      S(1) => last_sect_carry_i_3_n_3,
      S(0) => last_sect_carry_i_4_n_3
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_3,
      CO(3) => \last_sect_carry__0_n_3\,
      CO(2) => \last_sect_carry__0_n_4\,
      CO(1) => \last_sect_carry__0_n_5\,
      CO(0) => \last_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__0_i_1_n_3\,
      S(2) => \last_sect_carry__0_i_2_n_3\,
      S(1) => \last_sect_carry__0_i_3_n_3\,
      S(0) => \last_sect_carry__0_i_4_n_3\
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[22]\,
      I1 => p_0_in0_in(22),
      I2 => \sect_cnt_reg_n_3_[21]\,
      I3 => p_0_in0_in(21),
      I4 => p_0_in0_in(23),
      I5 => \sect_cnt_reg_n_3_[23]\,
      O => \last_sect_carry__0_i_1_n_3\
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[19]\,
      I1 => p_0_in0_in(19),
      I2 => \sect_cnt_reg_n_3_[18]\,
      I3 => p_0_in0_in(18),
      I4 => p_0_in0_in(20),
      I5 => \sect_cnt_reg_n_3_[20]\,
      O => \last_sect_carry__0_i_2_n_3\
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[16]\,
      I1 => p_0_in0_in(16),
      I2 => \sect_cnt_reg_n_3_[15]\,
      I3 => p_0_in0_in(15),
      I4 => p_0_in0_in(17),
      I5 => \sect_cnt_reg_n_3_[17]\,
      O => \last_sect_carry__0_i_3_n_3\
    );
\last_sect_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[13]\,
      I1 => p_0_in0_in(13),
      I2 => \sect_cnt_reg_n_3_[12]\,
      I3 => p_0_in0_in(12),
      I4 => p_0_in0_in(14),
      I5 => \sect_cnt_reg_n_3_[14]\,
      O => \last_sect_carry__0_i_4_n_3\
    );
\last_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__0_n_3\,
      CO(3) => \last_sect_carry__1_n_3\,
      CO(2) => \last_sect_carry__1_n_4\,
      CO(1) => \last_sect_carry__1_n_5\,
      CO(0) => \last_sect_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__1_i_1_n_3\,
      S(2) => \last_sect_carry__1_i_2_n_3\,
      S(1) => \last_sect_carry__1_i_3_n_3\,
      S(0) => \last_sect_carry__1_i_4_n_3\
    );
\last_sect_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[34]\,
      I1 => p_0_in0_in(34),
      I2 => \sect_cnt_reg_n_3_[33]\,
      I3 => p_0_in0_in(33),
      I4 => p_0_in0_in(35),
      I5 => \sect_cnt_reg_n_3_[35]\,
      O => \last_sect_carry__1_i_1_n_3\
    );
\last_sect_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[31]\,
      I1 => p_0_in0_in(31),
      I2 => \sect_cnt_reg_n_3_[30]\,
      I3 => p_0_in0_in(30),
      I4 => p_0_in0_in(32),
      I5 => \sect_cnt_reg_n_3_[32]\,
      O => \last_sect_carry__1_i_2_n_3\
    );
\last_sect_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[28]\,
      I1 => p_0_in0_in(28),
      I2 => \sect_cnt_reg_n_3_[27]\,
      I3 => p_0_in0_in(27),
      I4 => p_0_in0_in(29),
      I5 => \sect_cnt_reg_n_3_[29]\,
      O => \last_sect_carry__1_i_3_n_3\
    );
\last_sect_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[25]\,
      I1 => p_0_in0_in(25),
      I2 => \sect_cnt_reg_n_3_[24]\,
      I3 => p_0_in0_in(24),
      I4 => p_0_in0_in(26),
      I5 => \sect_cnt_reg_n_3_[26]\,
      O => \last_sect_carry__1_i_4_n_3\
    );
\last_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__1_n_3\,
      CO(3) => \last_sect_carry__2_n_3\,
      CO(2) => \last_sect_carry__2_n_4\,
      CO(1) => \last_sect_carry__2_n_5\,
      CO(0) => \last_sect_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__2_i_1_n_3\,
      S(2) => \last_sect_carry__2_i_2_n_3\,
      S(1) => \last_sect_carry__2_i_3_n_3\,
      S(0) => \last_sect_carry__2_i_4_n_3\
    );
\last_sect_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[46]\,
      I1 => p_0_in0_in(46),
      I2 => \sect_cnt_reg_n_3_[45]\,
      I3 => p_0_in0_in(45),
      I4 => p_0_in0_in(47),
      I5 => \sect_cnt_reg_n_3_[47]\,
      O => \last_sect_carry__2_i_1_n_3\
    );
\last_sect_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[43]\,
      I1 => p_0_in0_in(43),
      I2 => \sect_cnt_reg_n_3_[42]\,
      I3 => p_0_in0_in(42),
      I4 => p_0_in0_in(44),
      I5 => \sect_cnt_reg_n_3_[44]\,
      O => \last_sect_carry__2_i_2_n_3\
    );
\last_sect_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[40]\,
      I1 => p_0_in0_in(40),
      I2 => \sect_cnt_reg_n_3_[39]\,
      I3 => p_0_in0_in(39),
      I4 => p_0_in0_in(41),
      I5 => \sect_cnt_reg_n_3_[41]\,
      O => \last_sect_carry__2_i_3_n_3\
    );
\last_sect_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[37]\,
      I1 => p_0_in0_in(37),
      I2 => \sect_cnt_reg_n_3_[36]\,
      I3 => p_0_in0_in(36),
      I4 => p_0_in0_in(38),
      I5 => \sect_cnt_reg_n_3_[38]\,
      O => \last_sect_carry__2_i_4_n_3\
    );
\last_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__2_n_3\,
      CO(3 downto 2) => \NLW_last_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => last_sect,
      CO(0) => \last_sect_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => fifo_rreq_n_59,
      S(0) => fifo_rreq_n_60
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[10]\,
      I1 => p_0_in0_in(10),
      I2 => \sect_cnt_reg_n_3_[9]\,
      I3 => p_0_in0_in(9),
      I4 => p_0_in0_in(11),
      I5 => \sect_cnt_reg_n_3_[11]\,
      O => last_sect_carry_i_1_n_3
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[7]\,
      I1 => p_0_in0_in(7),
      I2 => \sect_cnt_reg_n_3_[6]\,
      I3 => p_0_in0_in(6),
      I4 => p_0_in0_in(8),
      I5 => \sect_cnt_reg_n_3_[8]\,
      O => last_sect_carry_i_2_n_3
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[4]\,
      I1 => p_0_in0_in(4),
      I2 => \sect_cnt_reg_n_3_[3]\,
      I3 => p_0_in0_in(3),
      I4 => p_0_in0_in(5),
      I5 => \sect_cnt_reg_n_3_[5]\,
      O => last_sect_carry_i_3_n_3
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[1]\,
      I1 => p_0_in0_in(1),
      I2 => \sect_cnt_reg_n_3_[0]\,
      I3 => p_0_in0_in(0),
      I4 => p_0_in0_in(2),
      I5 => \sect_cnt_reg_n_3_[2]\,
      O => last_sect_carry_i_4_n_3
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_3,
      CO(2) => p_0_out_carry_n_4,
      CO(1) => p_0_out_carry_n_5,
      CO(0) => p_0_out_carry_n_6,
      CYINIT => mOutPtr_reg(0),
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => mOutPtr19_out,
      O(3) => p_0_out_carry_n_7,
      O(2) => p_0_out_carry_n_8,
      O(1) => p_0_out_carry_n_9,
      O(0) => p_0_out_carry_n_10,
      S(3) => buff_rdata_n_61,
      S(2) => buff_rdata_n_62,
      S(1) => buff_rdata_n_63,
      S(0) => buff_rdata_n_64
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_3,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_5\,
      CO(0) => \p_0_out_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => mOutPtr_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_8\,
      O(1) => \p_0_out_carry__0_n_9\,
      O(0) => \p_0_out_carry__0_n_10\,
      S(3) => '0',
      S(2) => buff_rdata_n_65,
      S(1) => buff_rdata_n_66,
      S(0) => buff_rdata_n_67
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_11,
      Q => rreq_handling_reg_n_3,
      R => ap_rst_n_inv
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_reg_slice__parameterized0\
     port map (
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      \data_p1_reg[7]_0\(7 downto 0) => \data_p1_reg[7]\(7 downto 0),
      \data_p2_reg[7]_0\(7) => \bus_wide_gen.data_buf_reg_n_3_[7]\,
      \data_p2_reg[7]_0\(6) => \bus_wide_gen.data_buf_reg_n_3_[6]\,
      \data_p2_reg[7]_0\(5) => \bus_wide_gen.data_buf_reg_n_3_[5]\,
      \data_p2_reg[7]_0\(4) => \bus_wide_gen.data_buf_reg_n_3_[4]\,
      \data_p2_reg[7]_0\(3) => \bus_wide_gen.data_buf_reg_n_3_[3]\,
      \data_p2_reg[7]_0\(2) => \bus_wide_gen.data_buf_reg_n_3_[2]\,
      \data_p2_reg[7]_0\(1) => \bus_wide_gen.data_buf_reg_n_3_[1]\,
      \data_p2_reg[7]_0\(0) => \bus_wide_gen.data_buf_reg_n_3_[0]\,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg_0 => \bus_wide_gen.rdata_valid_t_reg_n_3\
    );
rs_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_reg_slice
     port map (
      E(0) => E(0),
      Q(0) => rs2f_rreq_valid,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      \data_p1_reg[63]_0\(63 downto 0) => rs2f_rreq_data(63 downto 0),
      \data_p2_reg[63]_0\(63 downto 0) => \data_p2_reg[63]\(63 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0 => s_ready_t_reg
    );
\sect_addr_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[0]\,
      O => sect_addr(0)
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(20),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[20]\,
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(21),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[21]\,
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(22),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[22]\,
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(23),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[23]\,
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(24),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[24]\,
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(25),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[25]\,
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(26),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[26]\,
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(27),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[27]\,
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(28),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[28]\,
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(29),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[29]\,
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(30),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[30]\,
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(31),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[31]\,
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(32),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[32]\,
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(33),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[33]\,
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(34),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[34]\,
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(35),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[35]\,
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(36),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[36]\,
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(37),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[37]\,
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(38),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[38]\,
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(39),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[39]\,
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(40),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[40]\,
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(41),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[41]\,
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(42),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[42]\,
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(43),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[43]\,
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(44),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[44]\,
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(45),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[45]\,
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(46),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[46]\,
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(47),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[47]\,
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(48),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[48]\,
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(49),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[49]\,
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(50),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[50]\,
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(51),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[51]\,
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(0),
      Q => \sect_addr_buf_reg_n_3_[0]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_3_[10]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_3_[11]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_3_[12]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_3_[13]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_3_[14]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_3_[15]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_3_[16]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_3_[17]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_3_[18]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_3_[19]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_3_[1]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_3_[20]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_3_[21]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_3_[22]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_3_[23]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_3_[24]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_3_[25]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_3_[26]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_3_[27]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_3_[28]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_3_[29]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_3_[2]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_3_[30]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_3_[31]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(32),
      Q => \sect_addr_buf_reg_n_3_[32]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(33),
      Q => \sect_addr_buf_reg_n_3_[33]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(34),
      Q => \sect_addr_buf_reg_n_3_[34]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(35),
      Q => \sect_addr_buf_reg_n_3_[35]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(36),
      Q => \sect_addr_buf_reg_n_3_[36]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(37),
      Q => \sect_addr_buf_reg_n_3_[37]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(38),
      Q => \sect_addr_buf_reg_n_3_[38]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(39),
      Q => \sect_addr_buf_reg_n_3_[39]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_3_[3]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(40),
      Q => \sect_addr_buf_reg_n_3_[40]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(41),
      Q => \sect_addr_buf_reg_n_3_[41]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(42),
      Q => \sect_addr_buf_reg_n_3_[42]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(43),
      Q => \sect_addr_buf_reg_n_3_[43]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(44),
      Q => \sect_addr_buf_reg_n_3_[44]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(45),
      Q => \sect_addr_buf_reg_n_3_[45]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(46),
      Q => \sect_addr_buf_reg_n_3_[46]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(47),
      Q => \sect_addr_buf_reg_n_3_[47]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(48),
      Q => \sect_addr_buf_reg_n_3_[48]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(49),
      Q => \sect_addr_buf_reg_n_3_[49]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_3_[4]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(50),
      Q => \sect_addr_buf_reg_n_3_[50]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(51),
      Q => \sect_addr_buf_reg_n_3_[51]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(52),
      Q => \sect_addr_buf_reg_n_3_[52]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(53),
      Q => \sect_addr_buf_reg_n_3_[53]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(54),
      Q => \sect_addr_buf_reg_n_3_[54]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(55),
      Q => \sect_addr_buf_reg_n_3_[55]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(56),
      Q => \sect_addr_buf_reg_n_3_[56]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(57),
      Q => \sect_addr_buf_reg_n_3_[57]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(58),
      Q => \sect_addr_buf_reg_n_3_[58]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(59),
      Q => \sect_addr_buf_reg_n_3_[59]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_3_[5]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(60),
      Q => \sect_addr_buf_reg_n_3_[60]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(61),
      Q => \sect_addr_buf_reg_n_3_[61]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(62),
      Q => \sect_addr_buf_reg_n_3_[62]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(63),
      Q => \sect_addr_buf_reg_n_3_[63]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_3_[6]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_3_[7]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_3_[8]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_3_[9]\,
      R => fifo_rctl_n_13
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_3,
      CO(2) => sect_cnt0_carry_n_4,
      CO(1) => sect_cnt0_carry_n_5,
      CO(0) => sect_cnt0_carry_n_6,
      CYINIT => \sect_cnt_reg_n_3_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_3_[4]\,
      S(2) => \sect_cnt_reg_n_3_[3]\,
      S(1) => \sect_cnt_reg_n_3_[2]\,
      S(0) => \sect_cnt_reg_n_3_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_3,
      CO(3) => \sect_cnt0_carry__0_n_3\,
      CO(2) => \sect_cnt0_carry__0_n_4\,
      CO(1) => \sect_cnt0_carry__0_n_5\,
      CO(0) => \sect_cnt0_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_3_[8]\,
      S(2) => \sect_cnt_reg_n_3_[7]\,
      S(1) => \sect_cnt_reg_n_3_[6]\,
      S(0) => \sect_cnt_reg_n_3_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_3\,
      CO(3) => \sect_cnt0_carry__1_n_3\,
      CO(2) => \sect_cnt0_carry__1_n_4\,
      CO(1) => \sect_cnt0_carry__1_n_5\,
      CO(0) => \sect_cnt0_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_3_[12]\,
      S(2) => \sect_cnt_reg_n_3_[11]\,
      S(1) => \sect_cnt_reg_n_3_[10]\,
      S(0) => \sect_cnt_reg_n_3_[9]\
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_3\,
      CO(3) => \sect_cnt0_carry__10_n_3\,
      CO(2) => \sect_cnt0_carry__10_n_4\,
      CO(1) => \sect_cnt0_carry__10_n_5\,
      CO(0) => \sect_cnt0_carry__10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3) => \sect_cnt_reg_n_3_[48]\,
      S(2) => \sect_cnt_reg_n_3_[47]\,
      S(1) => \sect_cnt_reg_n_3_[46]\,
      S(0) => \sect_cnt_reg_n_3_[45]\
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_3\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_5\,
      CO(0) => \sect_cnt0_carry__11_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_3_[51]\,
      S(1) => \sect_cnt_reg_n_3_[50]\,
      S(0) => \sect_cnt_reg_n_3_[49]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_3\,
      CO(3) => \sect_cnt0_carry__2_n_3\,
      CO(2) => \sect_cnt0_carry__2_n_4\,
      CO(1) => \sect_cnt0_carry__2_n_5\,
      CO(0) => \sect_cnt0_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_3_[16]\,
      S(2) => \sect_cnt_reg_n_3_[15]\,
      S(1) => \sect_cnt_reg_n_3_[14]\,
      S(0) => \sect_cnt_reg_n_3_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_3\,
      CO(3) => \sect_cnt0_carry__3_n_3\,
      CO(2) => \sect_cnt0_carry__3_n_4\,
      CO(1) => \sect_cnt0_carry__3_n_5\,
      CO(0) => \sect_cnt0_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3) => \sect_cnt_reg_n_3_[20]\,
      S(2) => \sect_cnt_reg_n_3_[19]\,
      S(1) => \sect_cnt_reg_n_3_[18]\,
      S(0) => \sect_cnt_reg_n_3_[17]\
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_3\,
      CO(3) => \sect_cnt0_carry__4_n_3\,
      CO(2) => \sect_cnt0_carry__4_n_4\,
      CO(1) => \sect_cnt0_carry__4_n_5\,
      CO(0) => \sect_cnt0_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3) => \sect_cnt_reg_n_3_[24]\,
      S(2) => \sect_cnt_reg_n_3_[23]\,
      S(1) => \sect_cnt_reg_n_3_[22]\,
      S(0) => \sect_cnt_reg_n_3_[21]\
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_3\,
      CO(3) => \sect_cnt0_carry__5_n_3\,
      CO(2) => \sect_cnt0_carry__5_n_4\,
      CO(1) => \sect_cnt0_carry__5_n_5\,
      CO(0) => \sect_cnt0_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3) => \sect_cnt_reg_n_3_[28]\,
      S(2) => \sect_cnt_reg_n_3_[27]\,
      S(1) => \sect_cnt_reg_n_3_[26]\,
      S(0) => \sect_cnt_reg_n_3_[25]\
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_3\,
      CO(3) => \sect_cnt0_carry__6_n_3\,
      CO(2) => \sect_cnt0_carry__6_n_4\,
      CO(1) => \sect_cnt0_carry__6_n_5\,
      CO(0) => \sect_cnt0_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3) => \sect_cnt_reg_n_3_[32]\,
      S(2) => \sect_cnt_reg_n_3_[31]\,
      S(1) => \sect_cnt_reg_n_3_[30]\,
      S(0) => \sect_cnt_reg_n_3_[29]\
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_3\,
      CO(3) => \sect_cnt0_carry__7_n_3\,
      CO(2) => \sect_cnt0_carry__7_n_4\,
      CO(1) => \sect_cnt0_carry__7_n_5\,
      CO(0) => \sect_cnt0_carry__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3) => \sect_cnt_reg_n_3_[36]\,
      S(2) => \sect_cnt_reg_n_3_[35]\,
      S(1) => \sect_cnt_reg_n_3_[34]\,
      S(0) => \sect_cnt_reg_n_3_[33]\
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_3\,
      CO(3) => \sect_cnt0_carry__8_n_3\,
      CO(2) => \sect_cnt0_carry__8_n_4\,
      CO(1) => \sect_cnt0_carry__8_n_5\,
      CO(0) => \sect_cnt0_carry__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3) => \sect_cnt_reg_n_3_[40]\,
      S(2) => \sect_cnt_reg_n_3_[39]\,
      S(1) => \sect_cnt_reg_n_3_[38]\,
      S(0) => \sect_cnt_reg_n_3_[37]\
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_3\,
      CO(3) => \sect_cnt0_carry__9_n_3\,
      CO(2) => \sect_cnt0_carry__9_n_4\,
      CO(1) => \sect_cnt0_carry__9_n_5\,
      CO(0) => \sect_cnt0_carry__9_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3) => \sect_cnt_reg_n_3_[44]\,
      S(2) => \sect_cnt_reg_n_3_[43]\,
      S(1) => \sect_cnt_reg_n_3_[42]\,
      S(0) => \sect_cnt_reg_n_3_[41]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_58,
      Q => \sect_cnt_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_48,
      Q => \sect_cnt_reg_n_3_[10]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_47,
      Q => \sect_cnt_reg_n_3_[11]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_46,
      Q => \sect_cnt_reg_n_3_[12]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_45,
      Q => \sect_cnt_reg_n_3_[13]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_44,
      Q => \sect_cnt_reg_n_3_[14]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_43,
      Q => \sect_cnt_reg_n_3_[15]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_42,
      Q => \sect_cnt_reg_n_3_[16]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_41,
      Q => \sect_cnt_reg_n_3_[17]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_40,
      Q => \sect_cnt_reg_n_3_[18]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_39,
      Q => \sect_cnt_reg_n_3_[19]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_57,
      Q => \sect_cnt_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_38,
      Q => \sect_cnt_reg_n_3_[20]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_37,
      Q => \sect_cnt_reg_n_3_[21]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_36,
      Q => \sect_cnt_reg_n_3_[22]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_35,
      Q => \sect_cnt_reg_n_3_[23]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_34,
      Q => \sect_cnt_reg_n_3_[24]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_33,
      Q => \sect_cnt_reg_n_3_[25]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_32,
      Q => \sect_cnt_reg_n_3_[26]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_31,
      Q => \sect_cnt_reg_n_3_[27]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_30,
      Q => \sect_cnt_reg_n_3_[28]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_29,
      Q => \sect_cnt_reg_n_3_[29]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_56,
      Q => \sect_cnt_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_28,
      Q => \sect_cnt_reg_n_3_[30]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_27,
      Q => \sect_cnt_reg_n_3_[31]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_26,
      Q => \sect_cnt_reg_n_3_[32]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_25,
      Q => \sect_cnt_reg_n_3_[33]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_24,
      Q => \sect_cnt_reg_n_3_[34]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_23,
      Q => \sect_cnt_reg_n_3_[35]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_22,
      Q => \sect_cnt_reg_n_3_[36]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_21,
      Q => \sect_cnt_reg_n_3_[37]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_20,
      Q => \sect_cnt_reg_n_3_[38]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_19,
      Q => \sect_cnt_reg_n_3_[39]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_55,
      Q => \sect_cnt_reg_n_3_[3]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_18,
      Q => \sect_cnt_reg_n_3_[40]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_17,
      Q => \sect_cnt_reg_n_3_[41]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_16,
      Q => \sect_cnt_reg_n_3_[42]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_15,
      Q => \sect_cnt_reg_n_3_[43]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_14,
      Q => \sect_cnt_reg_n_3_[44]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_13,
      Q => \sect_cnt_reg_n_3_[45]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_12,
      Q => \sect_cnt_reg_n_3_[46]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_11,
      Q => \sect_cnt_reg_n_3_[47]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_10,
      Q => \sect_cnt_reg_n_3_[48]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_9,
      Q => \sect_cnt_reg_n_3_[49]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_54,
      Q => \sect_cnt_reg_n_3_[4]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_8,
      Q => \sect_cnt_reg_n_3_[50]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_7,
      Q => \sect_cnt_reg_n_3_[51]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_53,
      Q => \sect_cnt_reg_n_3_[5]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_52,
      Q => \sect_cnt_reg_n_3_[6]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_51,
      Q => \sect_cnt_reg_n_3_[7]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_50,
      Q => \sect_cnt_reg_n_3_[8]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_49,
      Q => \sect_cnt_reg_n_3_[9]\,
      R => ap_rst_n_inv
    );
\sect_end_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_16,
      Q => \sect_end_buf_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_15,
      Q => \sect_end_buf_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => \start_addr_buf_reg_n_3_[2]\,
      I2 => \end_addr_buf_reg_n_3_[2]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[0]_i_1_n_3\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(1),
      I1 => \start_addr_buf_reg_n_3_[3]\,
      I2 => \end_addr_buf_reg_n_3_[3]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[1]_i_1_n_3\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(2),
      I1 => \start_addr_buf_reg_n_3_[4]\,
      I2 => \end_addr_buf_reg_n_3_[4]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[2]_i_1_n_3\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => \start_addr_buf_reg_n_3_[5]\,
      I2 => \end_addr_buf_reg_n_3_[5]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[3]_i_1_n_3\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(4),
      I1 => \start_addr_buf_reg_n_3_[6]\,
      I2 => \end_addr_buf_reg_n_3_[6]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[4]_i_1_n_3\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(5),
      I1 => \start_addr_buf_reg_n_3_[7]\,
      I2 => \end_addr_buf_reg_n_3_[7]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[5]_i_1_n_3\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(6),
      I1 => \start_addr_buf_reg_n_3_[8]\,
      I2 => \end_addr_buf_reg_n_3_[8]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[6]_i_1_n_3\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(7),
      I1 => \start_addr_buf_reg_n_3_[9]\,
      I2 => \end_addr_buf_reg_n_3_[9]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[7]_i_1_n_3\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(8),
      I1 => \start_addr_buf_reg_n_3_[10]\,
      I2 => \end_addr_buf_reg_n_3_[10]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[8]_i_1_n_3\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(9),
      I1 => \start_addr_buf_reg_n_3_[11]\,
      I2 => \end_addr_buf_reg_n_3_[11]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[9]_i_2_n_3\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[0]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[1]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[2]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[3]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[3]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[4]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[4]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[5]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[5]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[6]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[6]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[7]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[7]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[8]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[8]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[9]_i_2_n_3\,
      Q => \sect_len_buf_reg_n_3_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[0]\,
      Q => \start_addr_buf_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[10]\,
      Q => \start_addr_buf_reg_n_3_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[11]\,
      Q => \start_addr_buf_reg_n_3_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[12]\,
      Q => p_0_in_0(0),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[13]\,
      Q => p_0_in_0(1),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[14]\,
      Q => p_0_in_0(2),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[15]\,
      Q => p_0_in_0(3),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[16]\,
      Q => p_0_in_0(4),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[17]\,
      Q => p_0_in_0(5),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[18]\,
      Q => p_0_in_0(6),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[19]\,
      Q => p_0_in_0(7),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[1]\,
      Q => \start_addr_buf_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[20]\,
      Q => p_0_in_0(8),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[21]\,
      Q => p_0_in_0(9),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[22]\,
      Q => p_0_in_0(10),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[23]\,
      Q => p_0_in_0(11),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[24]\,
      Q => p_0_in_0(12),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[25]\,
      Q => p_0_in_0(13),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[26]\,
      Q => p_0_in_0(14),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[27]\,
      Q => p_0_in_0(15),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[28]\,
      Q => p_0_in_0(16),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[29]\,
      Q => p_0_in_0(17),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[2]\,
      Q => \start_addr_buf_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[30]\,
      Q => p_0_in_0(18),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[31]\,
      Q => p_0_in_0(19),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[32]\,
      Q => p_0_in_0(20),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[33]\,
      Q => p_0_in_0(21),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[34]\,
      Q => p_0_in_0(22),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[35]\,
      Q => p_0_in_0(23),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[36]\,
      Q => p_0_in_0(24),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[37]\,
      Q => p_0_in_0(25),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[38]\,
      Q => p_0_in_0(26),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[39]\,
      Q => p_0_in_0(27),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[3]\,
      Q => \start_addr_buf_reg_n_3_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[40]\,
      Q => p_0_in_0(28),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[41]\,
      Q => p_0_in_0(29),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[42]\,
      Q => p_0_in_0(30),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[43]\,
      Q => p_0_in_0(31),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[44]\,
      Q => p_0_in_0(32),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[45]\,
      Q => p_0_in_0(33),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[46]\,
      Q => p_0_in_0(34),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[47]\,
      Q => p_0_in_0(35),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[48]\,
      Q => p_0_in_0(36),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[49]\,
      Q => p_0_in_0(37),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[4]\,
      Q => \start_addr_buf_reg_n_3_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[50]\,
      Q => p_0_in_0(38),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[51]\,
      Q => p_0_in_0(39),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[52]\,
      Q => p_0_in_0(40),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[53]\,
      Q => p_0_in_0(41),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[54]\,
      Q => p_0_in_0(42),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[55]\,
      Q => p_0_in_0(43),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[56]\,
      Q => p_0_in_0(44),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[57]\,
      Q => p_0_in_0(45),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[58]\,
      Q => p_0_in_0(46),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[59]\,
      Q => p_0_in_0(47),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[5]\,
      Q => \start_addr_buf_reg_n_3_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[60]\,
      Q => p_0_in_0(48),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[61]\,
      Q => p_0_in_0(49),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[62]\,
      Q => p_0_in_0(50),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[63]\,
      Q => p_0_in_0(51),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[6]\,
      Q => \start_addr_buf_reg_n_3_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[7]\,
      Q => \start_addr_buf_reg_n_3_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[8]\,
      Q => \start_addr_buf_reg_n_3_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[9]\,
      Q => \start_addr_buf_reg_n_3_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_126,
      Q => \start_addr_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_116,
      Q => \start_addr_reg_n_3_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_115,
      Q => \start_addr_reg_n_3_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_114,
      Q => \start_addr_reg_n_3_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_113,
      Q => \start_addr_reg_n_3_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_112,
      Q => \start_addr_reg_n_3_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_111,
      Q => \start_addr_reg_n_3_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_110,
      Q => \start_addr_reg_n_3_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_109,
      Q => \start_addr_reg_n_3_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_108,
      Q => \start_addr_reg_n_3_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_107,
      Q => \start_addr_reg_n_3_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_125,
      Q => \start_addr_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_106,
      Q => \start_addr_reg_n_3_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_105,
      Q => \start_addr_reg_n_3_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_104,
      Q => \start_addr_reg_n_3_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_103,
      Q => \start_addr_reg_n_3_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_102,
      Q => \start_addr_reg_n_3_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_101,
      Q => \start_addr_reg_n_3_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_100,
      Q => \start_addr_reg_n_3_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_99,
      Q => \start_addr_reg_n_3_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_98,
      Q => \start_addr_reg_n_3_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_97,
      Q => \start_addr_reg_n_3_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_124,
      Q => \start_addr_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_96,
      Q => \start_addr_reg_n_3_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_95,
      Q => \start_addr_reg_n_3_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_94,
      Q => \start_addr_reg_n_3_[32]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_93,
      Q => \start_addr_reg_n_3_[33]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_92,
      Q => \start_addr_reg_n_3_[34]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_91,
      Q => \start_addr_reg_n_3_[35]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_90,
      Q => \start_addr_reg_n_3_[36]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_89,
      Q => \start_addr_reg_n_3_[37]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_88,
      Q => \start_addr_reg_n_3_[38]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_87,
      Q => \start_addr_reg_n_3_[39]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_123,
      Q => \start_addr_reg_n_3_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_86,
      Q => \start_addr_reg_n_3_[40]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_85,
      Q => \start_addr_reg_n_3_[41]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_84,
      Q => \start_addr_reg_n_3_[42]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_83,
      Q => \start_addr_reg_n_3_[43]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_82,
      Q => \start_addr_reg_n_3_[44]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_81,
      Q => \start_addr_reg_n_3_[45]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_80,
      Q => \start_addr_reg_n_3_[46]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_79,
      Q => \start_addr_reg_n_3_[47]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_78,
      Q => \start_addr_reg_n_3_[48]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_77,
      Q => \start_addr_reg_n_3_[49]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_122,
      Q => \start_addr_reg_n_3_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_76,
      Q => \start_addr_reg_n_3_[50]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_75,
      Q => \start_addr_reg_n_3_[51]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_74,
      Q => \start_addr_reg_n_3_[52]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_73,
      Q => \start_addr_reg_n_3_[53]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_72,
      Q => \start_addr_reg_n_3_[54]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_71,
      Q => \start_addr_reg_n_3_[55]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_70,
      Q => \start_addr_reg_n_3_[56]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_69,
      Q => \start_addr_reg_n_3_[57]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_68,
      Q => \start_addr_reg_n_3_[58]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_67,
      Q => \start_addr_reg_n_3_[59]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_121,
      Q => \start_addr_reg_n_3_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_66,
      Q => \start_addr_reg_n_3_[60]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_65,
      Q => \start_addr_reg_n_3_[61]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_64,
      Q => \start_addr_reg_n_3_[62]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_63,
      Q => \start_addr_reg_n_3_[63]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_120,
      Q => \start_addr_reg_n_3_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_119,
      Q => \start_addr_reg_n_3_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_118,
      Q => \start_addr_reg_n_3_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_117,
      Q => \start_addr_reg_n_3_[9]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_read is
  port (
    full_n_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \state_reg[0]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY : in STD_LOGIC;
    \data_p2_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \j_reg_238_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_238_reg[0]_0\ : in STD_LOGIC;
    gmem0_ARREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_read is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_len : STD_LOGIC;
  signal align_len0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \align_len_reg_n_3_[31]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal arlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[1]_i_2__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_3__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_6\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_6\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_6\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_45 : STD_LOGIC;
  signal buff_rdata_n_46 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_51 : STD_LOGIC;
  signal buff_rdata_n_52 : STD_LOGIC;
  signal buff_rdata_n_53 : STD_LOGIC;
  signal buff_rdata_n_62 : STD_LOGIC;
  signal buff_rdata_n_63 : STD_LOGIC;
  signal buff_rdata_n_64 : STD_LOGIC;
  signal buff_rdata_n_65 : STD_LOGIC;
  signal buff_rdata_n_66 : STD_LOGIC;
  signal buff_rdata_n_67 : STD_LOGIC;
  signal buff_rdata_n_68 : STD_LOGIC;
  signal \bus_wide_gen.data_buf01_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.data_buf1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.data_buf1__0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_45\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_46\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_5__0_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.rdata_valid_t_reg_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.ready_for_data__0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \^could_multi_bursts.arvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_4__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_4__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_3\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal end_addr : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \end_addr_buf[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[11]_i_3__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[11]_i_4__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[11]_i_5__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[15]_i_3__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[15]_i_4__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[15]_i_5__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[19]_i_2__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[19]_i_3__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[19]_i_4__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[19]_i_5__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[23]_i_2__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[23]_i_3__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[23]_i_4__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[23]_i_5__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[27]_i_2__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[27]_i_3__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[27]_i_4__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[27]_i_5__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[31]_i_3__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[31]_i_4__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[31]_i_5__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[3]_i_3__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[3]_i_4__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[3]_i_5__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_3__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_4__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf[7]_i_5__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[11]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[19]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[27]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[31]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[31]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[31]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[35]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[35]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[35]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[35]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[39]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[39]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[39]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[39]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[43]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[43]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[43]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[43]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[47]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[47]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[47]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[47]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[51]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[51]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[51]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[51]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[55]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[55]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[55]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[55]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[59]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[59]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[59]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[59]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[63]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[63]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[63]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_buf_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_4 : STD_LOGIC;
  signal fifo_rctl_n_5 : STD_LOGIC;
  signal fifo_rctl_n_6 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_100 : STD_LOGIC;
  signal fifo_rreq_n_101 : STD_LOGIC;
  signal fifo_rreq_n_102 : STD_LOGIC;
  signal fifo_rreq_n_103 : STD_LOGIC;
  signal fifo_rreq_n_104 : STD_LOGIC;
  signal fifo_rreq_n_105 : STD_LOGIC;
  signal fifo_rreq_n_106 : STD_LOGIC;
  signal fifo_rreq_n_107 : STD_LOGIC;
  signal fifo_rreq_n_108 : STD_LOGIC;
  signal fifo_rreq_n_109 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_110 : STD_LOGIC;
  signal fifo_rreq_n_111 : STD_LOGIC;
  signal fifo_rreq_n_112 : STD_LOGIC;
  signal fifo_rreq_n_113 : STD_LOGIC;
  signal fifo_rreq_n_114 : STD_LOGIC;
  signal fifo_rreq_n_115 : STD_LOGIC;
  signal fifo_rreq_n_116 : STD_LOGIC;
  signal fifo_rreq_n_117 : STD_LOGIC;
  signal fifo_rreq_n_118 : STD_LOGIC;
  signal fifo_rreq_n_119 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_120 : STD_LOGIC;
  signal fifo_rreq_n_121 : STD_LOGIC;
  signal fifo_rreq_n_122 : STD_LOGIC;
  signal fifo_rreq_n_123 : STD_LOGIC;
  signal fifo_rreq_n_124 : STD_LOGIC;
  signal fifo_rreq_n_125 : STD_LOGIC;
  signal fifo_rreq_n_126 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_71 : STD_LOGIC;
  signal fifo_rreq_n_72 : STD_LOGIC;
  signal fifo_rreq_n_73 : STD_LOGIC;
  signal fifo_rreq_n_74 : STD_LOGIC;
  signal fifo_rreq_n_75 : STD_LOGIC;
  signal fifo_rreq_n_76 : STD_LOGIC;
  signal fifo_rreq_n_77 : STD_LOGIC;
  signal fifo_rreq_n_78 : STD_LOGIC;
  signal fifo_rreq_n_79 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_80 : STD_LOGIC;
  signal fifo_rreq_n_81 : STD_LOGIC;
  signal fifo_rreq_n_82 : STD_LOGIC;
  signal fifo_rreq_n_83 : STD_LOGIC;
  signal fifo_rreq_n_84 : STD_LOGIC;
  signal fifo_rreq_n_85 : STD_LOGIC;
  signal fifo_rreq_n_86 : STD_LOGIC;
  signal fifo_rreq_n_87 : STD_LOGIC;
  signal fifo_rreq_n_88 : STD_LOGIC;
  signal fifo_rreq_n_89 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_n_90 : STD_LOGIC;
  signal fifo_rreq_n_91 : STD_LOGIC;
  signal fifo_rreq_n_92 : STD_LOGIC;
  signal fifo_rreq_n_93 : STD_LOGIC;
  signal fifo_rreq_n_94 : STD_LOGIC;
  signal fifo_rreq_n_95 : STD_LOGIC;
  signal fifo_rreq_n_96 : STD_LOGIC;
  signal fifo_rreq_n_97 : STD_LOGIC;
  signal fifo_rreq_n_98 : STD_LOGIC;
  signal fifo_rreq_n_99 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_3 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_4__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__1_i_1__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_2__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_3__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_4__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_n_5\ : STD_LOGIC;
  signal \first_sect_carry__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry__2_i_1__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_2__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_3__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_4__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_n_5\ : STD_LOGIC;
  signal \first_sect_carry__2_n_6\ : STD_LOGIC;
  signal \first_sect_carry__3_i_1__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_i_2__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_n_6\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_3\ : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_i_1__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_2__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_3__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_4__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal \last_sect_carry__1_i_1__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_2__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_3__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_4__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_n_5\ : STD_LOGIC;
  signal \last_sect_carry__1_n_6\ : STD_LOGIC;
  signal \last_sect_carry__2_i_1__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_2__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_3__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_4__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_n_5\ : STD_LOGIC;
  signal \last_sect_carry__2_n_6\ : STD_LOGIC;
  signal \last_sect_carry__3_n_6\ : STD_LOGIC;
  signal \last_sect_carry_i_1__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry_i_2__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry_i_3__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry_i_4__0_n_3\ : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal mOutPtr19_out : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^m_axi_gmem1_araddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_10\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_9\ : STD_LOGIC;
  signal p_0_out_carry_n_10 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal pout17_out : STD_LOGIC;
  signal push : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_3 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal \^s_ready_t_reg\ : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \sect_addr_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[32]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[33]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[34]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[35]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[36]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[37]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[38]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[39]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[40]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[41]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[42]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[43]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[44]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[45]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[46]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[47]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[48]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[49]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[50]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[51]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[52]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[53]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[54]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[55]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[56]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[57]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[58]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[59]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[60]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[61]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[62]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[63]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_6\ : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[32]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[33]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[34]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[35]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[36]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[37]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[38]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[39]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[40]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[41]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[42]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[43]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[44]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[45]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[46]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[47]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[48]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[49]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[50]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[51]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[0]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[9]\ : STD_LOGIC;
  signal \NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_first_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \beat_len_buf_reg[1]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[1]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \beat_len_buf_reg[5]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[5]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \beat_len_buf_reg[9]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1__0\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1__0\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1__0\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1__0\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1__0\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3__0\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1__0\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1__0\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1__0\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1__0\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1__0\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1__0\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1__0\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1__0\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1__0\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1__0\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1__0\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1__0\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1__0\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1__0\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1__0\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1__0\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1__0\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1__0\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1__0\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1__0\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1__0\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1__0\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_1__0\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[32]_i_1__0\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[33]_i_1__0\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[34]_i_1__0\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[35]_i_1__0\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[36]_i_1__0\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[37]_i_1__0\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[38]_i_1__0\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[39]_i_1__0\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1__0\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[40]_i_1__0\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[41]_i_1__0\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[42]_i_1__0\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[43]_i_1__0\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[44]_i_1__0\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[45]_i_1__0\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[46]_i_1__0\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[47]_i_1__0\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[48]_i_1__0\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[49]_i_1__0\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1__0\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[50]_i_1__0\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[51]_i_1__0\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[52]_i_1__0\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[53]_i_1__0\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[54]_i_1__0\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[55]_i_1__0\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[56]_i_1__0\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[57]_i_1__0\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[58]_i_1__0\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[59]_i_1__0\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1__0\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[60]_i_1__0\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[61]_i_1__0\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[62]_i_1__0\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[63]_i_2__0\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1__0\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1__0\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1__0\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1__0\ : label is "soft_lutpair521";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[12]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[16]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[20]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[24]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[28]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[32]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[32]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[36]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[36]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[40]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[40]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[44]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[44]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[48]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[48]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[4]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[52]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[52]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[56]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[56]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[60]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[60]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[63]_i_4__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[63]_i_4__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[8]_i_2__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair466";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[11]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[11]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[15]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[15]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[19]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[19]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[23]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[23]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[27]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[27]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[31]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[31]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[35]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[35]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[39]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[39]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[3]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[3]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[43]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[43]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[47]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[47]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[51]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[51]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[55]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[55]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[59]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[59]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[63]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[63]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \end_addr_buf_reg[7]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \end_addr_buf_reg[7]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of p_0_out_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \p_0_out_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[0]_i_1__0\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1__0\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1__0\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1__0\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1__0\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1__0\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1__0\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1__0\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1__0\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1__0\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1__0\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1__0\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1__0\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1__0\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1__0\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1__0\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1__0\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1__0\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1__0\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1__0\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1__0\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1__0\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1__0\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1__0\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1__0\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1__0\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1__0\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1__0\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1__0\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1__0\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1__0\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1__0\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair529";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__9\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  SR(0) <= \^sr\(0);
  \could_multi_bursts.ARVALID_Dummy_reg_0\ <= \^could_multi_bursts.arvalid_dummy_reg_0\;
  \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0);
  m_axi_gmem1_ARADDR(61 downto 0) <= \^m_axi_gmem1_araddr\(61 downto 0);
  s_ready_t_reg <= \^s_ready_t_reg\;
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(31),
      Q => \align_len_reg_n_3_[31]\,
      R => \^sr\(0)
    );
\beat_len_buf[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_3_[31]\,
      I1 => \start_addr_reg_n_3_[1]\,
      O => \beat_len_buf[1]_i_2__0_n_3\
    );
\beat_len_buf[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_3_[31]\,
      I1 => \start_addr_reg_n_3_[0]\,
      O => \beat_len_buf[1]_i_3__0_n_3\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[1]_i_1__0_n_3\,
      CO(2) => \beat_len_buf_reg[1]_i_1__0_n_4\,
      CO(1) => \beat_len_buf_reg[1]_i_1__0_n_5\,
      CO(0) => \beat_len_buf_reg[1]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \align_len_reg_n_3_[31]\,
      DI(0) => \align_len_reg_n_3_[31]\,
      O(3 downto 2) => beat_len_buf1(3 downto 2),
      O(1 downto 0) => \NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED\(1 downto 0),
      S(3) => \align_len_reg_n_3_[31]\,
      S(2) => \align_len_reg_n_3_[31]\,
      S(1) => \beat_len_buf[1]_i_2__0_n_3\,
      S(0) => \beat_len_buf[1]_i_3__0_n_3\
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => \^sr\(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => \^sr\(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => \^sr\(0)
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => \^sr\(0)
    );
\beat_len_buf_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[1]_i_1__0_n_3\,
      CO(3) => \beat_len_buf_reg[5]_i_1__0_n_3\,
      CO(2) => \beat_len_buf_reg[5]_i_1__0_n_4\,
      CO(1) => \beat_len_buf_reg[5]_i_1__0_n_5\,
      CO(0) => \beat_len_buf_reg[5]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(7 downto 4),
      S(3) => \align_len_reg_n_3_[31]\,
      S(2) => \align_len_reg_n_3_[31]\,
      S(1) => \align_len_reg_n_3_[31]\,
      S(0) => \align_len_reg_n_3_[31]\
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => \^sr\(0)
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => \^sr\(0)
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[5]_i_1__0_n_3\,
      CO(3) => \NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_buf_reg[9]_i_1__0_n_4\,
      CO(1) => \beat_len_buf_reg[9]_i_1__0_n_5\,
      CO(0) => \beat_len_buf_reg[9]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(11 downto 8),
      S(3) => \align_len_reg_n_3_[31]\,
      S(2) => \align_len_reg_n_3_[31]\,
      S(1) => \align_len_reg_n_3_[31]\,
      S(0) => \align_len_reg_n_3_[31]\
    );
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_buffer__parameterized0\
     port map (
      D(32 downto 0) => D(32 downto 0),
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => mOutPtr19_out,
      Q(2 downto 1) => mOutPtr_reg(5 downto 4),
      Q(0) => mOutPtr_reg(0),
      S(3) => buff_rdata_n_62,
      S(2) => buff_rdata_n_63,
      S(1) => buff_rdata_n_64,
      S(0) => buff_rdata_n_65,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf01_in\(7 downto 0) => \bus_wide_gen.data_buf01_in\(7 downto 0),
      \bus_wide_gen.data_buf1__0\ => \bus_wide_gen.data_buf1__0\,
      \bus_wide_gen.data_buf_reg[8]\(1 downto 0) => \bus_wide_gen.data_buf1\(1 downto 0),
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \dout_buf_reg[16]_0\ => buff_rdata_n_13,
      \dout_buf_reg[17]_0\ => buff_rdata_n_47,
      \dout_buf_reg[18]_0\ => buff_rdata_n_48,
      \dout_buf_reg[19]_0\ => buff_rdata_n_49,
      \dout_buf_reg[20]_0\ => buff_rdata_n_50,
      \dout_buf_reg[21]_0\ => buff_rdata_n_51,
      \dout_buf_reg[22]_0\ => buff_rdata_n_52,
      \dout_buf_reg[23]_0\ => buff_rdata_n_53,
      \dout_buf_reg[34]_0\(32) => data_pack(34),
      \dout_buf_reg[34]_0\(31) => buff_rdata_n_15,
      \dout_buf_reg[34]_0\(30) => buff_rdata_n_16,
      \dout_buf_reg[34]_0\(29) => buff_rdata_n_17,
      \dout_buf_reg[34]_0\(28) => buff_rdata_n_18,
      \dout_buf_reg[34]_0\(27) => buff_rdata_n_19,
      \dout_buf_reg[34]_0\(26) => buff_rdata_n_20,
      \dout_buf_reg[34]_0\(25) => buff_rdata_n_21,
      \dout_buf_reg[34]_0\(24) => buff_rdata_n_22,
      \dout_buf_reg[34]_0\(23) => buff_rdata_n_23,
      \dout_buf_reg[34]_0\(22) => buff_rdata_n_24,
      \dout_buf_reg[34]_0\(21) => buff_rdata_n_25,
      \dout_buf_reg[34]_0\(20) => buff_rdata_n_26,
      \dout_buf_reg[34]_0\(19) => buff_rdata_n_27,
      \dout_buf_reg[34]_0\(18) => buff_rdata_n_28,
      \dout_buf_reg[34]_0\(17) => buff_rdata_n_29,
      \dout_buf_reg[34]_0\(16) => buff_rdata_n_30,
      \dout_buf_reg[34]_0\(15) => buff_rdata_n_31,
      \dout_buf_reg[34]_0\(14) => buff_rdata_n_32,
      \dout_buf_reg[34]_0\(13) => buff_rdata_n_33,
      \dout_buf_reg[34]_0\(12) => buff_rdata_n_34,
      \dout_buf_reg[34]_0\(11) => buff_rdata_n_35,
      \dout_buf_reg[34]_0\(10) => buff_rdata_n_36,
      \dout_buf_reg[34]_0\(9) => buff_rdata_n_37,
      \dout_buf_reg[34]_0\(8) => buff_rdata_n_38,
      \dout_buf_reg[34]_0\(7) => buff_rdata_n_39,
      \dout_buf_reg[34]_0\(6) => buff_rdata_n_40,
      \dout_buf_reg[34]_0\(5) => buff_rdata_n_41,
      \dout_buf_reg[34]_0\(4) => buff_rdata_n_42,
      \dout_buf_reg[34]_0\(3) => buff_rdata_n_43,
      \dout_buf_reg[34]_0\(2) => buff_rdata_n_44,
      \dout_buf_reg[34]_0\(1) => buff_rdata_n_45,
      \dout_buf_reg[34]_0\(0) => buff_rdata_n_46,
      full_n_reg_0 => full_n_reg,
      \mOutPtr_reg[6]_0\(2) => buff_rdata_n_66,
      \mOutPtr_reg[6]_0\(1) => buff_rdata_n_67,
      \mOutPtr_reg[6]_0\(0) => buff_rdata_n_68,
      \mOutPtr_reg[7]_0\(6) => \p_0_out_carry__0_n_8\,
      \mOutPtr_reg[7]_0\(5) => \p_0_out_carry__0_n_9\,
      \mOutPtr_reg[7]_0\(4) => \p_0_out_carry__0_n_10\,
      \mOutPtr_reg[7]_0\(3) => p_0_out_carry_n_7,
      \mOutPtr_reg[7]_0\(2) => p_0_out_carry_n_8,
      \mOutPtr_reg[7]_0\(1) => p_0_out_carry_n_9,
      \mOutPtr_reg[7]_0\(0) => p_0_out_carry_n_10,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_30\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[0]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_20\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_19\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_18\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[16]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[17]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_12\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[18]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_11\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[19]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_29\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[1]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_10\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[20]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_9\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[21]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_8\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[22]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_7\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[23]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => buff_rdata_n_22,
      Q => \bus_wide_gen.data_buf_reg_n_3_[24]\,
      R => \bus_wide_gen.fifo_burst_n_39\
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => buff_rdata_n_21,
      Q => \bus_wide_gen.data_buf_reg_n_3_[25]\,
      R => \bus_wide_gen.fifo_burst_n_39\
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => buff_rdata_n_20,
      Q => \bus_wide_gen.data_buf_reg_n_3_[26]\,
      R => \bus_wide_gen.fifo_burst_n_39\
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => buff_rdata_n_19,
      Q => \bus_wide_gen.data_buf_reg_n_3_[27]\,
      R => \bus_wide_gen.fifo_burst_n_39\
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => buff_rdata_n_18,
      Q => \bus_wide_gen.data_buf_reg_n_3_[28]\,
      R => \bus_wide_gen.fifo_burst_n_39\
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => buff_rdata_n_17,
      Q => \bus_wide_gen.data_buf_reg_n_3_[29]\,
      R => \bus_wide_gen.fifo_burst_n_39\
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[2]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => buff_rdata_n_16,
      Q => \bus_wide_gen.data_buf_reg_n_3_[30]\,
      R => \bus_wide_gen.fifo_burst_n_39\
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => buff_rdata_n_15,
      Q => \bus_wide_gen.data_buf_reg_n_3_[31]\,
      R => \bus_wide_gen.fifo_burst_n_39\
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[3]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[4]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_25\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[5]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_24\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[6]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_23\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[7]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_22\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_34\,
      D => \bus_wide_gen.fifo_burst_n_21\,
      Q => \bus_wide_gen.data_buf_reg_n_3_[9]\,
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo
     port map (
      D(23) => \bus_wide_gen.fifo_burst_n_7\,
      D(22) => \bus_wide_gen.fifo_burst_n_8\,
      D(21) => \bus_wide_gen.fifo_burst_n_9\,
      D(20) => \bus_wide_gen.fifo_burst_n_10\,
      D(19) => \bus_wide_gen.fifo_burst_n_11\,
      D(18) => \bus_wide_gen.fifo_burst_n_12\,
      D(17) => \bus_wide_gen.fifo_burst_n_13\,
      D(16) => \bus_wide_gen.fifo_burst_n_14\,
      D(15) => \bus_wide_gen.fifo_burst_n_15\,
      D(14) => \bus_wide_gen.fifo_burst_n_16\,
      D(13) => \bus_wide_gen.fifo_burst_n_17\,
      D(12) => \bus_wide_gen.fifo_burst_n_18\,
      D(11) => \bus_wide_gen.fifo_burst_n_19\,
      D(10) => \bus_wide_gen.fifo_burst_n_20\,
      D(9) => \bus_wide_gen.fifo_burst_n_21\,
      D(8) => \bus_wide_gen.fifo_burst_n_22\,
      D(7) => \bus_wide_gen.fifo_burst_n_23\,
      D(6) => \bus_wide_gen.fifo_burst_n_24\,
      D(5) => \bus_wide_gen.fifo_burst_n_25\,
      D(4) => \bus_wide_gen.fifo_burst_n_26\,
      D(3) => \bus_wide_gen.fifo_burst_n_27\,
      D(2) => \bus_wide_gen.fifo_burst_n_28\,
      D(1) => \bus_wide_gen.fifo_burst_n_29\,
      D(0) => \bus_wide_gen.fifo_burst_n_30\,
      Q(7 downto 0) => \bus_wide_gen.len_cnt_reg\(7 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => \bus_wide_gen.fifo_burst_n_40\,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf01_in\(7 downto 0) => \bus_wide_gen.data_buf01_in\(7 downto 0),
      \bus_wide_gen.data_buf1__0\ => \bus_wide_gen.data_buf1__0\,
      \bus_wide_gen.data_buf_reg[10]\ => buff_rdata_n_48,
      \bus_wide_gen.data_buf_reg[11]\ => buff_rdata_n_49,
      \bus_wide_gen.data_buf_reg[12]\ => buff_rdata_n_50,
      \bus_wide_gen.data_buf_reg[13]\ => buff_rdata_n_51,
      \bus_wide_gen.data_buf_reg[14]\ => buff_rdata_n_52,
      \bus_wide_gen.data_buf_reg[15]\ => buff_rdata_n_53,
      \bus_wide_gen.data_buf_reg[15]_0\(15) => \bus_wide_gen.data_buf_reg_n_3_[23]\,
      \bus_wide_gen.data_buf_reg[15]_0\(14) => \bus_wide_gen.data_buf_reg_n_3_[22]\,
      \bus_wide_gen.data_buf_reg[15]_0\(13) => \bus_wide_gen.data_buf_reg_n_3_[21]\,
      \bus_wide_gen.data_buf_reg[15]_0\(12) => \bus_wide_gen.data_buf_reg_n_3_[20]\,
      \bus_wide_gen.data_buf_reg[15]_0\(11) => \bus_wide_gen.data_buf_reg_n_3_[19]\,
      \bus_wide_gen.data_buf_reg[15]_0\(10) => \bus_wide_gen.data_buf_reg_n_3_[18]\,
      \bus_wide_gen.data_buf_reg[15]_0\(9) => \bus_wide_gen.data_buf_reg_n_3_[17]\,
      \bus_wide_gen.data_buf_reg[15]_0\(8) => \bus_wide_gen.data_buf_reg_n_3_[16]\,
      \bus_wide_gen.data_buf_reg[15]_0\(7) => \bus_wide_gen.data_buf_reg_n_3_[15]\,
      \bus_wide_gen.data_buf_reg[15]_0\(6) => \bus_wide_gen.data_buf_reg_n_3_[14]\,
      \bus_wide_gen.data_buf_reg[15]_0\(5) => \bus_wide_gen.data_buf_reg_n_3_[13]\,
      \bus_wide_gen.data_buf_reg[15]_0\(4) => \bus_wide_gen.data_buf_reg_n_3_[12]\,
      \bus_wide_gen.data_buf_reg[15]_0\(3) => \bus_wide_gen.data_buf_reg_n_3_[11]\,
      \bus_wide_gen.data_buf_reg[15]_0\(2) => \bus_wide_gen.data_buf_reg_n_3_[10]\,
      \bus_wide_gen.data_buf_reg[15]_0\(1) => \bus_wide_gen.data_buf_reg_n_3_[9]\,
      \bus_wide_gen.data_buf_reg[15]_0\(0) => \bus_wide_gen.data_buf_reg_n_3_[8]\,
      \bus_wide_gen.data_buf_reg[16]\ => \bus_wide_gen.data_buf_reg_n_3_[24]\,
      \bus_wide_gen.data_buf_reg[17]\ => \bus_wide_gen.data_buf_reg_n_3_[25]\,
      \bus_wide_gen.data_buf_reg[18]\ => \bus_wide_gen.data_buf_reg_n_3_[26]\,
      \bus_wide_gen.data_buf_reg[19]\ => \bus_wide_gen.data_buf_reg_n_3_[27]\,
      \bus_wide_gen.data_buf_reg[20]\ => \bus_wide_gen.data_buf_reg_n_3_[28]\,
      \bus_wide_gen.data_buf_reg[21]\ => \bus_wide_gen.data_buf_reg_n_3_[29]\,
      \bus_wide_gen.data_buf_reg[22]\ => \bus_wide_gen.data_buf_reg_n_3_[30]\,
      \bus_wide_gen.data_buf_reg[23]\ => \bus_wide_gen.data_buf_reg_n_3_[31]\,
      \bus_wide_gen.data_buf_reg[8]\ => buff_rdata_n_13,
      \bus_wide_gen.data_buf_reg[9]\ => buff_rdata_n_47,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.len_cnt_reg[0]\ => fifo_rctl_n_8,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_3\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_46\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_3_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_45\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_3_[1]\,
      \could_multi_bursts.arlen_buf_reg[3]\(9) => \sect_len_buf_reg_n_3_[9]\,
      \could_multi_bursts.arlen_buf_reg[3]\(8) => \sect_len_buf_reg_n_3_[8]\,
      \could_multi_bursts.arlen_buf_reg[3]\(7) => \sect_len_buf_reg_n_3_[7]\,
      \could_multi_bursts.arlen_buf_reg[3]\(6) => \sect_len_buf_reg_n_3_[6]\,
      \could_multi_bursts.arlen_buf_reg[3]\(5) => \sect_len_buf_reg_n_3_[5]\,
      \could_multi_bursts.arlen_buf_reg[3]\(4) => \sect_len_buf_reg_n_3_[4]\,
      \could_multi_bursts.arlen_buf_reg[3]\(3) => \sect_len_buf_reg_n_3_[3]\,
      \could_multi_bursts.arlen_buf_reg[3]\(2) => \sect_len_buf_reg_n_3_[2]\,
      \could_multi_bursts.arlen_buf_reg[3]\(1) => \sect_len_buf_reg_n_3_[1]\,
      \could_multi_bursts.arlen_buf_reg[3]\(0) => \sect_len_buf_reg_n_3_[0]\,
      \could_multi_bursts.arlen_buf_reg[3]_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \could_multi_bursts.loop_cnt_reg[2]\ => \bus_wide_gen.fifo_burst_n_37\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      data_vld_reg_0 => \^could_multi_bursts.arvalid_dummy_reg_0\,
      data_vld_reg_1 => \could_multi_bursts.sect_handling_reg_n_3\,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      \in\(3 downto 0) => arlen_tmp(3 downto 0),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      pout17_out => pout17_out,
      \pout_reg[3]\(32) => data_pack(34),
      \pout_reg[3]\(31) => buff_rdata_n_15,
      \pout_reg[3]\(30) => buff_rdata_n_16,
      \pout_reg[3]\(29) => buff_rdata_n_17,
      \pout_reg[3]\(28) => buff_rdata_n_18,
      \pout_reg[3]\(27) => buff_rdata_n_19,
      \pout_reg[3]\(26) => buff_rdata_n_20,
      \pout_reg[3]\(25) => buff_rdata_n_21,
      \pout_reg[3]\(24) => buff_rdata_n_22,
      \pout_reg[3]\(23) => buff_rdata_n_23,
      \pout_reg[3]\(22) => buff_rdata_n_24,
      \pout_reg[3]\(21) => buff_rdata_n_25,
      \pout_reg[3]\(20) => buff_rdata_n_26,
      \pout_reg[3]\(19) => buff_rdata_n_27,
      \pout_reg[3]\(18) => buff_rdata_n_28,
      \pout_reg[3]\(17) => buff_rdata_n_29,
      \pout_reg[3]\(16) => buff_rdata_n_30,
      \pout_reg[3]\(15) => buff_rdata_n_31,
      \pout_reg[3]\(14) => buff_rdata_n_32,
      \pout_reg[3]\(13) => buff_rdata_n_33,
      \pout_reg[3]\(12) => buff_rdata_n_34,
      \pout_reg[3]\(11) => buff_rdata_n_35,
      \pout_reg[3]\(10) => buff_rdata_n_36,
      \pout_reg[3]\(9) => buff_rdata_n_37,
      \pout_reg[3]\(8) => buff_rdata_n_38,
      \pout_reg[3]\(7) => buff_rdata_n_39,
      \pout_reg[3]\(6) => buff_rdata_n_40,
      \pout_reg[3]\(5) => buff_rdata_n_41,
      \pout_reg[3]\(4) => buff_rdata_n_42,
      \pout_reg[3]\(3) => buff_rdata_n_43,
      \pout_reg[3]\(2) => buff_rdata_n_44,
      \pout_reg[3]\(1) => buff_rdata_n_45,
      \pout_reg[3]\(0) => buff_rdata_n_46,
      \pout_reg[3]_0\ => fifo_rctl_n_5,
      \pout_reg[3]_1\ => fifo_rctl_n_4,
      \q_reg[11]_0\(1 downto 0) => \bus_wide_gen.data_buf1\(1 downto 0),
      \q_reg[11]_1\ => \bus_wide_gen.fifo_burst_n_34\,
      \q_reg[11]_2\ => \bus_wide_gen.fifo_burst_n_39\,
      \q_reg[11]_3\(1) => \sect_addr_buf_reg_n_3_[1]\,
      \q_reg[11]_3\(0) => \sect_addr_buf_reg_n_3_[0]\,
      \q_reg[8]_0\ => \sect_end_buf_reg_n_3_[0]\,
      \q_reg[9]_0\ => \sect_end_buf_reg_n_3_[1]\,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg => \bus_wide_gen.fifo_burst_n_38\,
      \sect_len_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_35\,
      \sect_len_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_36\,
      sel => push
    );
\bus_wide_gen.len_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      O => \p_0_in__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      O => \p_0_in__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(2),
      O => \p_0_in__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(1),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(2),
      I3 => \bus_wide_gen.len_cnt_reg\(3),
      O => \p_0_in__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(2),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(3),
      I4 => \bus_wide_gen.len_cnt_reg\(4),
      O => \p_0_in__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(3),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(2),
      I4 => \bus_wide_gen.len_cnt_reg\(4),
      I5 => \bus_wide_gen.len_cnt_reg\(5),
      O => \p_0_in__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5__0_n_3\,
      I1 => \bus_wide_gen.len_cnt_reg\(6),
      O => \p_0_in__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5__0_n_3\,
      I1 => \bus_wide_gen.len_cnt_reg\(6),
      I2 => \bus_wide_gen.len_cnt_reg\(7),
      O => \p_0_in__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(0),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \bus_wide_gen.len_cnt[7]_i_5__0_n_3\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(0),
      Q => \bus_wide_gen.len_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_40\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(1),
      Q => \bus_wide_gen.len_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_40\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(2),
      Q => \bus_wide_gen.len_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_40\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(3),
      Q => \bus_wide_gen.len_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_40\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(4),
      Q => \bus_wide_gen.len_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_40\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(5),
      Q => \bus_wide_gen.len_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_40\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(6),
      Q => \bus_wide_gen.len_cnt_reg\(6),
      R => \bus_wide_gen.fifo_burst_n_40\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(7),
      Q => \bus_wide_gen.len_cnt_reg\(7),
      R => \bus_wide_gen.fifo_burst_n_40\
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_38\,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_3\,
      R => \^sr\(0)
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_46\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_3_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_45\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_3_[1]\,
      R => '0'
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_6,
      Q => \^could_multi_bursts.arvalid_dummy_reg_0\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[10]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(10),
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[11]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(11),
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[2]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(2),
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[32]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(32),
      O => araddr_tmp(32)
    );
\could_multi_bursts.araddr_buf[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[33]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(33),
      O => araddr_tmp(33)
    );
\could_multi_bursts.araddr_buf[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[34]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(34),
      O => araddr_tmp(34)
    );
\could_multi_bursts.araddr_buf[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[35]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(35),
      O => araddr_tmp(35)
    );
\could_multi_bursts.araddr_buf[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[36]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(36),
      O => araddr_tmp(36)
    );
\could_multi_bursts.araddr_buf[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[37]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(37),
      O => araddr_tmp(37)
    );
\could_multi_bursts.araddr_buf[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[38]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(38),
      O => araddr_tmp(38)
    );
\could_multi_bursts.araddr_buf[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[39]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(39),
      O => araddr_tmp(39)
    );
\could_multi_bursts.araddr_buf[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[3]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(3),
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[40]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(40),
      O => araddr_tmp(40)
    );
\could_multi_bursts.araddr_buf[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[41]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(41),
      O => araddr_tmp(41)
    );
\could_multi_bursts.araddr_buf[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[42]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(42),
      O => araddr_tmp(42)
    );
\could_multi_bursts.araddr_buf[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[43]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(43),
      O => araddr_tmp(43)
    );
\could_multi_bursts.araddr_buf[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[44]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(44),
      O => araddr_tmp(44)
    );
\could_multi_bursts.araddr_buf[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[45]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(45),
      O => araddr_tmp(45)
    );
\could_multi_bursts.araddr_buf[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[46]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(46),
      O => araddr_tmp(46)
    );
\could_multi_bursts.araddr_buf[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[47]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(47),
      O => araddr_tmp(47)
    );
\could_multi_bursts.araddr_buf[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[48]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(48),
      O => araddr_tmp(48)
    );
\could_multi_bursts.araddr_buf[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[49]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(49),
      O => araddr_tmp(49)
    );
\could_multi_bursts.araddr_buf[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[4]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(4),
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(2),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_3__0_n_3\
    );
\could_multi_bursts.araddr_buf[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(1),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4__0_n_3\
    );
\could_multi_bursts.araddr_buf[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(0),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5__0_n_3\
    );
\could_multi_bursts.araddr_buf[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[50]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(50),
      O => araddr_tmp(50)
    );
\could_multi_bursts.araddr_buf[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[51]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(51),
      O => araddr_tmp(51)
    );
\could_multi_bursts.araddr_buf[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[52]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(52),
      O => araddr_tmp(52)
    );
\could_multi_bursts.araddr_buf[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[53]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(53),
      O => araddr_tmp(53)
    );
\could_multi_bursts.araddr_buf[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[54]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(54),
      O => araddr_tmp(54)
    );
\could_multi_bursts.araddr_buf[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[55]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(55),
      O => araddr_tmp(55)
    );
\could_multi_bursts.araddr_buf[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[56]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(56),
      O => araddr_tmp(56)
    );
\could_multi_bursts.araddr_buf[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[57]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(57),
      O => araddr_tmp(57)
    );
\could_multi_bursts.araddr_buf[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[58]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(58),
      O => araddr_tmp(58)
    );
\could_multi_bursts.araddr_buf[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[59]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(59),
      O => araddr_tmp(59)
    );
\could_multi_bursts.araddr_buf[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[5]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(5),
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[60]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(60),
      O => araddr_tmp(60)
    );
\could_multi_bursts.araddr_buf[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[61]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(61),
      O => araddr_tmp(61)
    );
\could_multi_bursts.araddr_buf[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[62]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(62),
      O => araddr_tmp(62)
    );
\could_multi_bursts.araddr_buf[63]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[63]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(63),
      O => araddr_tmp(63)
    );
\could_multi_bursts.araddr_buf[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[6]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(6),
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[7]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(7),
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[8]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(8),
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(4),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3__0_n_3\
    );
\could_multi_bursts.araddr_buf[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(3),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      O => \could_multi_bursts.araddr_buf[8]_i_4__0_n_3\
    );
\could_multi_bursts.araddr_buf[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[9]\,
      I1 => \bus_wide_gen.fifo_burst_n_37\,
      I2 => data1(9),
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(10),
      Q => \^m_axi_gmem1_araddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(11),
      Q => \^m_axi_gmem1_araddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(12),
      Q => \^m_axi_gmem1_araddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem1_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(13),
      Q => \^m_axi_gmem1_araddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(14),
      Q => \^m_axi_gmem1_araddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(15),
      Q => \^m_axi_gmem1_araddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(16),
      Q => \^m_axi_gmem1_araddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(17),
      Q => \^m_axi_gmem1_araddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(18),
      Q => \^m_axi_gmem1_araddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(19),
      Q => \^m_axi_gmem1_araddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(20),
      Q => \^m_axi_gmem1_araddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(21),
      Q => \^m_axi_gmem1_araddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(22),
      Q => \^m_axi_gmem1_araddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(23),
      Q => \^m_axi_gmem1_araddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(24),
      Q => \^m_axi_gmem1_araddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(25),
      Q => \^m_axi_gmem1_araddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(26),
      Q => \^m_axi_gmem1_araddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(27),
      Q => \^m_axi_gmem1_araddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(28),
      Q => \^m_axi_gmem1_araddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(29),
      Q => \^m_axi_gmem1_araddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(2),
      Q => \^m_axi_gmem1_araddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(30),
      Q => \^m_axi_gmem1_araddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(31),
      Q => \^m_axi_gmem1_araddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(32),
      Q => \^m_axi_gmem1_araddr\(30),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[32]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(32 downto 29),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(30 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(33),
      Q => \^m_axi_gmem1_araddr\(31),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(34),
      Q => \^m_axi_gmem1_araddr\(32),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(35),
      Q => \^m_axi_gmem1_araddr\(33),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(36),
      Q => \^m_axi_gmem1_araddr\(34),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[36]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(36 downto 33),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(34 downto 31)
    );
\could_multi_bursts.araddr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(37),
      Q => \^m_axi_gmem1_araddr\(35),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(38),
      Q => \^m_axi_gmem1_araddr\(36),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(39),
      Q => \^m_axi_gmem1_araddr\(37),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(3),
      Q => \^m_axi_gmem1_araddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(40),
      Q => \^m_axi_gmem1_araddr\(38),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[40]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(40 downto 37),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(38 downto 35)
    );
\could_multi_bursts.araddr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(41),
      Q => \^m_axi_gmem1_araddr\(39),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(42),
      Q => \^m_axi_gmem1_araddr\(40),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(43),
      Q => \^m_axi_gmem1_araddr\(41),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(44),
      Q => \^m_axi_gmem1_araddr\(42),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[44]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(44 downto 41),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(42 downto 39)
    );
\could_multi_bursts.araddr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(45),
      Q => \^m_axi_gmem1_araddr\(43),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(46),
      Q => \^m_axi_gmem1_araddr\(44),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(47),
      Q => \^m_axi_gmem1_araddr\(45),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(48),
      Q => \^m_axi_gmem1_araddr\(46),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[48]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(48 downto 45),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(46 downto 43)
    );
\could_multi_bursts.araddr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(49),
      Q => \^m_axi_gmem1_araddr\(47),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(4),
      Q => \^m_axi_gmem1_araddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem1_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3__0_n_3\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4__0_n_3\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5__0_n_3\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(50),
      Q => \^m_axi_gmem1_araddr\(48),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(51),
      Q => \^m_axi_gmem1_araddr\(49),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(52),
      Q => \^m_axi_gmem1_araddr\(50),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[52]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(52 downto 49),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(50 downto 47)
    );
\could_multi_bursts.araddr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(53),
      Q => \^m_axi_gmem1_araddr\(51),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(54),
      Q => \^m_axi_gmem1_araddr\(52),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(55),
      Q => \^m_axi_gmem1_araddr\(53),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(56),
      Q => \^m_axi_gmem1_araddr\(54),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[56]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(56 downto 53),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(54 downto 51)
    );
\could_multi_bursts.araddr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(57),
      Q => \^m_axi_gmem1_araddr\(55),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(58),
      Q => \^m_axi_gmem1_araddr\(56),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(59),
      Q => \^m_axi_gmem1_araddr\(57),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(5),
      Q => \^m_axi_gmem1_araddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(60),
      Q => \^m_axi_gmem1_araddr\(58),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[60]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(60 downto 57),
      S(3 downto 0) => \^m_axi_gmem1_araddr\(58 downto 55)
    );
\could_multi_bursts.araddr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(61),
      Q => \^m_axi_gmem1_araddr\(59),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(62),
      Q => \^m_axi_gmem1_araddr\(60),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(63),
      Q => \^m_axi_gmem1_araddr\(61),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[63]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_3\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[63]_i_4__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[63]_i_4__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4__0_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem1_araddr\(61 downto 59)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(6),
      Q => \^m_axi_gmem1_araddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(7),
      Q => \^m_axi_gmem1_araddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(8),
      Q => \^m_axi_gmem1_araddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem1_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem1_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3__0_n_3\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4__0_n_3\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(9),
      Q => \^m_axi_gmem1_araddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(0),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(1),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(2),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(3),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_rctl_n_12
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_14,
      Q => \could_multi_bursts.sect_handling_reg_n_3\,
      R => \^sr\(0)
    );
\end_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[11]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[11]_i_2__0_n_3\
    );
\end_addr_buf[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[10]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[11]_i_3__0_n_3\
    );
\end_addr_buf[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[9]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[11]_i_4__0_n_3\
    );
\end_addr_buf[11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[8]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[11]_i_5__0_n_3\
    );
\end_addr_buf[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[15]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[15]_i_2__0_n_3\
    );
\end_addr_buf[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[14]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[15]_i_3__0_n_3\
    );
\end_addr_buf[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[13]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[15]_i_4__0_n_3\
    );
\end_addr_buf[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[12]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[15]_i_5__0_n_3\
    );
\end_addr_buf[19]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[19]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[19]_i_2__0_n_3\
    );
\end_addr_buf[19]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[18]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[19]_i_3__0_n_3\
    );
\end_addr_buf[19]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[17]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[19]_i_4__0_n_3\
    );
\end_addr_buf[19]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[16]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[19]_i_5__0_n_3\
    );
\end_addr_buf[23]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[23]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[23]_i_2__0_n_3\
    );
\end_addr_buf[23]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[22]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[23]_i_3__0_n_3\
    );
\end_addr_buf[23]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[21]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[23]_i_4__0_n_3\
    );
\end_addr_buf[23]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[20]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[23]_i_5__0_n_3\
    );
\end_addr_buf[27]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[27]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[27]_i_2__0_n_3\
    );
\end_addr_buf[27]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[26]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[27]_i_3__0_n_3\
    );
\end_addr_buf[27]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[25]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[27]_i_4__0_n_3\
    );
\end_addr_buf[27]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[24]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[27]_i_5__0_n_3\
    );
\end_addr_buf[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[31]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[31]_i_2__0_n_3\
    );
\end_addr_buf[31]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[30]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[31]_i_3__0_n_3\
    );
\end_addr_buf[31]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[29]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[31]_i_4__0_n_3\
    );
\end_addr_buf[31]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[28]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[31]_i_5__0_n_3\
    );
\end_addr_buf[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[3]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[3]_i_2__0_n_3\
    );
\end_addr_buf[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[2]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[3]_i_3__0_n_3\
    );
\end_addr_buf[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[1]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[3]_i_4__0_n_3\
    );
\end_addr_buf[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[0]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[3]_i_5__0_n_3\
    );
\end_addr_buf[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[7]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[7]_i_2__0_n_3\
    );
\end_addr_buf[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[6]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[7]_i_3__0_n_3\
    );
\end_addr_buf[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[5]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[7]_i_4__0_n_3\
    );
\end_addr_buf[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_3_[4]\,
      I1 => \align_len_reg_n_3_[31]\,
      O => \end_addr_buf[7]_i_5__0_n_3\
    );
\end_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(0),
      Q => \end_addr_buf_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_3_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_3_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[7]_i_1__0_n_3\,
      CO(3) => \end_addr_buf_reg[11]_i_1__0_n_3\,
      CO(2) => \end_addr_buf_reg[11]_i_1__0_n_4\,
      CO(1) => \end_addr_buf_reg[11]_i_1__0_n_5\,
      CO(0) => \end_addr_buf_reg[11]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[11]\,
      DI(2) => \start_addr_reg_n_3_[10]\,
      DI(1) => \start_addr_reg_n_3_[9]\,
      DI(0) => \start_addr_reg_n_3_[8]\,
      O(3 downto 0) => end_addr(11 downto 8),
      S(3) => \end_addr_buf[11]_i_2__0_n_3\,
      S(2) => \end_addr_buf[11]_i_3__0_n_3\,
      S(1) => \end_addr_buf[11]_i_4__0_n_3\,
      S(0) => \end_addr_buf[11]_i_5__0_n_3\
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[11]_i_1__0_n_3\,
      CO(3) => \end_addr_buf_reg[15]_i_1__0_n_3\,
      CO(2) => \end_addr_buf_reg[15]_i_1__0_n_4\,
      CO(1) => \end_addr_buf_reg[15]_i_1__0_n_5\,
      CO(0) => \end_addr_buf_reg[15]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[15]\,
      DI(2) => \start_addr_reg_n_3_[14]\,
      DI(1) => \start_addr_reg_n_3_[13]\,
      DI(0) => \start_addr_reg_n_3_[12]\,
      O(3 downto 0) => end_addr(15 downto 12),
      S(3) => \end_addr_buf[15]_i_2__0_n_3\,
      S(2) => \end_addr_buf[15]_i_3__0_n_3\,
      S(1) => \end_addr_buf[15]_i_4__0_n_3\,
      S(0) => \end_addr_buf[15]_i_5__0_n_3\
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[15]_i_1__0_n_3\,
      CO(3) => \end_addr_buf_reg[19]_i_1__0_n_3\,
      CO(2) => \end_addr_buf_reg[19]_i_1__0_n_4\,
      CO(1) => \end_addr_buf_reg[19]_i_1__0_n_5\,
      CO(0) => \end_addr_buf_reg[19]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[19]\,
      DI(2) => \start_addr_reg_n_3_[18]\,
      DI(1) => \start_addr_reg_n_3_[17]\,
      DI(0) => \start_addr_reg_n_3_[16]\,
      O(3 downto 0) => end_addr(19 downto 16),
      S(3) => \end_addr_buf[19]_i_2__0_n_3\,
      S(2) => \end_addr_buf[19]_i_3__0_n_3\,
      S(1) => \end_addr_buf[19]_i_4__0_n_3\,
      S(0) => \end_addr_buf[19]_i_5__0_n_3\
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[19]_i_1__0_n_3\,
      CO(3) => \end_addr_buf_reg[23]_i_1__0_n_3\,
      CO(2) => \end_addr_buf_reg[23]_i_1__0_n_4\,
      CO(1) => \end_addr_buf_reg[23]_i_1__0_n_5\,
      CO(0) => \end_addr_buf_reg[23]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[23]\,
      DI(2) => \start_addr_reg_n_3_[22]\,
      DI(1) => \start_addr_reg_n_3_[21]\,
      DI(0) => \start_addr_reg_n_3_[20]\,
      O(3 downto 0) => end_addr(23 downto 20),
      S(3) => \end_addr_buf[23]_i_2__0_n_3\,
      S(2) => \end_addr_buf[23]_i_3__0_n_3\,
      S(1) => \end_addr_buf[23]_i_4__0_n_3\,
      S(0) => \end_addr_buf[23]_i_5__0_n_3\
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[23]_i_1__0_n_3\,
      CO(3) => \end_addr_buf_reg[27]_i_1__0_n_3\,
      CO(2) => \end_addr_buf_reg[27]_i_1__0_n_4\,
      CO(1) => \end_addr_buf_reg[27]_i_1__0_n_5\,
      CO(0) => \end_addr_buf_reg[27]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[27]\,
      DI(2) => \start_addr_reg_n_3_[26]\,
      DI(1) => \start_addr_reg_n_3_[25]\,
      DI(0) => \start_addr_reg_n_3_[24]\,
      O(3 downto 0) => end_addr(27 downto 24),
      S(3) => \end_addr_buf[27]_i_2__0_n_3\,
      S(2) => \end_addr_buf[27]_i_3__0_n_3\,
      S(1) => \end_addr_buf[27]_i_4__0_n_3\,
      S(0) => \end_addr_buf[27]_i_5__0_n_3\
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[27]_i_1__0_n_3\,
      CO(3) => \end_addr_buf_reg[31]_i_1__0_n_3\,
      CO(2) => \end_addr_buf_reg[31]_i_1__0_n_4\,
      CO(1) => \end_addr_buf_reg[31]_i_1__0_n_5\,
      CO(0) => \end_addr_buf_reg[31]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[31]\,
      DI(2) => \start_addr_reg_n_3_[30]\,
      DI(1) => \start_addr_reg_n_3_[29]\,
      DI(0) => \start_addr_reg_n_3_[28]\,
      O(3 downto 0) => end_addr(31 downto 28),
      S(3) => \end_addr_buf[31]_i_2__0_n_3\,
      S(2) => \end_addr_buf[31]_i_3__0_n_3\,
      S(1) => \end_addr_buf[31]_i_4__0_n_3\,
      S(0) => \end_addr_buf[31]_i_5__0_n_3\
    );
\end_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(32),
      Q => p_0_in0_in(20),
      R => \^sr\(0)
    );
\end_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(33),
      Q => p_0_in0_in(21),
      R => \^sr\(0)
    );
\end_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(34),
      Q => p_0_in0_in(22),
      R => \^sr\(0)
    );
\end_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(35),
      Q => p_0_in0_in(23),
      R => \^sr\(0)
    );
\end_addr_buf_reg[35]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[31]_i_1__0_n_3\,
      CO(3) => \end_addr_buf_reg[35]_i_1__0_n_3\,
      CO(2) => \end_addr_buf_reg[35]_i_1__0_n_4\,
      CO(1) => \end_addr_buf_reg[35]_i_1__0_n_5\,
      CO(0) => \end_addr_buf_reg[35]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(35 downto 32),
      S(3) => \start_addr_reg_n_3_[35]\,
      S(2) => \start_addr_reg_n_3_[34]\,
      S(1) => \start_addr_reg_n_3_[33]\,
      S(0) => \start_addr_reg_n_3_[32]\
    );
\end_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(36),
      Q => p_0_in0_in(24),
      R => \^sr\(0)
    );
\end_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(37),
      Q => p_0_in0_in(25),
      R => \^sr\(0)
    );
\end_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(38),
      Q => p_0_in0_in(26),
      R => \^sr\(0)
    );
\end_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(39),
      Q => p_0_in0_in(27),
      R => \^sr\(0)
    );
\end_addr_buf_reg[39]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[35]_i_1__0_n_3\,
      CO(3) => \end_addr_buf_reg[39]_i_1__0_n_3\,
      CO(2) => \end_addr_buf_reg[39]_i_1__0_n_4\,
      CO(1) => \end_addr_buf_reg[39]_i_1__0_n_5\,
      CO(0) => \end_addr_buf_reg[39]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(39 downto 36),
      S(3) => \start_addr_reg_n_3_[39]\,
      S(2) => \start_addr_reg_n_3_[38]\,
      S(1) => \start_addr_reg_n_3_[37]\,
      S(0) => \start_addr_reg_n_3_[36]\
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_addr_buf_reg[3]_i_1__0_n_3\,
      CO(2) => \end_addr_buf_reg[3]_i_1__0_n_4\,
      CO(1) => \end_addr_buf_reg[3]_i_1__0_n_5\,
      CO(0) => \end_addr_buf_reg[3]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[3]\,
      DI(2) => \start_addr_reg_n_3_[2]\,
      DI(1) => \start_addr_reg_n_3_[1]\,
      DI(0) => \start_addr_reg_n_3_[0]\,
      O(3 downto 0) => end_addr(3 downto 0),
      S(3) => \end_addr_buf[3]_i_2__0_n_3\,
      S(2) => \end_addr_buf[3]_i_3__0_n_3\,
      S(1) => \end_addr_buf[3]_i_4__0_n_3\,
      S(0) => \end_addr_buf[3]_i_5__0_n_3\
    );
\end_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(40),
      Q => p_0_in0_in(28),
      R => \^sr\(0)
    );
\end_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(41),
      Q => p_0_in0_in(29),
      R => \^sr\(0)
    );
\end_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(42),
      Q => p_0_in0_in(30),
      R => \^sr\(0)
    );
\end_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(43),
      Q => p_0_in0_in(31),
      R => \^sr\(0)
    );
\end_addr_buf_reg[43]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[39]_i_1__0_n_3\,
      CO(3) => \end_addr_buf_reg[43]_i_1__0_n_3\,
      CO(2) => \end_addr_buf_reg[43]_i_1__0_n_4\,
      CO(1) => \end_addr_buf_reg[43]_i_1__0_n_5\,
      CO(0) => \end_addr_buf_reg[43]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(43 downto 40),
      S(3) => \start_addr_reg_n_3_[43]\,
      S(2) => \start_addr_reg_n_3_[42]\,
      S(1) => \start_addr_reg_n_3_[41]\,
      S(0) => \start_addr_reg_n_3_[40]\
    );
\end_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(44),
      Q => p_0_in0_in(32),
      R => \^sr\(0)
    );
\end_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(45),
      Q => p_0_in0_in(33),
      R => \^sr\(0)
    );
\end_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(46),
      Q => p_0_in0_in(34),
      R => \^sr\(0)
    );
\end_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(47),
      Q => p_0_in0_in(35),
      R => \^sr\(0)
    );
\end_addr_buf_reg[47]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[43]_i_1__0_n_3\,
      CO(3) => \end_addr_buf_reg[47]_i_1__0_n_3\,
      CO(2) => \end_addr_buf_reg[47]_i_1__0_n_4\,
      CO(1) => \end_addr_buf_reg[47]_i_1__0_n_5\,
      CO(0) => \end_addr_buf_reg[47]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(47 downto 44),
      S(3) => \start_addr_reg_n_3_[47]\,
      S(2) => \start_addr_reg_n_3_[46]\,
      S(1) => \start_addr_reg_n_3_[45]\,
      S(0) => \start_addr_reg_n_3_[44]\
    );
\end_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(48),
      Q => p_0_in0_in(36),
      R => \^sr\(0)
    );
\end_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(49),
      Q => p_0_in0_in(37),
      R => \^sr\(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(50),
      Q => p_0_in0_in(38),
      R => \^sr\(0)
    );
\end_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(51),
      Q => p_0_in0_in(39),
      R => \^sr\(0)
    );
\end_addr_buf_reg[51]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[47]_i_1__0_n_3\,
      CO(3) => \end_addr_buf_reg[51]_i_1__0_n_3\,
      CO(2) => \end_addr_buf_reg[51]_i_1__0_n_4\,
      CO(1) => \end_addr_buf_reg[51]_i_1__0_n_5\,
      CO(0) => \end_addr_buf_reg[51]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(51 downto 48),
      S(3) => \start_addr_reg_n_3_[51]\,
      S(2) => \start_addr_reg_n_3_[50]\,
      S(1) => \start_addr_reg_n_3_[49]\,
      S(0) => \start_addr_reg_n_3_[48]\
    );
\end_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(52),
      Q => p_0_in0_in(40),
      R => \^sr\(0)
    );
\end_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(53),
      Q => p_0_in0_in(41),
      R => \^sr\(0)
    );
\end_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(54),
      Q => p_0_in0_in(42),
      R => \^sr\(0)
    );
\end_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(55),
      Q => p_0_in0_in(43),
      R => \^sr\(0)
    );
\end_addr_buf_reg[55]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[51]_i_1__0_n_3\,
      CO(3) => \end_addr_buf_reg[55]_i_1__0_n_3\,
      CO(2) => \end_addr_buf_reg[55]_i_1__0_n_4\,
      CO(1) => \end_addr_buf_reg[55]_i_1__0_n_5\,
      CO(0) => \end_addr_buf_reg[55]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(55 downto 52),
      S(3) => \start_addr_reg_n_3_[55]\,
      S(2) => \start_addr_reg_n_3_[54]\,
      S(1) => \start_addr_reg_n_3_[53]\,
      S(0) => \start_addr_reg_n_3_[52]\
    );
\end_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(56),
      Q => p_0_in0_in(44),
      R => \^sr\(0)
    );
\end_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(57),
      Q => p_0_in0_in(45),
      R => \^sr\(0)
    );
\end_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(58),
      Q => p_0_in0_in(46),
      R => \^sr\(0)
    );
\end_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(59),
      Q => p_0_in0_in(47),
      R => \^sr\(0)
    );
\end_addr_buf_reg[59]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[55]_i_1__0_n_3\,
      CO(3) => \end_addr_buf_reg[59]_i_1__0_n_3\,
      CO(2) => \end_addr_buf_reg[59]_i_1__0_n_4\,
      CO(1) => \end_addr_buf_reg[59]_i_1__0_n_5\,
      CO(0) => \end_addr_buf_reg[59]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(59 downto 56),
      S(3) => \start_addr_reg_n_3_[59]\,
      S(2) => \start_addr_reg_n_3_[58]\,
      S(1) => \start_addr_reg_n_3_[57]\,
      S(0) => \start_addr_reg_n_3_[56]\
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(60),
      Q => p_0_in0_in(48),
      R => \^sr\(0)
    );
\end_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(61),
      Q => p_0_in0_in(49),
      R => \^sr\(0)
    );
\end_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(62),
      Q => p_0_in0_in(50),
      R => \^sr\(0)
    );
\end_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(63),
      Q => p_0_in0_in(51),
      R => \^sr\(0)
    );
\end_addr_buf_reg[63]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[59]_i_1__0_n_3\,
      CO(3) => \NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \end_addr_buf_reg[63]_i_1__0_n_4\,
      CO(1) => \end_addr_buf_reg[63]_i_1__0_n_5\,
      CO(0) => \end_addr_buf_reg[63]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => end_addr(63 downto 60),
      S(3) => \start_addr_reg_n_3_[63]\,
      S(2) => \start_addr_reg_n_3_[62]\,
      S(1) => \start_addr_reg_n_3_[61]\,
      S(0) => \start_addr_reg_n_3_[60]\
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_buf_reg[3]_i_1__0_n_3\,
      CO(3) => \end_addr_buf_reg[7]_i_1__0_n_3\,
      CO(2) => \end_addr_buf_reg[7]_i_1__0_n_4\,
      CO(1) => \end_addr_buf_reg[7]_i_1__0_n_5\,
      CO(0) => \end_addr_buf_reg[7]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_3_[7]\,
      DI(2) => \start_addr_reg_n_3_[6]\,
      DI(1) => \start_addr_reg_n_3_[5]\,
      DI(0) => \start_addr_reg_n_3_[4]\,
      O(3 downto 0) => end_addr(7 downto 4),
      S(3) => \end_addr_buf[7]_i_2__0_n_3\,
      S(2) => \end_addr_buf[7]_i_3__0_n_3\,
      S(1) => \end_addr_buf[7]_i_4__0_n_3\,
      S(0) => \end_addr_buf[7]_i_5__0_n_3\
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_3_[9]\,
      R => \^sr\(0)
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo__parameterized1\
     port map (
      CO(0) => last_sect,
      E(0) => align_len,
      Q(3 downto 0) => \bus_wide_gen.len_cnt_reg\(3 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => fifo_rctl_n_12,
      ap_rst_n_1(0) => fifo_rctl_n_13,
      beat_valid => beat_valid,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.len_cnt_reg[1]\ => fifo_rctl_n_8,
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_6,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => fifo_rctl_n_14,
      data_vld_reg_0 => fifo_rctl_n_4,
      empty_n_reg_0 => fifo_rctl_n_5,
      empty_n_reg_1(0) => data_pack(34),
      \end_addr_buf_reg[0]\ => fifo_rctl_n_16,
      \end_addr_buf_reg[1]\ => fifo_rctl_n_15,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      fifo_rreq_valid => fifo_rreq_valid,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      p_20_in => p_20_in,
      pout17_out => pout17_out,
      rreq_handling_reg => fifo_rctl_n_11,
      rreq_handling_reg_0 => rreq_handling_reg_n_3,
      rreq_handling_reg_1 => fifo_rreq_valid_buf_reg_n_3,
      \sect_addr_buf_reg[0]\(0) => first_sect,
      \sect_end_buf_reg[0]\ => \sect_end_buf_reg_n_3_[0]\,
      \sect_end_buf_reg[1]\(1) => \end_addr_buf_reg_n_3_[1]\,
      \sect_end_buf_reg[1]\(0) => \end_addr_buf_reg_n_3_[0]\,
      \sect_end_buf_reg[1]_0\ => \sect_end_buf_reg_n_3_[1]\,
      \sect_len_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_36\,
      \sect_len_buf_reg[3]_0\ => \bus_wide_gen.fifo_burst_n_35\,
      \sect_len_buf_reg[3]_1\ => \could_multi_bursts.sect_handling_reg_n_3\,
      sel => push
    );
fifo_rreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      D(51) => fifo_rreq_n_7,
      D(50) => fifo_rreq_n_8,
      D(49) => fifo_rreq_n_9,
      D(48) => fifo_rreq_n_10,
      D(47) => fifo_rreq_n_11,
      D(46) => fifo_rreq_n_12,
      D(45) => fifo_rreq_n_13,
      D(44) => fifo_rreq_n_14,
      D(43) => fifo_rreq_n_15,
      D(42) => fifo_rreq_n_16,
      D(41) => fifo_rreq_n_17,
      D(40) => fifo_rreq_n_18,
      D(39) => fifo_rreq_n_19,
      D(38) => fifo_rreq_n_20,
      D(37) => fifo_rreq_n_21,
      D(36) => fifo_rreq_n_22,
      D(35) => fifo_rreq_n_23,
      D(34) => fifo_rreq_n_24,
      D(33) => fifo_rreq_n_25,
      D(32) => fifo_rreq_n_26,
      D(31) => fifo_rreq_n_27,
      D(30) => fifo_rreq_n_28,
      D(29) => fifo_rreq_n_29,
      D(28) => fifo_rreq_n_30,
      D(27) => fifo_rreq_n_31,
      D(26) => fifo_rreq_n_32,
      D(25) => fifo_rreq_n_33,
      D(24) => fifo_rreq_n_34,
      D(23) => fifo_rreq_n_35,
      D(22) => fifo_rreq_n_36,
      D(21) => fifo_rreq_n_37,
      D(20) => fifo_rreq_n_38,
      D(19) => fifo_rreq_n_39,
      D(18) => fifo_rreq_n_40,
      D(17) => fifo_rreq_n_41,
      D(16) => fifo_rreq_n_42,
      D(15) => fifo_rreq_n_43,
      D(14) => fifo_rreq_n_44,
      D(13) => fifo_rreq_n_45,
      D(12) => fifo_rreq_n_46,
      D(11) => fifo_rreq_n_47,
      D(10) => fifo_rreq_n_48,
      D(9) => fifo_rreq_n_49,
      D(8) => fifo_rreq_n_50,
      D(7) => fifo_rreq_n_51,
      D(6) => fifo_rreq_n_52,
      D(5) => fifo_rreq_n_53,
      D(4) => fifo_rreq_n_54,
      D(3) => fifo_rreq_n_55,
      D(2) => fifo_rreq_n_56,
      D(1) => fifo_rreq_n_57,
      D(0) => fifo_rreq_n_58,
      E(0) => fifo_rreq_n_6,
      Q(51) => \start_addr_reg_n_3_[63]\,
      Q(50) => \start_addr_reg_n_3_[62]\,
      Q(49) => \start_addr_reg_n_3_[61]\,
      Q(48) => \start_addr_reg_n_3_[60]\,
      Q(47) => \start_addr_reg_n_3_[59]\,
      Q(46) => \start_addr_reg_n_3_[58]\,
      Q(45) => \start_addr_reg_n_3_[57]\,
      Q(44) => \start_addr_reg_n_3_[56]\,
      Q(43) => \start_addr_reg_n_3_[55]\,
      Q(42) => \start_addr_reg_n_3_[54]\,
      Q(41) => \start_addr_reg_n_3_[53]\,
      Q(40) => \start_addr_reg_n_3_[52]\,
      Q(39) => \start_addr_reg_n_3_[51]\,
      Q(38) => \start_addr_reg_n_3_[50]\,
      Q(37) => \start_addr_reg_n_3_[49]\,
      Q(36) => \start_addr_reg_n_3_[48]\,
      Q(35) => \start_addr_reg_n_3_[47]\,
      Q(34) => \start_addr_reg_n_3_[46]\,
      Q(33) => \start_addr_reg_n_3_[45]\,
      Q(32) => \start_addr_reg_n_3_[44]\,
      Q(31) => \start_addr_reg_n_3_[43]\,
      Q(30) => \start_addr_reg_n_3_[42]\,
      Q(29) => \start_addr_reg_n_3_[41]\,
      Q(28) => \start_addr_reg_n_3_[40]\,
      Q(27) => \start_addr_reg_n_3_[39]\,
      Q(26) => \start_addr_reg_n_3_[38]\,
      Q(25) => \start_addr_reg_n_3_[37]\,
      Q(24) => \start_addr_reg_n_3_[36]\,
      Q(23) => \start_addr_reg_n_3_[35]\,
      Q(22) => \start_addr_reg_n_3_[34]\,
      Q(21) => \start_addr_reg_n_3_[33]\,
      Q(20) => \start_addr_reg_n_3_[32]\,
      Q(19) => \start_addr_reg_n_3_[31]\,
      Q(18) => \start_addr_reg_n_3_[30]\,
      Q(17) => \start_addr_reg_n_3_[29]\,
      Q(16) => \start_addr_reg_n_3_[28]\,
      Q(15) => \start_addr_reg_n_3_[27]\,
      Q(14) => \start_addr_reg_n_3_[26]\,
      Q(13) => \start_addr_reg_n_3_[25]\,
      Q(12) => \start_addr_reg_n_3_[24]\,
      Q(11) => \start_addr_reg_n_3_[23]\,
      Q(10) => \start_addr_reg_n_3_[22]\,
      Q(9) => \start_addr_reg_n_3_[21]\,
      Q(8) => \start_addr_reg_n_3_[20]\,
      Q(7) => \start_addr_reg_n_3_[19]\,
      Q(6) => \start_addr_reg_n_3_[18]\,
      Q(5) => \start_addr_reg_n_3_[17]\,
      Q(4) => \start_addr_reg_n_3_[16]\,
      Q(3) => \start_addr_reg_n_3_[15]\,
      Q(2) => \start_addr_reg_n_3_[14]\,
      Q(1) => \start_addr_reg_n_3_[13]\,
      Q(0) => \start_addr_reg_n_3_[12]\,
      S(1) => fifo_rreq_n_59,
      S(0) => fifo_rreq_n_60,
      SR(0) => \^sr\(0),
      align_len0(0) => align_len0(31),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_3,
      fifo_rreq_valid_buf_reg_0 => rreq_handling_reg_n_3,
      full_n_reg_0(0) => rs2f_rreq_valid,
      invalid_len_event0 => invalid_len_event0,
      \last_sect_carry__3\(4) => \sect_cnt_reg_n_3_[51]\,
      \last_sect_carry__3\(3) => \sect_cnt_reg_n_3_[50]\,
      \last_sect_carry__3\(2) => \sect_cnt_reg_n_3_[49]\,
      \last_sect_carry__3\(1) => \sect_cnt_reg_n_3_[48]\,
      \last_sect_carry__3\(0) => \sect_cnt_reg_n_3_[0]\,
      \last_sect_carry__3_0\(3 downto 0) => p_0_in0_in(51 downto 48),
      next_rreq => next_rreq,
      p_20_in => p_20_in,
      \q_reg[63]_0\(63) => fifo_rreq_n_63,
      \q_reg[63]_0\(62) => fifo_rreq_n_64,
      \q_reg[63]_0\(61) => fifo_rreq_n_65,
      \q_reg[63]_0\(60) => fifo_rreq_n_66,
      \q_reg[63]_0\(59) => fifo_rreq_n_67,
      \q_reg[63]_0\(58) => fifo_rreq_n_68,
      \q_reg[63]_0\(57) => fifo_rreq_n_69,
      \q_reg[63]_0\(56) => fifo_rreq_n_70,
      \q_reg[63]_0\(55) => fifo_rreq_n_71,
      \q_reg[63]_0\(54) => fifo_rreq_n_72,
      \q_reg[63]_0\(53) => fifo_rreq_n_73,
      \q_reg[63]_0\(52) => fifo_rreq_n_74,
      \q_reg[63]_0\(51) => fifo_rreq_n_75,
      \q_reg[63]_0\(50) => fifo_rreq_n_76,
      \q_reg[63]_0\(49) => fifo_rreq_n_77,
      \q_reg[63]_0\(48) => fifo_rreq_n_78,
      \q_reg[63]_0\(47) => fifo_rreq_n_79,
      \q_reg[63]_0\(46) => fifo_rreq_n_80,
      \q_reg[63]_0\(45) => fifo_rreq_n_81,
      \q_reg[63]_0\(44) => fifo_rreq_n_82,
      \q_reg[63]_0\(43) => fifo_rreq_n_83,
      \q_reg[63]_0\(42) => fifo_rreq_n_84,
      \q_reg[63]_0\(41) => fifo_rreq_n_85,
      \q_reg[63]_0\(40) => fifo_rreq_n_86,
      \q_reg[63]_0\(39) => fifo_rreq_n_87,
      \q_reg[63]_0\(38) => fifo_rreq_n_88,
      \q_reg[63]_0\(37) => fifo_rreq_n_89,
      \q_reg[63]_0\(36) => fifo_rreq_n_90,
      \q_reg[63]_0\(35) => fifo_rreq_n_91,
      \q_reg[63]_0\(34) => fifo_rreq_n_92,
      \q_reg[63]_0\(33) => fifo_rreq_n_93,
      \q_reg[63]_0\(32) => fifo_rreq_n_94,
      \q_reg[63]_0\(31) => fifo_rreq_n_95,
      \q_reg[63]_0\(30) => fifo_rreq_n_96,
      \q_reg[63]_0\(29) => fifo_rreq_n_97,
      \q_reg[63]_0\(28) => fifo_rreq_n_98,
      \q_reg[63]_0\(27) => fifo_rreq_n_99,
      \q_reg[63]_0\(26) => fifo_rreq_n_100,
      \q_reg[63]_0\(25) => fifo_rreq_n_101,
      \q_reg[63]_0\(24) => fifo_rreq_n_102,
      \q_reg[63]_0\(23) => fifo_rreq_n_103,
      \q_reg[63]_0\(22) => fifo_rreq_n_104,
      \q_reg[63]_0\(21) => fifo_rreq_n_105,
      \q_reg[63]_0\(20) => fifo_rreq_n_106,
      \q_reg[63]_0\(19) => fifo_rreq_n_107,
      \q_reg[63]_0\(18) => fifo_rreq_n_108,
      \q_reg[63]_0\(17) => fifo_rreq_n_109,
      \q_reg[63]_0\(16) => fifo_rreq_n_110,
      \q_reg[63]_0\(15) => fifo_rreq_n_111,
      \q_reg[63]_0\(14) => fifo_rreq_n_112,
      \q_reg[63]_0\(13) => fifo_rreq_n_113,
      \q_reg[63]_0\(12) => fifo_rreq_n_114,
      \q_reg[63]_0\(11) => fifo_rreq_n_115,
      \q_reg[63]_0\(10) => fifo_rreq_n_116,
      \q_reg[63]_0\(9) => fifo_rreq_n_117,
      \q_reg[63]_0\(8) => fifo_rreq_n_118,
      \q_reg[63]_0\(7) => fifo_rreq_n_119,
      \q_reg[63]_0\(6) => fifo_rreq_n_120,
      \q_reg[63]_0\(5) => fifo_rreq_n_121,
      \q_reg[63]_0\(4) => fifo_rreq_n_122,
      \q_reg[63]_0\(3) => fifo_rreq_n_123,
      \q_reg[63]_0\(2) => fifo_rreq_n_124,
      \q_reg[63]_0\(1) => fifo_rreq_n_125,
      \q_reg[63]_0\(0) => fifo_rreq_n_126,
      \q_reg[63]_1\(63 downto 0) => rs2f_rreq_data(63 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1)
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_3,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_3,
      CO(2) => first_sect_carry_n_4,
      CO(1) => first_sect_carry_n_5,
      CO(0) => first_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_3\,
      S(2) => \first_sect_carry_i_2__0_n_3\,
      S(1) => \first_sect_carry_i_3__0_n_3\,
      S(0) => \first_sect_carry_i_4__0_n_3\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_3,
      CO(3) => \first_sect_carry__0_n_3\,
      CO(2) => \first_sect_carry__0_n_4\,
      CO(1) => \first_sect_carry__0_n_5\,
      CO(0) => \first_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__0_i_1__0_n_3\,
      S(2) => \first_sect_carry__0_i_2__0_n_3\,
      S(1) => \first_sect_carry__0_i_3__0_n_3\,
      S(0) => \first_sect_carry__0_i_4__0_n_3\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[22]\,
      I1 => p_0_in_0(22),
      I2 => \sect_cnt_reg_n_3_[21]\,
      I3 => p_0_in_0(21),
      I4 => \sect_cnt_reg_n_3_[23]\,
      I5 => p_0_in_0(23),
      O => \first_sect_carry__0_i_1__0_n_3\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[19]\,
      I1 => p_0_in_0(19),
      I2 => \sect_cnt_reg_n_3_[18]\,
      I3 => p_0_in_0(18),
      I4 => \sect_cnt_reg_n_3_[20]\,
      I5 => p_0_in_0(20),
      O => \first_sect_carry__0_i_2__0_n_3\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[16]\,
      I1 => p_0_in_0(16),
      I2 => \sect_cnt_reg_n_3_[15]\,
      I3 => p_0_in_0(15),
      I4 => \sect_cnt_reg_n_3_[17]\,
      I5 => p_0_in_0(17),
      O => \first_sect_carry__0_i_3__0_n_3\
    );
\first_sect_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[13]\,
      I1 => p_0_in_0(13),
      I2 => \sect_cnt_reg_n_3_[12]\,
      I3 => p_0_in_0(12),
      I4 => \sect_cnt_reg_n_3_[14]\,
      I5 => p_0_in_0(14),
      O => \first_sect_carry__0_i_4__0_n_3\
    );
\first_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__0_n_3\,
      CO(3) => \first_sect_carry__1_n_3\,
      CO(2) => \first_sect_carry__1_n_4\,
      CO(1) => \first_sect_carry__1_n_5\,
      CO(0) => \first_sect_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__1_i_1__0_n_3\,
      S(2) => \first_sect_carry__1_i_2__0_n_3\,
      S(1) => \first_sect_carry__1_i_3__0_n_3\,
      S(0) => \first_sect_carry__1_i_4__0_n_3\
    );
\first_sect_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[34]\,
      I1 => p_0_in_0(34),
      I2 => \sect_cnt_reg_n_3_[33]\,
      I3 => p_0_in_0(33),
      I4 => \sect_cnt_reg_n_3_[35]\,
      I5 => p_0_in_0(35),
      O => \first_sect_carry__1_i_1__0_n_3\
    );
\first_sect_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[31]\,
      I1 => p_0_in_0(31),
      I2 => \sect_cnt_reg_n_3_[30]\,
      I3 => p_0_in_0(30),
      I4 => \sect_cnt_reg_n_3_[32]\,
      I5 => p_0_in_0(32),
      O => \first_sect_carry__1_i_2__0_n_3\
    );
\first_sect_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[28]\,
      I1 => p_0_in_0(28),
      I2 => \sect_cnt_reg_n_3_[27]\,
      I3 => p_0_in_0(27),
      I4 => \sect_cnt_reg_n_3_[29]\,
      I5 => p_0_in_0(29),
      O => \first_sect_carry__1_i_3__0_n_3\
    );
\first_sect_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[25]\,
      I1 => p_0_in_0(25),
      I2 => \sect_cnt_reg_n_3_[24]\,
      I3 => p_0_in_0(24),
      I4 => \sect_cnt_reg_n_3_[26]\,
      I5 => p_0_in_0(26),
      O => \first_sect_carry__1_i_4__0_n_3\
    );
\first_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__1_n_3\,
      CO(3) => \first_sect_carry__2_n_3\,
      CO(2) => \first_sect_carry__2_n_4\,
      CO(1) => \first_sect_carry__2_n_5\,
      CO(0) => \first_sect_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__2_i_1__0_n_3\,
      S(2) => \first_sect_carry__2_i_2__0_n_3\,
      S(1) => \first_sect_carry__2_i_3__0_n_3\,
      S(0) => \first_sect_carry__2_i_4__0_n_3\
    );
\first_sect_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[46]\,
      I1 => p_0_in_0(46),
      I2 => \sect_cnt_reg_n_3_[45]\,
      I3 => p_0_in_0(45),
      I4 => \sect_cnt_reg_n_3_[47]\,
      I5 => p_0_in_0(47),
      O => \first_sect_carry__2_i_1__0_n_3\
    );
\first_sect_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[43]\,
      I1 => p_0_in_0(43),
      I2 => \sect_cnt_reg_n_3_[42]\,
      I3 => p_0_in_0(42),
      I4 => \sect_cnt_reg_n_3_[44]\,
      I5 => p_0_in_0(44),
      O => \first_sect_carry__2_i_2__0_n_3\
    );
\first_sect_carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[40]\,
      I1 => p_0_in_0(40),
      I2 => \sect_cnt_reg_n_3_[39]\,
      I3 => p_0_in_0(39),
      I4 => \sect_cnt_reg_n_3_[41]\,
      I5 => p_0_in_0(41),
      O => \first_sect_carry__2_i_3__0_n_3\
    );
\first_sect_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[37]\,
      I1 => p_0_in_0(37),
      I2 => \sect_cnt_reg_n_3_[36]\,
      I3 => p_0_in_0(36),
      I4 => \sect_cnt_reg_n_3_[38]\,
      I5 => p_0_in_0(38),
      O => \first_sect_carry__2_i_4__0_n_3\
    );
\first_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__2_n_3\,
      CO(3 downto 2) => \NLW_first_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => first_sect,
      CO(0) => \first_sect_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \first_sect_carry__3_i_1__0_n_3\,
      S(0) => \first_sect_carry__3_i_2__0_n_3\
    );
\first_sect_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in_0(51),
      I1 => \sect_cnt_reg_n_3_[51]\,
      O => \first_sect_carry__3_i_1__0_n_3\
    );
\first_sect_carry__3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[49]\,
      I1 => p_0_in_0(49),
      I2 => \sect_cnt_reg_n_3_[48]\,
      I3 => p_0_in_0(48),
      I4 => \sect_cnt_reg_n_3_[50]\,
      I5 => p_0_in_0(50),
      O => \first_sect_carry__3_i_2__0_n_3\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[10]\,
      I1 => p_0_in_0(10),
      I2 => \sect_cnt_reg_n_3_[9]\,
      I3 => p_0_in_0(9),
      I4 => \sect_cnt_reg_n_3_[11]\,
      I5 => p_0_in_0(11),
      O => \first_sect_carry_i_1__0_n_3\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[7]\,
      I1 => p_0_in_0(7),
      I2 => \sect_cnt_reg_n_3_[6]\,
      I3 => p_0_in_0(6),
      I4 => \sect_cnt_reg_n_3_[8]\,
      I5 => p_0_in_0(8),
      O => \first_sect_carry_i_2__0_n_3\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[4]\,
      I1 => p_0_in_0(4),
      I2 => \sect_cnt_reg_n_3_[3]\,
      I3 => p_0_in_0(3),
      I4 => \sect_cnt_reg_n_3_[5]\,
      I5 => p_0_in_0(5),
      O => \first_sect_carry_i_3__0_n_3\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[1]\,
      I1 => p_0_in_0(1),
      I2 => \sect_cnt_reg_n_3_[0]\,
      I3 => p_0_in_0(0),
      I4 => \sect_cnt_reg_n_3_[2]\,
      I5 => p_0_in_0(2),
      O => \first_sect_carry_i_4__0_n_3\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => \^sr\(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_3,
      CO(2) => last_sect_carry_n_4,
      CO(1) => last_sect_carry_n_5,
      CO(0) => last_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \last_sect_carry_i_1__0_n_3\,
      S(2) => \last_sect_carry_i_2__0_n_3\,
      S(1) => \last_sect_carry_i_3__0_n_3\,
      S(0) => \last_sect_carry_i_4__0_n_3\
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_3,
      CO(3) => \last_sect_carry__0_n_3\,
      CO(2) => \last_sect_carry__0_n_4\,
      CO(1) => \last_sect_carry__0_n_5\,
      CO(0) => \last_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__0_i_1__0_n_3\,
      S(2) => \last_sect_carry__0_i_2__0_n_3\,
      S(1) => \last_sect_carry__0_i_3__0_n_3\,
      S(0) => \last_sect_carry__0_i_4__0_n_3\
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[22]\,
      I1 => p_0_in0_in(22),
      I2 => \sect_cnt_reg_n_3_[21]\,
      I3 => p_0_in0_in(21),
      I4 => p_0_in0_in(23),
      I5 => \sect_cnt_reg_n_3_[23]\,
      O => \last_sect_carry__0_i_1__0_n_3\
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[19]\,
      I1 => p_0_in0_in(19),
      I2 => \sect_cnt_reg_n_3_[18]\,
      I3 => p_0_in0_in(18),
      I4 => p_0_in0_in(20),
      I5 => \sect_cnt_reg_n_3_[20]\,
      O => \last_sect_carry__0_i_2__0_n_3\
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[16]\,
      I1 => p_0_in0_in(16),
      I2 => \sect_cnt_reg_n_3_[15]\,
      I3 => p_0_in0_in(15),
      I4 => p_0_in0_in(17),
      I5 => \sect_cnt_reg_n_3_[17]\,
      O => \last_sect_carry__0_i_3__0_n_3\
    );
\last_sect_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[13]\,
      I1 => p_0_in0_in(13),
      I2 => \sect_cnt_reg_n_3_[12]\,
      I3 => p_0_in0_in(12),
      I4 => p_0_in0_in(14),
      I5 => \sect_cnt_reg_n_3_[14]\,
      O => \last_sect_carry__0_i_4__0_n_3\
    );
\last_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__0_n_3\,
      CO(3) => \last_sect_carry__1_n_3\,
      CO(2) => \last_sect_carry__1_n_4\,
      CO(1) => \last_sect_carry__1_n_5\,
      CO(0) => \last_sect_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__1_i_1__0_n_3\,
      S(2) => \last_sect_carry__1_i_2__0_n_3\,
      S(1) => \last_sect_carry__1_i_3__0_n_3\,
      S(0) => \last_sect_carry__1_i_4__0_n_3\
    );
\last_sect_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[34]\,
      I1 => p_0_in0_in(34),
      I2 => \sect_cnt_reg_n_3_[33]\,
      I3 => p_0_in0_in(33),
      I4 => p_0_in0_in(35),
      I5 => \sect_cnt_reg_n_3_[35]\,
      O => \last_sect_carry__1_i_1__0_n_3\
    );
\last_sect_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[31]\,
      I1 => p_0_in0_in(31),
      I2 => \sect_cnt_reg_n_3_[30]\,
      I3 => p_0_in0_in(30),
      I4 => p_0_in0_in(32),
      I5 => \sect_cnt_reg_n_3_[32]\,
      O => \last_sect_carry__1_i_2__0_n_3\
    );
\last_sect_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[28]\,
      I1 => p_0_in0_in(28),
      I2 => \sect_cnt_reg_n_3_[27]\,
      I3 => p_0_in0_in(27),
      I4 => p_0_in0_in(29),
      I5 => \sect_cnt_reg_n_3_[29]\,
      O => \last_sect_carry__1_i_3__0_n_3\
    );
\last_sect_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[25]\,
      I1 => p_0_in0_in(25),
      I2 => \sect_cnt_reg_n_3_[24]\,
      I3 => p_0_in0_in(24),
      I4 => p_0_in0_in(26),
      I5 => \sect_cnt_reg_n_3_[26]\,
      O => \last_sect_carry__1_i_4__0_n_3\
    );
\last_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__1_n_3\,
      CO(3) => \last_sect_carry__2_n_3\,
      CO(2) => \last_sect_carry__2_n_4\,
      CO(1) => \last_sect_carry__2_n_5\,
      CO(0) => \last_sect_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__2_i_1__0_n_3\,
      S(2) => \last_sect_carry__2_i_2__0_n_3\,
      S(1) => \last_sect_carry__2_i_3__0_n_3\,
      S(0) => \last_sect_carry__2_i_4__0_n_3\
    );
\last_sect_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[46]\,
      I1 => p_0_in0_in(46),
      I2 => \sect_cnt_reg_n_3_[45]\,
      I3 => p_0_in0_in(45),
      I4 => p_0_in0_in(47),
      I5 => \sect_cnt_reg_n_3_[47]\,
      O => \last_sect_carry__2_i_1__0_n_3\
    );
\last_sect_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[43]\,
      I1 => p_0_in0_in(43),
      I2 => \sect_cnt_reg_n_3_[42]\,
      I3 => p_0_in0_in(42),
      I4 => p_0_in0_in(44),
      I5 => \sect_cnt_reg_n_3_[44]\,
      O => \last_sect_carry__2_i_2__0_n_3\
    );
\last_sect_carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[40]\,
      I1 => p_0_in0_in(40),
      I2 => \sect_cnt_reg_n_3_[39]\,
      I3 => p_0_in0_in(39),
      I4 => p_0_in0_in(41),
      I5 => \sect_cnt_reg_n_3_[41]\,
      O => \last_sect_carry__2_i_3__0_n_3\
    );
\last_sect_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[37]\,
      I1 => p_0_in0_in(37),
      I2 => \sect_cnt_reg_n_3_[36]\,
      I3 => p_0_in0_in(36),
      I4 => p_0_in0_in(38),
      I5 => \sect_cnt_reg_n_3_[38]\,
      O => \last_sect_carry__2_i_4__0_n_3\
    );
\last_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__2_n_3\,
      CO(3 downto 2) => \NLW_last_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => last_sect,
      CO(0) => \last_sect_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => fifo_rreq_n_59,
      S(0) => fifo_rreq_n_60
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[10]\,
      I1 => p_0_in0_in(10),
      I2 => \sect_cnt_reg_n_3_[9]\,
      I3 => p_0_in0_in(9),
      I4 => p_0_in0_in(11),
      I5 => \sect_cnt_reg_n_3_[11]\,
      O => \last_sect_carry_i_1__0_n_3\
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[7]\,
      I1 => p_0_in0_in(7),
      I2 => \sect_cnt_reg_n_3_[6]\,
      I3 => p_0_in0_in(6),
      I4 => p_0_in0_in(8),
      I5 => \sect_cnt_reg_n_3_[8]\,
      O => \last_sect_carry_i_2__0_n_3\
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[4]\,
      I1 => p_0_in0_in(4),
      I2 => \sect_cnt_reg_n_3_[3]\,
      I3 => p_0_in0_in(3),
      I4 => p_0_in0_in(5),
      I5 => \sect_cnt_reg_n_3_[5]\,
      O => \last_sect_carry_i_3__0_n_3\
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[1]\,
      I1 => p_0_in0_in(1),
      I2 => \sect_cnt_reg_n_3_[0]\,
      I3 => p_0_in0_in(0),
      I4 => p_0_in0_in(2),
      I5 => \sect_cnt_reg_n_3_[2]\,
      O => \last_sect_carry_i_4__0_n_3\
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_3,
      CO(2) => p_0_out_carry_n_4,
      CO(1) => p_0_out_carry_n_5,
      CO(0) => p_0_out_carry_n_6,
      CYINIT => mOutPtr_reg(0),
      DI(3 downto 1) => mOutPtr_reg(3 downto 1),
      DI(0) => mOutPtr19_out,
      O(3) => p_0_out_carry_n_7,
      O(2) => p_0_out_carry_n_8,
      O(1) => p_0_out_carry_n_9,
      O(0) => p_0_out_carry_n_10,
      S(3) => buff_rdata_n_62,
      S(2) => buff_rdata_n_63,
      S(1) => buff_rdata_n_64,
      S(0) => buff_rdata_n_65
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_3,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_5\,
      CO(0) => \p_0_out_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => mOutPtr_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_8\,
      O(1) => \p_0_out_carry__0_n_9\,
      O(0) => \p_0_out_carry__0_n_10\,
      S(3) => '0',
      S(2) => buff_rdata_n_66,
      S(1) => buff_rdata_n_67,
      S(0) => buff_rdata_n_68
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_11,
      Q => rreq_handling_reg_n_3,
      R => \^sr\(0)
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_reg_slice__parameterized0\
     port map (
      Q(0) => Q(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      \data_p1_reg[7]_0\(7 downto 0) => \data_p1_reg[7]\(7 downto 0),
      \data_p2_reg[7]_0\(7) => \bus_wide_gen.data_buf_reg_n_3_[7]\,
      \data_p2_reg[7]_0\(6) => \bus_wide_gen.data_buf_reg_n_3_[6]\,
      \data_p2_reg[7]_0\(5) => \bus_wide_gen.data_buf_reg_n_3_[5]\,
      \data_p2_reg[7]_0\(4) => \bus_wide_gen.data_buf_reg_n_3_[4]\,
      \data_p2_reg[7]_0\(3) => \bus_wide_gen.data_buf_reg_n_3_[3]\,
      \data_p2_reg[7]_0\(2) => \bus_wide_gen.data_buf_reg_n_3_[2]\,
      \data_p2_reg[7]_0\(1) => \bus_wide_gen.data_buf_reg_n_3_[1]\,
      \data_p2_reg[7]_0\(0) => \bus_wide_gen.data_buf_reg_n_3_[0]\,
      gmem0_ARREADY => gmem0_ARREADY,
      \j_reg_238_reg[0]\(0) => \j_reg_238_reg[0]\(0),
      \j_reg_238_reg[0]_0\ => \j_reg_238_reg[0]_0\,
      \j_reg_238_reg[0]_1\ => \^s_ready_t_reg\,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg_0 => \bus_wide_gen.rdata_valid_t_reg_n_3\,
      \state_reg[0]_0\ => \state_reg[0]\
    );
rs_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_reg_slice
     port map (
      E(0) => E(0),
      Q(0) => rs2f_rreq_valid,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      \data_p1_reg[63]_0\(63 downto 0) => rs2f_rreq_data(63 downto 0),
      \data_p2_reg[63]_0\(63 downto 0) => \data_p2_reg[63]\(63 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      s_ready_t_reg_0 => \^s_ready_t_reg\
    );
\sect_addr_buf[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[0]\,
      O => sect_addr(0)
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(20),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[20]\,
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(21),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[21]\,
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(22),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[22]\,
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(23),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[23]\,
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(24),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[24]\,
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(25),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[25]\,
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(26),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[26]\,
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(27),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[27]\,
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(28),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[28]\,
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(29),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[29]\,
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(30),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[30]\,
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(31),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[31]\,
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(32),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[32]\,
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(33),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[33]\,
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(34),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[34]\,
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(35),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[35]\,
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(36),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[36]\,
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(37),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[37]\,
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(38),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[38]\,
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(39),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[39]\,
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(40),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[40]\,
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(41),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[41]\,
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(42),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[42]\,
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(43),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[43]\,
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(44),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[44]\,
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(45),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[45]\,
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(46),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[46]\,
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(47),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[47]\,
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(48),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[48]\,
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(49),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[49]\,
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(50),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[50]\,
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(51),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[51]\,
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_3_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(0),
      Q => \sect_addr_buf_reg_n_3_[0]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_3_[10]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_3_[11]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_3_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_3_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_3_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_3_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_3_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_3_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_3_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_3_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_3_[1]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_3_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_3_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_3_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_3_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_3_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_3_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_3_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_3_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_3_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_3_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_3_[2]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_3_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_3_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(32),
      Q => \sect_addr_buf_reg_n_3_[32]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(33),
      Q => \sect_addr_buf_reg_n_3_[33]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(34),
      Q => \sect_addr_buf_reg_n_3_[34]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(35),
      Q => \sect_addr_buf_reg_n_3_[35]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(36),
      Q => \sect_addr_buf_reg_n_3_[36]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(37),
      Q => \sect_addr_buf_reg_n_3_[37]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(38),
      Q => \sect_addr_buf_reg_n_3_[38]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(39),
      Q => \sect_addr_buf_reg_n_3_[39]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_3_[3]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(40),
      Q => \sect_addr_buf_reg_n_3_[40]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(41),
      Q => \sect_addr_buf_reg_n_3_[41]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(42),
      Q => \sect_addr_buf_reg_n_3_[42]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(43),
      Q => \sect_addr_buf_reg_n_3_[43]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(44),
      Q => \sect_addr_buf_reg_n_3_[44]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(45),
      Q => \sect_addr_buf_reg_n_3_[45]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(46),
      Q => \sect_addr_buf_reg_n_3_[46]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(47),
      Q => \sect_addr_buf_reg_n_3_[47]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(48),
      Q => \sect_addr_buf_reg_n_3_[48]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(49),
      Q => \sect_addr_buf_reg_n_3_[49]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_3_[4]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(50),
      Q => \sect_addr_buf_reg_n_3_[50]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(51),
      Q => \sect_addr_buf_reg_n_3_[51]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(52),
      Q => \sect_addr_buf_reg_n_3_[52]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(53),
      Q => \sect_addr_buf_reg_n_3_[53]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(54),
      Q => \sect_addr_buf_reg_n_3_[54]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(55),
      Q => \sect_addr_buf_reg_n_3_[55]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(56),
      Q => \sect_addr_buf_reg_n_3_[56]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(57),
      Q => \sect_addr_buf_reg_n_3_[57]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(58),
      Q => \sect_addr_buf_reg_n_3_[58]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(59),
      Q => \sect_addr_buf_reg_n_3_[59]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_3_[5]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(60),
      Q => \sect_addr_buf_reg_n_3_[60]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(61),
      Q => \sect_addr_buf_reg_n_3_[61]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(62),
      Q => \sect_addr_buf_reg_n_3_[62]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(63),
      Q => \sect_addr_buf_reg_n_3_[63]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_3_[6]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_3_[7]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_3_[8]\,
      R => fifo_rctl_n_13
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_3_[9]\,
      R => fifo_rctl_n_13
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_3,
      CO(2) => sect_cnt0_carry_n_4,
      CO(1) => sect_cnt0_carry_n_5,
      CO(0) => sect_cnt0_carry_n_6,
      CYINIT => \sect_cnt_reg_n_3_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_3_[4]\,
      S(2) => \sect_cnt_reg_n_3_[3]\,
      S(1) => \sect_cnt_reg_n_3_[2]\,
      S(0) => \sect_cnt_reg_n_3_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_3,
      CO(3) => \sect_cnt0_carry__0_n_3\,
      CO(2) => \sect_cnt0_carry__0_n_4\,
      CO(1) => \sect_cnt0_carry__0_n_5\,
      CO(0) => \sect_cnt0_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_3_[8]\,
      S(2) => \sect_cnt_reg_n_3_[7]\,
      S(1) => \sect_cnt_reg_n_3_[6]\,
      S(0) => \sect_cnt_reg_n_3_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_3\,
      CO(3) => \sect_cnt0_carry__1_n_3\,
      CO(2) => \sect_cnt0_carry__1_n_4\,
      CO(1) => \sect_cnt0_carry__1_n_5\,
      CO(0) => \sect_cnt0_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_3_[12]\,
      S(2) => \sect_cnt_reg_n_3_[11]\,
      S(1) => \sect_cnt_reg_n_3_[10]\,
      S(0) => \sect_cnt_reg_n_3_[9]\
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_3\,
      CO(3) => \sect_cnt0_carry__10_n_3\,
      CO(2) => \sect_cnt0_carry__10_n_4\,
      CO(1) => \sect_cnt0_carry__10_n_5\,
      CO(0) => \sect_cnt0_carry__10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3) => \sect_cnt_reg_n_3_[48]\,
      S(2) => \sect_cnt_reg_n_3_[47]\,
      S(1) => \sect_cnt_reg_n_3_[46]\,
      S(0) => \sect_cnt_reg_n_3_[45]\
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_3\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_5\,
      CO(0) => \sect_cnt0_carry__11_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_3_[51]\,
      S(1) => \sect_cnt_reg_n_3_[50]\,
      S(0) => \sect_cnt_reg_n_3_[49]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_3\,
      CO(3) => \sect_cnt0_carry__2_n_3\,
      CO(2) => \sect_cnt0_carry__2_n_4\,
      CO(1) => \sect_cnt0_carry__2_n_5\,
      CO(0) => \sect_cnt0_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_3_[16]\,
      S(2) => \sect_cnt_reg_n_3_[15]\,
      S(1) => \sect_cnt_reg_n_3_[14]\,
      S(0) => \sect_cnt_reg_n_3_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_3\,
      CO(3) => \sect_cnt0_carry__3_n_3\,
      CO(2) => \sect_cnt0_carry__3_n_4\,
      CO(1) => \sect_cnt0_carry__3_n_5\,
      CO(0) => \sect_cnt0_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3) => \sect_cnt_reg_n_3_[20]\,
      S(2) => \sect_cnt_reg_n_3_[19]\,
      S(1) => \sect_cnt_reg_n_3_[18]\,
      S(0) => \sect_cnt_reg_n_3_[17]\
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_3\,
      CO(3) => \sect_cnt0_carry__4_n_3\,
      CO(2) => \sect_cnt0_carry__4_n_4\,
      CO(1) => \sect_cnt0_carry__4_n_5\,
      CO(0) => \sect_cnt0_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3) => \sect_cnt_reg_n_3_[24]\,
      S(2) => \sect_cnt_reg_n_3_[23]\,
      S(1) => \sect_cnt_reg_n_3_[22]\,
      S(0) => \sect_cnt_reg_n_3_[21]\
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_3\,
      CO(3) => \sect_cnt0_carry__5_n_3\,
      CO(2) => \sect_cnt0_carry__5_n_4\,
      CO(1) => \sect_cnt0_carry__5_n_5\,
      CO(0) => \sect_cnt0_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3) => \sect_cnt_reg_n_3_[28]\,
      S(2) => \sect_cnt_reg_n_3_[27]\,
      S(1) => \sect_cnt_reg_n_3_[26]\,
      S(0) => \sect_cnt_reg_n_3_[25]\
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_3\,
      CO(3) => \sect_cnt0_carry__6_n_3\,
      CO(2) => \sect_cnt0_carry__6_n_4\,
      CO(1) => \sect_cnt0_carry__6_n_5\,
      CO(0) => \sect_cnt0_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3) => \sect_cnt_reg_n_3_[32]\,
      S(2) => \sect_cnt_reg_n_3_[31]\,
      S(1) => \sect_cnt_reg_n_3_[30]\,
      S(0) => \sect_cnt_reg_n_3_[29]\
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_3\,
      CO(3) => \sect_cnt0_carry__7_n_3\,
      CO(2) => \sect_cnt0_carry__7_n_4\,
      CO(1) => \sect_cnt0_carry__7_n_5\,
      CO(0) => \sect_cnt0_carry__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3) => \sect_cnt_reg_n_3_[36]\,
      S(2) => \sect_cnt_reg_n_3_[35]\,
      S(1) => \sect_cnt_reg_n_3_[34]\,
      S(0) => \sect_cnt_reg_n_3_[33]\
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_3\,
      CO(3) => \sect_cnt0_carry__8_n_3\,
      CO(2) => \sect_cnt0_carry__8_n_4\,
      CO(1) => \sect_cnt0_carry__8_n_5\,
      CO(0) => \sect_cnt0_carry__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3) => \sect_cnt_reg_n_3_[40]\,
      S(2) => \sect_cnt_reg_n_3_[39]\,
      S(1) => \sect_cnt_reg_n_3_[38]\,
      S(0) => \sect_cnt_reg_n_3_[37]\
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_3\,
      CO(3) => \sect_cnt0_carry__9_n_3\,
      CO(2) => \sect_cnt0_carry__9_n_4\,
      CO(1) => \sect_cnt0_carry__9_n_5\,
      CO(0) => \sect_cnt0_carry__9_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3) => \sect_cnt_reg_n_3_[44]\,
      S(2) => \sect_cnt_reg_n_3_[43]\,
      S(1) => \sect_cnt_reg_n_3_[42]\,
      S(0) => \sect_cnt_reg_n_3_[41]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_58,
      Q => \sect_cnt_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_48,
      Q => \sect_cnt_reg_n_3_[10]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_47,
      Q => \sect_cnt_reg_n_3_[11]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_46,
      Q => \sect_cnt_reg_n_3_[12]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_45,
      Q => \sect_cnt_reg_n_3_[13]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_44,
      Q => \sect_cnt_reg_n_3_[14]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_43,
      Q => \sect_cnt_reg_n_3_[15]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_42,
      Q => \sect_cnt_reg_n_3_[16]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_41,
      Q => \sect_cnt_reg_n_3_[17]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_40,
      Q => \sect_cnt_reg_n_3_[18]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_39,
      Q => \sect_cnt_reg_n_3_[19]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_57,
      Q => \sect_cnt_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_38,
      Q => \sect_cnt_reg_n_3_[20]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_37,
      Q => \sect_cnt_reg_n_3_[21]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_36,
      Q => \sect_cnt_reg_n_3_[22]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_35,
      Q => \sect_cnt_reg_n_3_[23]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_34,
      Q => \sect_cnt_reg_n_3_[24]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_33,
      Q => \sect_cnt_reg_n_3_[25]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_32,
      Q => \sect_cnt_reg_n_3_[26]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_31,
      Q => \sect_cnt_reg_n_3_[27]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_30,
      Q => \sect_cnt_reg_n_3_[28]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_29,
      Q => \sect_cnt_reg_n_3_[29]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_56,
      Q => \sect_cnt_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_28,
      Q => \sect_cnt_reg_n_3_[30]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_27,
      Q => \sect_cnt_reg_n_3_[31]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_26,
      Q => \sect_cnt_reg_n_3_[32]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_25,
      Q => \sect_cnt_reg_n_3_[33]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_24,
      Q => \sect_cnt_reg_n_3_[34]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_23,
      Q => \sect_cnt_reg_n_3_[35]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_22,
      Q => \sect_cnt_reg_n_3_[36]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_21,
      Q => \sect_cnt_reg_n_3_[37]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_20,
      Q => \sect_cnt_reg_n_3_[38]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_19,
      Q => \sect_cnt_reg_n_3_[39]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_55,
      Q => \sect_cnt_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_18,
      Q => \sect_cnt_reg_n_3_[40]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_17,
      Q => \sect_cnt_reg_n_3_[41]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_16,
      Q => \sect_cnt_reg_n_3_[42]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_15,
      Q => \sect_cnt_reg_n_3_[43]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_14,
      Q => \sect_cnt_reg_n_3_[44]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_13,
      Q => \sect_cnt_reg_n_3_[45]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_12,
      Q => \sect_cnt_reg_n_3_[46]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_11,
      Q => \sect_cnt_reg_n_3_[47]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_10,
      Q => \sect_cnt_reg_n_3_[48]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_9,
      Q => \sect_cnt_reg_n_3_[49]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_54,
      Q => \sect_cnt_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_8,
      Q => \sect_cnt_reg_n_3_[50]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_7,
      Q => \sect_cnt_reg_n_3_[51]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_53,
      Q => \sect_cnt_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_52,
      Q => \sect_cnt_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_51,
      Q => \sect_cnt_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_50,
      Q => \sect_cnt_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_6,
      D => fifo_rreq_n_49,
      Q => \sect_cnt_reg_n_3_[9]\,
      R => \^sr\(0)
    );
\sect_end_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_16,
      Q => \sect_end_buf_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_15,
      Q => \sect_end_buf_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => \start_addr_buf_reg_n_3_[2]\,
      I2 => \end_addr_buf_reg_n_3_[2]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[0]_i_1__0_n_3\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(1),
      I1 => \start_addr_buf_reg_n_3_[3]\,
      I2 => \end_addr_buf_reg_n_3_[3]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[1]_i_1__0_n_3\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(2),
      I1 => \start_addr_buf_reg_n_3_[4]\,
      I2 => \end_addr_buf_reg_n_3_[4]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[2]_i_1__0_n_3\
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => \start_addr_buf_reg_n_3_[5]\,
      I2 => \end_addr_buf_reg_n_3_[5]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[3]_i_1__0_n_3\
    );
\sect_len_buf[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(4),
      I1 => \start_addr_buf_reg_n_3_[6]\,
      I2 => \end_addr_buf_reg_n_3_[6]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[4]_i_1__0_n_3\
    );
\sect_len_buf[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(5),
      I1 => \start_addr_buf_reg_n_3_[7]\,
      I2 => \end_addr_buf_reg_n_3_[7]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[5]_i_1__0_n_3\
    );
\sect_len_buf[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(6),
      I1 => \start_addr_buf_reg_n_3_[8]\,
      I2 => \end_addr_buf_reg_n_3_[8]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[6]_i_1__0_n_3\
    );
\sect_len_buf[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(7),
      I1 => \start_addr_buf_reg_n_3_[9]\,
      I2 => \end_addr_buf_reg_n_3_[9]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[7]_i_1__0_n_3\
    );
\sect_len_buf[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(8),
      I1 => \start_addr_buf_reg_n_3_[10]\,
      I2 => \end_addr_buf_reg_n_3_[10]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[8]_i_1__0_n_3\
    );
\sect_len_buf[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(9),
      I1 => \start_addr_buf_reg_n_3_[11]\,
      I2 => \end_addr_buf_reg_n_3_[11]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[9]_i_2__0_n_3\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[0]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[1]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[2]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[3]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[4]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[5]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[6]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[7]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[8]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[9]_i_2__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[9]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[0]\,
      Q => \start_addr_buf_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[10]\,
      Q => \start_addr_buf_reg_n_3_[10]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[11]\,
      Q => \start_addr_buf_reg_n_3_[11]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[12]\,
      Q => p_0_in_0(0),
      R => \^sr\(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[13]\,
      Q => p_0_in_0(1),
      R => \^sr\(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[14]\,
      Q => p_0_in_0(2),
      R => \^sr\(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[15]\,
      Q => p_0_in_0(3),
      R => \^sr\(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[16]\,
      Q => p_0_in_0(4),
      R => \^sr\(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[17]\,
      Q => p_0_in_0(5),
      R => \^sr\(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[18]\,
      Q => p_0_in_0(6),
      R => \^sr\(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[19]\,
      Q => p_0_in_0(7),
      R => \^sr\(0)
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[1]\,
      Q => \start_addr_buf_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[20]\,
      Q => p_0_in_0(8),
      R => \^sr\(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[21]\,
      Q => p_0_in_0(9),
      R => \^sr\(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[22]\,
      Q => p_0_in_0(10),
      R => \^sr\(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[23]\,
      Q => p_0_in_0(11),
      R => \^sr\(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[24]\,
      Q => p_0_in_0(12),
      R => \^sr\(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[25]\,
      Q => p_0_in_0(13),
      R => \^sr\(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[26]\,
      Q => p_0_in_0(14),
      R => \^sr\(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[27]\,
      Q => p_0_in_0(15),
      R => \^sr\(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[28]\,
      Q => p_0_in_0(16),
      R => \^sr\(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[29]\,
      Q => p_0_in_0(17),
      R => \^sr\(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[2]\,
      Q => \start_addr_buf_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[30]\,
      Q => p_0_in_0(18),
      R => \^sr\(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[31]\,
      Q => p_0_in_0(19),
      R => \^sr\(0)
    );
\start_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[32]\,
      Q => p_0_in_0(20),
      R => \^sr\(0)
    );
\start_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[33]\,
      Q => p_0_in_0(21),
      R => \^sr\(0)
    );
\start_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[34]\,
      Q => p_0_in_0(22),
      R => \^sr\(0)
    );
\start_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[35]\,
      Q => p_0_in_0(23),
      R => \^sr\(0)
    );
\start_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[36]\,
      Q => p_0_in_0(24),
      R => \^sr\(0)
    );
\start_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[37]\,
      Q => p_0_in_0(25),
      R => \^sr\(0)
    );
\start_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[38]\,
      Q => p_0_in_0(26),
      R => \^sr\(0)
    );
\start_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[39]\,
      Q => p_0_in_0(27),
      R => \^sr\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[3]\,
      Q => \start_addr_buf_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[40]\,
      Q => p_0_in_0(28),
      R => \^sr\(0)
    );
\start_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[41]\,
      Q => p_0_in_0(29),
      R => \^sr\(0)
    );
\start_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[42]\,
      Q => p_0_in_0(30),
      R => \^sr\(0)
    );
\start_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[43]\,
      Q => p_0_in_0(31),
      R => \^sr\(0)
    );
\start_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[44]\,
      Q => p_0_in_0(32),
      R => \^sr\(0)
    );
\start_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[45]\,
      Q => p_0_in_0(33),
      R => \^sr\(0)
    );
\start_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[46]\,
      Q => p_0_in_0(34),
      R => \^sr\(0)
    );
\start_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[47]\,
      Q => p_0_in_0(35),
      R => \^sr\(0)
    );
\start_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[48]\,
      Q => p_0_in_0(36),
      R => \^sr\(0)
    );
\start_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[49]\,
      Q => p_0_in_0(37),
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[4]\,
      Q => \start_addr_buf_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[50]\,
      Q => p_0_in_0(38),
      R => \^sr\(0)
    );
\start_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[51]\,
      Q => p_0_in_0(39),
      R => \^sr\(0)
    );
\start_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[52]\,
      Q => p_0_in_0(40),
      R => \^sr\(0)
    );
\start_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[53]\,
      Q => p_0_in_0(41),
      R => \^sr\(0)
    );
\start_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[54]\,
      Q => p_0_in_0(42),
      R => \^sr\(0)
    );
\start_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[55]\,
      Q => p_0_in_0(43),
      R => \^sr\(0)
    );
\start_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[56]\,
      Q => p_0_in_0(44),
      R => \^sr\(0)
    );
\start_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[57]\,
      Q => p_0_in_0(45),
      R => \^sr\(0)
    );
\start_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[58]\,
      Q => p_0_in_0(46),
      R => \^sr\(0)
    );
\start_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[59]\,
      Q => p_0_in_0(47),
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[5]\,
      Q => \start_addr_buf_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[60]\,
      Q => p_0_in_0(48),
      R => \^sr\(0)
    );
\start_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[61]\,
      Q => p_0_in_0(49),
      R => \^sr\(0)
    );
\start_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[62]\,
      Q => p_0_in_0(50),
      R => \^sr\(0)
    );
\start_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[63]\,
      Q => p_0_in_0(51),
      R => \^sr\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[6]\,
      Q => \start_addr_buf_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[7]\,
      Q => \start_addr_buf_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[8]\,
      Q => \start_addr_buf_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_3_[9]\,
      Q => \start_addr_buf_reg_n_3_[9]\,
      R => \^sr\(0)
    );
\start_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_126,
      Q => \start_addr_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_116,
      Q => \start_addr_reg_n_3_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_115,
      Q => \start_addr_reg_n_3_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_114,
      Q => \start_addr_reg_n_3_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_113,
      Q => \start_addr_reg_n_3_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_112,
      Q => \start_addr_reg_n_3_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_111,
      Q => \start_addr_reg_n_3_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_110,
      Q => \start_addr_reg_n_3_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_109,
      Q => \start_addr_reg_n_3_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_108,
      Q => \start_addr_reg_n_3_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_107,
      Q => \start_addr_reg_n_3_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_125,
      Q => \start_addr_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_106,
      Q => \start_addr_reg_n_3_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_105,
      Q => \start_addr_reg_n_3_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_104,
      Q => \start_addr_reg_n_3_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_103,
      Q => \start_addr_reg_n_3_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_102,
      Q => \start_addr_reg_n_3_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_101,
      Q => \start_addr_reg_n_3_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_100,
      Q => \start_addr_reg_n_3_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_99,
      Q => \start_addr_reg_n_3_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_98,
      Q => \start_addr_reg_n_3_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_97,
      Q => \start_addr_reg_n_3_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_124,
      Q => \start_addr_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_96,
      Q => \start_addr_reg_n_3_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_95,
      Q => \start_addr_reg_n_3_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_94,
      Q => \start_addr_reg_n_3_[32]\,
      R => \^sr\(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_93,
      Q => \start_addr_reg_n_3_[33]\,
      R => \^sr\(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_92,
      Q => \start_addr_reg_n_3_[34]\,
      R => \^sr\(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_91,
      Q => \start_addr_reg_n_3_[35]\,
      R => \^sr\(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_90,
      Q => \start_addr_reg_n_3_[36]\,
      R => \^sr\(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_89,
      Q => \start_addr_reg_n_3_[37]\,
      R => \^sr\(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_88,
      Q => \start_addr_reg_n_3_[38]\,
      R => \^sr\(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_87,
      Q => \start_addr_reg_n_3_[39]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_123,
      Q => \start_addr_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_86,
      Q => \start_addr_reg_n_3_[40]\,
      R => \^sr\(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_85,
      Q => \start_addr_reg_n_3_[41]\,
      R => \^sr\(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_84,
      Q => \start_addr_reg_n_3_[42]\,
      R => \^sr\(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_83,
      Q => \start_addr_reg_n_3_[43]\,
      R => \^sr\(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_82,
      Q => \start_addr_reg_n_3_[44]\,
      R => \^sr\(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_81,
      Q => \start_addr_reg_n_3_[45]\,
      R => \^sr\(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_80,
      Q => \start_addr_reg_n_3_[46]\,
      R => \^sr\(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_79,
      Q => \start_addr_reg_n_3_[47]\,
      R => \^sr\(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_78,
      Q => \start_addr_reg_n_3_[48]\,
      R => \^sr\(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_77,
      Q => \start_addr_reg_n_3_[49]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_122,
      Q => \start_addr_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_76,
      Q => \start_addr_reg_n_3_[50]\,
      R => \^sr\(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_75,
      Q => \start_addr_reg_n_3_[51]\,
      R => \^sr\(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_74,
      Q => \start_addr_reg_n_3_[52]\,
      R => \^sr\(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_73,
      Q => \start_addr_reg_n_3_[53]\,
      R => \^sr\(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_72,
      Q => \start_addr_reg_n_3_[54]\,
      R => \^sr\(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_71,
      Q => \start_addr_reg_n_3_[55]\,
      R => \^sr\(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_70,
      Q => \start_addr_reg_n_3_[56]\,
      R => \^sr\(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_69,
      Q => \start_addr_reg_n_3_[57]\,
      R => \^sr\(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_68,
      Q => \start_addr_reg_n_3_[58]\,
      R => \^sr\(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_67,
      Q => \start_addr_reg_n_3_[59]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_121,
      Q => \start_addr_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_66,
      Q => \start_addr_reg_n_3_[60]\,
      R => \^sr\(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_65,
      Q => \start_addr_reg_n_3_[61]\,
      R => \^sr\(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_64,
      Q => \start_addr_reg_n_3_[62]\,
      R => \^sr\(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_63,
      Q => \start_addr_reg_n_3_[63]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_120,
      Q => \start_addr_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_119,
      Q => \start_addr_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_118,
      Q => \start_addr_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_117,
      Q => \start_addr_reg_n_3_[9]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_632_ce : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_11001 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1 is
begin
colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1_DSP48_0
     port map (
      A(19 downto 0) => A(19 downto 0),
      B(7 downto 0) => B(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[2]\ => grp_fu_632_ce,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \p__0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \p__0_0\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    indvar_flatten_reg_2180 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    indvar_flatten_reg_218 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    imgInput_rows_c11_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    imgInput_cols_c12_dout : in STD_LOGIC_VECTOR ( 16 downto 0 );
    P : in STD_LOGIC_VECTOR ( 46 downto 0 );
    \indvar_flatten_reg_218[0]_i_27\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    \p_carry__10\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    indvar_flatten_reg_218_reg : in STD_LOGIC_VECTOR ( 48 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__3\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \icmp_ln128_reg_673_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1 is
begin
colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0
     port map (
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      CO(0) => CO(0),
      D(16 downto 0) => D(16 downto 0),
      P(46 downto 0) => P(46 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      S(0) => S(0),
      \ap_CS_fsm_reg[2]\(1 downto 0) => \ap_CS_fsm_reg[2]\(1 downto 0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_0 => ap_enable_reg_pp0_iter0_reg_0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      \icmp_ln128_reg_673_reg[0]\ => \icmp_ln128_reg_673_reg[0]\,
      imgInput_cols_c12_dout(16 downto 0) => imgInput_cols_c12_dout(16 downto 0),
      imgInput_rows_c11_dout(31 downto 0) => imgInput_rows_c11_dout(31 downto 0),
      indvar_flatten_reg_218 => indvar_flatten_reg_218,
      indvar_flatten_reg_2180 => indvar_flatten_reg_2180,
      \indvar_flatten_reg_218[0]_i_27_0\(1 downto 0) => \indvar_flatten_reg_218[0]_i_27\(1 downto 0),
      indvar_flatten_reg_218_reg(48 downto 0) => indvar_flatten_reg_218_reg(48 downto 0),
      \p__0_0\(16 downto 0) => \p__0\(16 downto 0),
      \p__0_1\(47 downto 0) => \p__0_0\(47 downto 0),
      \p_carry__10_0\(29 downto 0) => \p_carry__10\(29 downto 0),
      \p_carry__3_0\(16 downto 0) => \p_carry__3\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_mul_16ns_16ns_32_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_mul_16ns_16ns_32_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_mul_16ns_16ns_32_4_1 is
begin
colordetect_accel_mul_mul_16ns_16ns_32_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_mul_16ns_16ns_32_4_1_DSP48_2
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(15 downto 0) => B(15 downto 0),
      D(31 downto 0) => D(31 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      ap_clk => ap_clk,
      p_reg_reg_0 => p_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_xfMat2axis_24_0_2160_3840_1_s is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    xfMat2axis_24_0_2160_3840_1_U0_img_cols_read : out STD_LOGIC;
    xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read : out STD_LOGIC;
    xfMat2axis_24_0_2160_3840_1_U0_ap_done : out STD_LOGIC;
    dst_TDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    imgHelper1_data_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rows_reg_210_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    dst_TREADY : in STD_LOGIC;
    imgHelper1_data_empty_n : in STD_LOGIC;
    imgHelper1_cols_c_empty_n : in STD_LOGIC;
    xfMat2axis_24_0_2160_3840_1_U0_ap_start : in STD_LOGIC;
    imgHelper1_rows_c_empty_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_xfMat2axis_24_0_2160_3840_1_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_xfMat2axis_24_0_2160_3840_1_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_10__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_11__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_12__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_14__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_15__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_16__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_17__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_18__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_19__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_20__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_21__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_23__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_24__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_25__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_26__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_27__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_28__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_29__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_30__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_31__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_32__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_33__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_34__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_35__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_36__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_37__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_38__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_8__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_9__0_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13__0_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13__0_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_22__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_22__0_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_22__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_22__0_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3__0_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3__0_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4__0_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4__0_n_6\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_3 : STD_LOGIC;
  signal axi_last_V_reg_253 : STD_LOGIC;
  signal \axi_last_V_reg_253[0]_i_10_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_253[0]_i_11_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_253[0]_i_12_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_253[0]_i_13_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_253[0]_i_14_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_253[0]_i_15_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_253[0]_i_4_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_253[0]_i_5_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_253[0]_i_6_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_253[0]_i_8_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_253[0]_i_9_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_253_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \axi_last_V_reg_253_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \axi_last_V_reg_253_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_253_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \axi_last_V_reg_253_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \axi_last_V_reg_253_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \axi_last_V_reg_253_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_253_reg[0]_i_7_n_4\ : STD_LOGIC;
  signal \axi_last_V_reg_253_reg[0]_i_7_n_5\ : STD_LOGIC;
  signal \axi_last_V_reg_253_reg[0]_i_7_n_6\ : STD_LOGIC;
  signal cols_reg_215 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_1_fu_160_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_1_reg_230 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_1_reg_230_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \i_1_reg_230_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \i_1_reg_230_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_230_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_230_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_230_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_1_reg_230_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_230_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_230_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_230_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal i_reg_126 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln106_fu_170_p2 : STD_LOGIC;
  signal icmp_ln108_fu_190_p2 : STD_LOGIC;
  signal icmp_ln108_reg_249 : STD_LOGIC;
  signal icmp_ln108_reg_249_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln113_1_fu_195_p2 : STD_LOGIC;
  signal icmp_ln113_fu_175_p2 : STD_LOGIC;
  signal icmp_ln113_reg_239 : STD_LOGIC;
  signal \icmp_ln113_reg_239[0]_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln113_reg_239[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln113_reg_239[0]_i_12_n_3\ : STD_LOGIC;
  signal \icmp_ln113_reg_239[0]_i_13_n_3\ : STD_LOGIC;
  signal \icmp_ln113_reg_239[0]_i_14_n_3\ : STD_LOGIC;
  signal \icmp_ln113_reg_239[0]_i_15_n_3\ : STD_LOGIC;
  signal \icmp_ln113_reg_239[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln113_reg_239[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln113_reg_239[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln113_reg_239[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln113_reg_239[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln113_reg_239[0]_i_9_n_3\ : STD_LOGIC;
  signal \icmp_ln113_reg_239_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln113_reg_239_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln113_reg_239_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln113_reg_239_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_239_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln113_reg_239_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \icmp_ln113_reg_239_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln113_reg_239_reg[0]_i_7_n_4\ : STD_LOGIC;
  signal \icmp_ln113_reg_239_reg[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln113_reg_239_reg[0]_i_7_n_6\ : STD_LOGIC;
  signal j_reg_137 : STD_LOGIC;
  signal j_reg_1370 : STD_LOGIC;
  signal \j_reg_137[0]_i_10_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_11_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_12_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_13_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_14_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_16_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_17_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_18_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_19_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_20_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_21_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_22_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_23_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_25_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_26_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_27_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_28_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_29_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_30_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_31_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_32_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_33_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_34_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_35_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_36_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_37_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_38_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_39_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_40_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_5_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_7_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_8_n_3\ : STD_LOGIC;
  signal \j_reg_137[0]_i_9_n_3\ : STD_LOGIC;
  signal j_reg_137_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_reg_137_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_15_n_4\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_15_n_5\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_15_n_6\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_24_n_3\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_24_n_4\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_24_n_5\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_24_n_6\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_6_n_4\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_6_n_5\ : STD_LOGIC;
  signal \j_reg_137_reg[0]_i_6_n_6\ : STD_LOGIC;
  signal \j_reg_137_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \j_reg_137_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_137_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_137_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_137_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_137_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_137_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \j_reg_137_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \j_reg_137_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \j_reg_137_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_137_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_137_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_137_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_137_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \j_reg_137_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_apdone_blk : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_n_5 : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_n_7 : STD_LOGIC;
  signal rows_reg_210 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub9_i_fu_154_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub9_i_reg_225 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub9_i_reg_225[12]_i_2_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[12]_i_3_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[12]_i_4_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[12]_i_5_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[16]_i_2_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[16]_i_3_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[16]_i_4_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[16]_i_5_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[20]_i_2_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[20]_i_3_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[20]_i_4_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[20]_i_5_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[24]_i_2_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[24]_i_3_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[24]_i_4_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[24]_i_5_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[28]_i_2_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[28]_i_3_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[28]_i_4_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[28]_i_5_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[31]_i_2_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[31]_i_3_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[31]_i_4_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[4]_i_2_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[4]_i_3_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[4]_i_4_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[4]_i_5_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[8]_i_2_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[8]_i_3_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[8]_i_4_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225[8]_i_5_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub9_i_reg_225_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal sub_i_fu_148_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_i_reg_220 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub_i_reg_220[12]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[12]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[12]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[12]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[16]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[16]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[16]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[16]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[20]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[20]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[20]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[20]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[24]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[24]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[24]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[24]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[28]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[28]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[28]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[28]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[31]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[31]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[31]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[4]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[4]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[4]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[4]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[8]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[8]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[8]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220[8]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_220_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \^xfmat2axis_24_0_2160_3840_1_u0_img_cols_read\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[3]_i_13__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_22__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_reg_253_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_axi_last_V_reg_253_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_reg_253_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_reg_253_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_1_reg_230_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_1_reg_230_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln113_reg_239_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln113_reg_239_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln113_reg_239_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln113_reg_239_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_reg_137_reg[0]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_reg_137_reg[0]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_reg_137_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_reg_137_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_reg_137_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub9_i_reg_225_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub9_i_reg_225_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_i_reg_220_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_i_reg_220_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_13__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_22__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_3__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[3]_i_4__0\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_1_reg_230_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_reg_230_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_reg_230_reg[8]_i_1\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \j_reg_137_reg[0]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \j_reg_137_reg[0]_i_24\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_137_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \j_reg_137_reg[0]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \j_reg_137_reg[0]_i_6\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_137_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_137_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sub9_i_reg_225_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub9_i_reg_225_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub9_i_reg_225_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub9_i_reg_225_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub9_i_reg_225_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub9_i_reg_225_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub9_i_reg_225_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub9_i_reg_225_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_220_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_220_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_220_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_220_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_220_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_220_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_220_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_220_reg[8]_i_1\ : label is 35;
begin
  Q(0) <= \^q\(0);
  xfMat2axis_24_0_2160_3840_1_U0_img_cols_read <= \^xfmat2axis_24_0_2160_3840_1_u0_img_cols_read\;
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABB"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_3,
      I1 => ap_enable_reg_pp0_iter2_reg_n_3,
      I2 => icmp_ln108_fu_190_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[2]_i_3_n_3\
    );
\ap_CS_fsm[3]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_215(28),
      I1 => cols_reg_215(29),
      O => \ap_CS_fsm[3]_i_10__0_n_3\
    );
\ap_CS_fsm[3]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_215(26),
      I1 => cols_reg_215(27),
      O => \ap_CS_fsm[3]_i_11__0_n_3\
    );
\ap_CS_fsm[3]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_215(24),
      I1 => cols_reg_215(25),
      O => \ap_CS_fsm[3]_i_12__0_n_3\
    );
\ap_CS_fsm[3]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_215(23),
      I1 => cols_reg_215(22),
      O => \ap_CS_fsm[3]_i_14__0_n_3\
    );
\ap_CS_fsm[3]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_215(21),
      I1 => cols_reg_215(20),
      O => \ap_CS_fsm[3]_i_15__0_n_3\
    );
\ap_CS_fsm[3]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_215(19),
      I1 => cols_reg_215(18),
      O => \ap_CS_fsm[3]_i_16__0_n_3\
    );
\ap_CS_fsm[3]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_215(17),
      I1 => cols_reg_215(16),
      O => \ap_CS_fsm[3]_i_17__0_n_3\
    );
\ap_CS_fsm[3]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_215(22),
      I1 => cols_reg_215(23),
      O => \ap_CS_fsm[3]_i_18__0_n_3\
    );
\ap_CS_fsm[3]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_215(20),
      I1 => cols_reg_215(21),
      O => \ap_CS_fsm[3]_i_19__0_n_3\
    );
\ap_CS_fsm[3]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_215(18),
      I1 => cols_reg_215(19),
      O => \ap_CS_fsm[3]_i_20__0_n_3\
    );
\ap_CS_fsm[3]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_215(16),
      I1 => cols_reg_215(17),
      O => \ap_CS_fsm[3]_i_21__0_n_3\
    );
\ap_CS_fsm[3]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_215(15),
      I1 => cols_reg_215(14),
      O => \ap_CS_fsm[3]_i_23__0_n_3\
    );
\ap_CS_fsm[3]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_215(13),
      I1 => cols_reg_215(12),
      O => \ap_CS_fsm[3]_i_24__0_n_3\
    );
\ap_CS_fsm[3]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_215(11),
      I1 => j_reg_137_reg(11),
      I2 => cols_reg_215(10),
      I3 => j_reg_137_reg(10),
      O => \ap_CS_fsm[3]_i_25__0_n_3\
    );
\ap_CS_fsm[3]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_215(9),
      I1 => j_reg_137_reg(9),
      I2 => cols_reg_215(8),
      I3 => j_reg_137_reg(8),
      O => \ap_CS_fsm[3]_i_26__0_n_3\
    );
\ap_CS_fsm[3]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_215(14),
      I1 => cols_reg_215(15),
      O => \ap_CS_fsm[3]_i_27__0_n_3\
    );
\ap_CS_fsm[3]_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_215(12),
      I1 => cols_reg_215(13),
      O => \ap_CS_fsm[3]_i_28__0_n_3\
    );
\ap_CS_fsm[3]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_137_reg(11),
      I1 => cols_reg_215(11),
      I2 => j_reg_137_reg(10),
      I3 => cols_reg_215(10),
      O => \ap_CS_fsm[3]_i_29__0_n_3\
    );
\ap_CS_fsm[3]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_137_reg(9),
      I1 => cols_reg_215(9),
      I2 => j_reg_137_reg(8),
      I3 => cols_reg_215(8),
      O => \ap_CS_fsm[3]_i_30__0_n_3\
    );
\ap_CS_fsm[3]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_215(7),
      I1 => j_reg_137_reg(7),
      I2 => cols_reg_215(6),
      I3 => j_reg_137_reg(6),
      O => \ap_CS_fsm[3]_i_31__0_n_3\
    );
\ap_CS_fsm[3]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_215(5),
      I1 => j_reg_137_reg(5),
      I2 => cols_reg_215(4),
      I3 => j_reg_137_reg(4),
      O => \ap_CS_fsm[3]_i_32__0_n_3\
    );
\ap_CS_fsm[3]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_215(3),
      I1 => j_reg_137_reg(3),
      I2 => cols_reg_215(2),
      I3 => j_reg_137_reg(2),
      O => \ap_CS_fsm[3]_i_33__0_n_3\
    );
\ap_CS_fsm[3]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_215(1),
      I1 => j_reg_137_reg(1),
      I2 => cols_reg_215(0),
      I3 => j_reg_137_reg(0),
      O => \ap_CS_fsm[3]_i_34__0_n_3\
    );
\ap_CS_fsm[3]_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_137_reg(7),
      I1 => cols_reg_215(7),
      I2 => j_reg_137_reg(6),
      I3 => cols_reg_215(6),
      O => \ap_CS_fsm[3]_i_35__0_n_3\
    );
\ap_CS_fsm[3]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_137_reg(5),
      I1 => cols_reg_215(5),
      I2 => j_reg_137_reg(4),
      I3 => cols_reg_215(4),
      O => \ap_CS_fsm[3]_i_36__0_n_3\
    );
\ap_CS_fsm[3]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_137_reg(3),
      I1 => cols_reg_215(3),
      I2 => j_reg_137_reg(2),
      I3 => cols_reg_215(2),
      O => \ap_CS_fsm[3]_i_37__0_n_3\
    );
\ap_CS_fsm[3]_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_137_reg(1),
      I1 => cols_reg_215(1),
      I2 => j_reg_137_reg(0),
      I3 => cols_reg_215(0),
      O => \ap_CS_fsm[3]_i_38__0_n_3\
    );
\ap_CS_fsm[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cols_reg_215(30),
      I1 => cols_reg_215(31),
      O => \ap_CS_fsm[3]_i_5__0_n_3\
    );
\ap_CS_fsm[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_215(29),
      I1 => cols_reg_215(28),
      O => \ap_CS_fsm[3]_i_6__0_n_3\
    );
\ap_CS_fsm[3]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_215(27),
      I1 => cols_reg_215(26),
      O => \ap_CS_fsm[3]_i_7__0_n_3\
    );
\ap_CS_fsm[3]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_215(25),
      I1 => cols_reg_215(24),
      O => \ap_CS_fsm[3]_i_8__0_n_3\
    );
\ap_CS_fsm[3]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_215(30),
      I1 => cols_reg_215(31),
      O => \ap_CS_fsm[3]_i_9__0_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]_i_13__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_22__0_n_3\,
      CO(3) => \ap_CS_fsm_reg[3]_i_13__0_n_3\,
      CO(2) => \ap_CS_fsm_reg[3]_i_13__0_n_4\,
      CO(1) => \ap_CS_fsm_reg[3]_i_13__0_n_5\,
      CO(0) => \ap_CS_fsm_reg[3]_i_13__0_n_6\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_23__0_n_3\,
      DI(2) => \ap_CS_fsm[3]_i_24__0_n_3\,
      DI(1) => \ap_CS_fsm[3]_i_25__0_n_3\,
      DI(0) => \ap_CS_fsm[3]_i_26__0_n_3\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_13__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_27__0_n_3\,
      S(2) => \ap_CS_fsm[3]_i_28__0_n_3\,
      S(1) => \ap_CS_fsm[3]_i_29__0_n_3\,
      S(0) => \ap_CS_fsm[3]_i_30__0_n_3\
    );
\ap_CS_fsm_reg[3]_i_22__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[3]_i_22__0_n_3\,
      CO(2) => \ap_CS_fsm_reg[3]_i_22__0_n_4\,
      CO(1) => \ap_CS_fsm_reg[3]_i_22__0_n_5\,
      CO(0) => \ap_CS_fsm_reg[3]_i_22__0_n_6\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_31__0_n_3\,
      DI(2) => \ap_CS_fsm[3]_i_32__0_n_3\,
      DI(1) => \ap_CS_fsm[3]_i_33__0_n_3\,
      DI(0) => \ap_CS_fsm[3]_i_34__0_n_3\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_22__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_35__0_n_3\,
      S(2) => \ap_CS_fsm[3]_i_36__0_n_3\,
      S(1) => \ap_CS_fsm[3]_i_37__0_n_3\,
      S(0) => \ap_CS_fsm[3]_i_38__0_n_3\
    );
\ap_CS_fsm_reg[3]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_4__0_n_3\,
      CO(3) => icmp_ln108_fu_190_p2,
      CO(2) => \ap_CS_fsm_reg[3]_i_3__0_n_4\,
      CO(1) => \ap_CS_fsm_reg[3]_i_3__0_n_5\,
      CO(0) => \ap_CS_fsm_reg[3]_i_3__0_n_6\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_5__0_n_3\,
      DI(2) => \ap_CS_fsm[3]_i_6__0_n_3\,
      DI(1) => \ap_CS_fsm[3]_i_7__0_n_3\,
      DI(0) => \ap_CS_fsm[3]_i_8__0_n_3\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_9__0_n_3\,
      S(2) => \ap_CS_fsm[3]_i_10__0_n_3\,
      S(1) => \ap_CS_fsm[3]_i_11__0_n_3\,
      S(0) => \ap_CS_fsm[3]_i_12__0_n_3\
    );
\ap_CS_fsm_reg[3]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_13__0_n_3\,
      CO(3) => \ap_CS_fsm_reg[3]_i_4__0_n_3\,
      CO(2) => \ap_CS_fsm_reg[3]_i_4__0_n_4\,
      CO(1) => \ap_CS_fsm_reg[3]_i_4__0_n_5\,
      CO(0) => \ap_CS_fsm_reg[3]_i_4__0_n_6\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[3]_i_14__0_n_3\,
      DI(2) => \ap_CS_fsm[3]_i_15__0_n_3\,
      DI(1) => \ap_CS_fsm[3]_i_16__0_n_3\,
      DI(0) => \ap_CS_fsm[3]_i_17__0_n_3\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_18__0_n_3\,
      S(2) => \ap_CS_fsm[3]_i_19__0_n_3\,
      S(1) => \ap_CS_fsm[3]_i_20__0_n_3\,
      S(0) => \ap_CS_fsm[3]_i_21__0_n_3\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dst_V_data_V_U_n_13,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dst_V_data_V_U_n_5,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dst_V_data_V_U_n_7,
      Q => ap_enable_reg_pp0_iter2_reg_n_3,
      R => '0'
    );
\axi_last_V_reg_253[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_220(16),
      I1 => sub_i_reg_220(15),
      I2 => sub_i_reg_220(17),
      O => \axi_last_V_reg_253[0]_i_10_n_3\
    );
\axi_last_V_reg_253[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_220(13),
      I1 => sub_i_reg_220(12),
      I2 => sub_i_reg_220(14),
      O => \axi_last_V_reg_253[0]_i_11_n_3\
    );
\axi_last_V_reg_253[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_137_reg(9),
      I1 => sub_i_reg_220(9),
      I2 => j_reg_137_reg(10),
      I3 => sub_i_reg_220(10),
      I4 => sub_i_reg_220(11),
      I5 => j_reg_137_reg(11),
      O => \axi_last_V_reg_253[0]_i_12_n_3\
    );
\axi_last_V_reg_253[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_137_reg(7),
      I1 => sub_i_reg_220(7),
      I2 => j_reg_137_reg(6),
      I3 => sub_i_reg_220(6),
      I4 => sub_i_reg_220(8),
      I5 => j_reg_137_reg(8),
      O => \axi_last_V_reg_253[0]_i_13_n_3\
    );
\axi_last_V_reg_253[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_137_reg(4),
      I1 => sub_i_reg_220(4),
      I2 => j_reg_137_reg(3),
      I3 => sub_i_reg_220(3),
      I4 => sub_i_reg_220(5),
      I5 => j_reg_137_reg(5),
      O => \axi_last_V_reg_253[0]_i_14_n_3\
    );
\axi_last_V_reg_253[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_137_reg(1),
      I1 => sub_i_reg_220(1),
      I2 => j_reg_137_reg(0),
      I3 => sub_i_reg_220(0),
      I4 => sub_i_reg_220(2),
      I5 => j_reg_137_reg(2),
      O => \axi_last_V_reg_253[0]_i_15_n_3\
    );
\axi_last_V_reg_253[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_i_reg_220(30),
      I1 => sub_i_reg_220(31),
      O => \axi_last_V_reg_253[0]_i_4_n_3\
    );
\axi_last_V_reg_253[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_220(28),
      I1 => sub_i_reg_220(27),
      I2 => sub_i_reg_220(29),
      O => \axi_last_V_reg_253[0]_i_5_n_3\
    );
\axi_last_V_reg_253[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_220(25),
      I1 => sub_i_reg_220(24),
      I2 => sub_i_reg_220(26),
      O => \axi_last_V_reg_253[0]_i_6_n_3\
    );
\axi_last_V_reg_253[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_220(22),
      I1 => sub_i_reg_220(21),
      I2 => sub_i_reg_220(23),
      O => \axi_last_V_reg_253[0]_i_8_n_3\
    );
\axi_last_V_reg_253[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_220(19),
      I1 => sub_i_reg_220(18),
      I2 => sub_i_reg_220(20),
      O => \axi_last_V_reg_253[0]_i_9_n_3\
    );
\axi_last_V_reg_253_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dst_V_data_V_U_n_19,
      Q => axi_last_V_reg_253,
      R => '0'
    );
\axi_last_V_reg_253_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_last_V_reg_253_reg[0]_i_3_n_3\,
      CO(3) => \NLW_axi_last_V_reg_253_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln113_1_fu_195_p2,
      CO(1) => \axi_last_V_reg_253_reg[0]_i_2_n_5\,
      CO(0) => \axi_last_V_reg_253_reg[0]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_reg_253_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \axi_last_V_reg_253[0]_i_4_n_3\,
      S(1) => \axi_last_V_reg_253[0]_i_5_n_3\,
      S(0) => \axi_last_V_reg_253[0]_i_6_n_3\
    );
\axi_last_V_reg_253_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_last_V_reg_253_reg[0]_i_7_n_3\,
      CO(3) => \axi_last_V_reg_253_reg[0]_i_3_n_3\,
      CO(2) => \axi_last_V_reg_253_reg[0]_i_3_n_4\,
      CO(1) => \axi_last_V_reg_253_reg[0]_i_3_n_5\,
      CO(0) => \axi_last_V_reg_253_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_reg_253_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_last_V_reg_253[0]_i_8_n_3\,
      S(2) => \axi_last_V_reg_253[0]_i_9_n_3\,
      S(1) => \axi_last_V_reg_253[0]_i_10_n_3\,
      S(0) => \axi_last_V_reg_253[0]_i_11_n_3\
    );
\axi_last_V_reg_253_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \axi_last_V_reg_253_reg[0]_i_7_n_3\,
      CO(2) => \axi_last_V_reg_253_reg[0]_i_7_n_4\,
      CO(1) => \axi_last_V_reg_253_reg[0]_i_7_n_5\,
      CO(0) => \axi_last_V_reg_253_reg[0]_i_7_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_reg_253_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_last_V_reg_253[0]_i_12_n_3\,
      S(2) => \axi_last_V_reg_253[0]_i_13_n_3\,
      S(1) => \axi_last_V_reg_253[0]_i_14_n_3\,
      S(0) => \axi_last_V_reg_253[0]_i_15_n_3\
    );
\cols_reg_215_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(0),
      Q => cols_reg_215(0),
      R => '0'
    );
\cols_reg_215_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(10),
      Q => cols_reg_215(10),
      R => '0'
    );
\cols_reg_215_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(11),
      Q => cols_reg_215(11),
      R => '0'
    );
\cols_reg_215_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(12),
      Q => cols_reg_215(12),
      R => '0'
    );
\cols_reg_215_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(13),
      Q => cols_reg_215(13),
      R => '0'
    );
\cols_reg_215_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(14),
      Q => cols_reg_215(14),
      R => '0'
    );
\cols_reg_215_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(15),
      Q => cols_reg_215(15),
      R => '0'
    );
\cols_reg_215_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(16),
      Q => cols_reg_215(16),
      R => '0'
    );
\cols_reg_215_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(17),
      Q => cols_reg_215(17),
      R => '0'
    );
\cols_reg_215_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(18),
      Q => cols_reg_215(18),
      R => '0'
    );
\cols_reg_215_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(19),
      Q => cols_reg_215(19),
      R => '0'
    );
\cols_reg_215_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(1),
      Q => cols_reg_215(1),
      R => '0'
    );
\cols_reg_215_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(20),
      Q => cols_reg_215(20),
      R => '0'
    );
\cols_reg_215_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(21),
      Q => cols_reg_215(21),
      R => '0'
    );
\cols_reg_215_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(22),
      Q => cols_reg_215(22),
      R => '0'
    );
\cols_reg_215_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(23),
      Q => cols_reg_215(23),
      R => '0'
    );
\cols_reg_215_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(24),
      Q => cols_reg_215(24),
      R => '0'
    );
\cols_reg_215_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(25),
      Q => cols_reg_215(25),
      R => '0'
    );
\cols_reg_215_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(26),
      Q => cols_reg_215(26),
      R => '0'
    );
\cols_reg_215_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(27),
      Q => cols_reg_215(27),
      R => '0'
    );
\cols_reg_215_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(28),
      Q => cols_reg_215(28),
      R => '0'
    );
\cols_reg_215_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(29),
      Q => cols_reg_215(29),
      R => '0'
    );
\cols_reg_215_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(2),
      Q => cols_reg_215(2),
      R => '0'
    );
\cols_reg_215_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(30),
      Q => cols_reg_215(30),
      R => '0'
    );
\cols_reg_215_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(31),
      Q => cols_reg_215(31),
      R => '0'
    );
\cols_reg_215_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(3),
      Q => cols_reg_215(3),
      R => '0'
    );
\cols_reg_215_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(4),
      Q => cols_reg_215(4),
      R => '0'
    );
\cols_reg_215_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(5),
      Q => cols_reg_215(5),
      R => '0'
    );
\cols_reg_215_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(6),
      Q => cols_reg_215(6),
      R => '0'
    );
\cols_reg_215_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(7),
      Q => cols_reg_215(7),
      R => '0'
    );
\cols_reg_215_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(8),
      Q => cols_reg_215(8),
      R => '0'
    );
\cols_reg_215_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(9),
      Q => cols_reg_215(9),
      R => '0'
    );
\i_1_reg_230[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg_126(0),
      O => i_1_fu_160_p2(0)
    );
\i_1_reg_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_160_p2(0),
      Q => i_1_reg_230(0),
      R => '0'
    );
\i_1_reg_230_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_160_p2(10),
      Q => i_1_reg_230(10),
      R => '0'
    );
\i_1_reg_230_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_160_p2(11),
      Q => i_1_reg_230(11),
      R => '0'
    );
\i_1_reg_230_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_230_reg[8]_i_1_n_3\,
      CO(3 downto 2) => \NLW_i_1_reg_230_reg[11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_1_reg_230_reg[11]_i_2_n_5\,
      CO(0) => \i_1_reg_230_reg[11]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_1_reg_230_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => i_1_fu_160_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => i_reg_126(11 downto 9)
    );
\i_1_reg_230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_160_p2(1),
      Q => i_1_reg_230(1),
      R => '0'
    );
\i_1_reg_230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_160_p2(2),
      Q => i_1_reg_230(2),
      R => '0'
    );
\i_1_reg_230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_160_p2(3),
      Q => i_1_reg_230(3),
      R => '0'
    );
\i_1_reg_230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_160_p2(4),
      Q => i_1_reg_230(4),
      R => '0'
    );
\i_1_reg_230_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_1_reg_230_reg[4]_i_1_n_3\,
      CO(2) => \i_1_reg_230_reg[4]_i_1_n_4\,
      CO(1) => \i_1_reg_230_reg[4]_i_1_n_5\,
      CO(0) => \i_1_reg_230_reg[4]_i_1_n_6\,
      CYINIT => i_reg_126(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_160_p2(4 downto 1),
      S(3 downto 0) => i_reg_126(4 downto 1)
    );
\i_1_reg_230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_160_p2(5),
      Q => i_1_reg_230(5),
      R => '0'
    );
\i_1_reg_230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_160_p2(6),
      Q => i_1_reg_230(6),
      R => '0'
    );
\i_1_reg_230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_160_p2(7),
      Q => i_1_reg_230(7),
      R => '0'
    );
\i_1_reg_230_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_160_p2(8),
      Q => i_1_reg_230(8),
      R => '0'
    );
\i_1_reg_230_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_230_reg[4]_i_1_n_3\,
      CO(3) => \i_1_reg_230_reg[8]_i_1_n_3\,
      CO(2) => \i_1_reg_230_reg[8]_i_1_n_4\,
      CO(1) => \i_1_reg_230_reg[8]_i_1_n_5\,
      CO(0) => \i_1_reg_230_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_160_p2(8 downto 5),
      S(3 downto 0) => i_reg_126(8 downto 5)
    );
\i_1_reg_230_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_160_p2(9),
      Q => i_1_reg_230(9),
      R => '0'
    );
\i_reg_126[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => imgHelper1_cols_c_empty_n,
      I2 => xfMat2axis_24_0_2160_3840_1_U0_ap_start,
      I3 => imgHelper1_rows_c_empty_n,
      O => \^xfmat2axis_24_0_2160_3840_1_u0_img_cols_read\
    );
\i_reg_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_230(0),
      Q => i_reg_126(0),
      R => \^xfmat2axis_24_0_2160_3840_1_u0_img_cols_read\
    );
\i_reg_126_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_230(10),
      Q => i_reg_126(10),
      R => \^xfmat2axis_24_0_2160_3840_1_u0_img_cols_read\
    );
\i_reg_126_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_230(11),
      Q => i_reg_126(11),
      R => \^xfmat2axis_24_0_2160_3840_1_u0_img_cols_read\
    );
\i_reg_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_230(1),
      Q => i_reg_126(1),
      R => \^xfmat2axis_24_0_2160_3840_1_u0_img_cols_read\
    );
\i_reg_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_230(2),
      Q => i_reg_126(2),
      R => \^xfmat2axis_24_0_2160_3840_1_u0_img_cols_read\
    );
\i_reg_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_230(3),
      Q => i_reg_126(3),
      R => \^xfmat2axis_24_0_2160_3840_1_u0_img_cols_read\
    );
\i_reg_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_230(4),
      Q => i_reg_126(4),
      R => \^xfmat2axis_24_0_2160_3840_1_u0_img_cols_read\
    );
\i_reg_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_230(5),
      Q => i_reg_126(5),
      R => \^xfmat2axis_24_0_2160_3840_1_u0_img_cols_read\
    );
\i_reg_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_230(6),
      Q => i_reg_126(6),
      R => \^xfmat2axis_24_0_2160_3840_1_u0_img_cols_read\
    );
\i_reg_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_230(7),
      Q => i_reg_126(7),
      R => \^xfmat2axis_24_0_2160_3840_1_u0_img_cols_read\
    );
\i_reg_126_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_230(8),
      Q => i_reg_126(8),
      R => \^xfmat2axis_24_0_2160_3840_1_u0_img_cols_read\
    );
\i_reg_126_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_230(9),
      Q => i_reg_126(9),
      R => \^xfmat2axis_24_0_2160_3840_1_u0_img_cols_read\
    );
\icmp_ln108_reg_249_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dst_V_data_V_U_n_20,
      Q => icmp_ln108_reg_249_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln108_reg_249_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dst_V_data_V_U_n_21,
      Q => icmp_ln108_reg_249,
      R => '0'
    );
\icmp_ln113_reg_239[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => icmp_ln113_fu_175_p2,
      I1 => icmp_ln106_fu_170_p2,
      I2 => ap_CS_fsm_state2,
      I3 => icmp_ln113_reg_239,
      O => \icmp_ln113_reg_239[0]_i_1_n_3\
    );
\icmp_ln113_reg_239[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub9_i_reg_225(16),
      I1 => sub9_i_reg_225(15),
      I2 => sub9_i_reg_225(17),
      O => \icmp_ln113_reg_239[0]_i_10_n_3\
    );
\icmp_ln113_reg_239[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub9_i_reg_225(13),
      I1 => sub9_i_reg_225(12),
      I2 => sub9_i_reg_225(14),
      O => \icmp_ln113_reg_239[0]_i_11_n_3\
    );
\icmp_ln113_reg_239[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg_126(11),
      I1 => sub9_i_reg_225(11),
      I2 => i_reg_126(9),
      I3 => sub9_i_reg_225(9),
      I4 => sub9_i_reg_225(10),
      I5 => i_reg_126(10),
      O => \icmp_ln113_reg_239[0]_i_12_n_3\
    );
\icmp_ln113_reg_239[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg_126(6),
      I1 => sub9_i_reg_225(6),
      I2 => i_reg_126(7),
      I3 => sub9_i_reg_225(7),
      I4 => sub9_i_reg_225(8),
      I5 => i_reg_126(8),
      O => \icmp_ln113_reg_239[0]_i_13_n_3\
    );
\icmp_ln113_reg_239[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg_126(3),
      I1 => sub9_i_reg_225(3),
      I2 => i_reg_126(4),
      I3 => sub9_i_reg_225(4),
      I4 => sub9_i_reg_225(5),
      I5 => i_reg_126(5),
      O => \icmp_ln113_reg_239[0]_i_14_n_3\
    );
\icmp_ln113_reg_239[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg_126(0),
      I1 => sub9_i_reg_225(0),
      I2 => i_reg_126(1),
      I3 => sub9_i_reg_225(1),
      I4 => sub9_i_reg_225(2),
      I5 => i_reg_126(2),
      O => \icmp_ln113_reg_239[0]_i_15_n_3\
    );
\icmp_ln113_reg_239[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub9_i_reg_225(30),
      I1 => sub9_i_reg_225(31),
      O => \icmp_ln113_reg_239[0]_i_4_n_3\
    );
\icmp_ln113_reg_239[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub9_i_reg_225(28),
      I1 => sub9_i_reg_225(27),
      I2 => sub9_i_reg_225(29),
      O => \icmp_ln113_reg_239[0]_i_5_n_3\
    );
\icmp_ln113_reg_239[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub9_i_reg_225(25),
      I1 => sub9_i_reg_225(24),
      I2 => sub9_i_reg_225(26),
      O => \icmp_ln113_reg_239[0]_i_6_n_3\
    );
\icmp_ln113_reg_239[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub9_i_reg_225(22),
      I1 => sub9_i_reg_225(21),
      I2 => sub9_i_reg_225(23),
      O => \icmp_ln113_reg_239[0]_i_8_n_3\
    );
\icmp_ln113_reg_239[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub9_i_reg_225(19),
      I1 => sub9_i_reg_225(18),
      I2 => sub9_i_reg_225(20),
      O => \icmp_ln113_reg_239[0]_i_9_n_3\
    );
\icmp_ln113_reg_239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln113_reg_239[0]_i_1_n_3\,
      Q => icmp_ln113_reg_239,
      R => '0'
    );
\icmp_ln113_reg_239_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln113_reg_239_reg[0]_i_3_n_3\,
      CO(3) => \NLW_icmp_ln113_reg_239_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln113_fu_175_p2,
      CO(1) => \icmp_ln113_reg_239_reg[0]_i_2_n_5\,
      CO(0) => \icmp_ln113_reg_239_reg[0]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln113_reg_239_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln113_reg_239[0]_i_4_n_3\,
      S(1) => \icmp_ln113_reg_239[0]_i_5_n_3\,
      S(0) => \icmp_ln113_reg_239[0]_i_6_n_3\
    );
\icmp_ln113_reg_239_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln113_reg_239_reg[0]_i_7_n_3\,
      CO(3) => \icmp_ln113_reg_239_reg[0]_i_3_n_3\,
      CO(2) => \icmp_ln113_reg_239_reg[0]_i_3_n_4\,
      CO(1) => \icmp_ln113_reg_239_reg[0]_i_3_n_5\,
      CO(0) => \icmp_ln113_reg_239_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln113_reg_239_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln113_reg_239[0]_i_8_n_3\,
      S(2) => \icmp_ln113_reg_239[0]_i_9_n_3\,
      S(1) => \icmp_ln113_reg_239[0]_i_10_n_3\,
      S(0) => \icmp_ln113_reg_239[0]_i_11_n_3\
    );
\icmp_ln113_reg_239_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln113_reg_239_reg[0]_i_7_n_3\,
      CO(2) => \icmp_ln113_reg_239_reg[0]_i_7_n_4\,
      CO(1) => \icmp_ln113_reg_239_reg[0]_i_7_n_5\,
      CO(0) => \icmp_ln113_reg_239_reg[0]_i_7_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln113_reg_239_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln113_reg_239[0]_i_12_n_3\,
      S(2) => \icmp_ln113_reg_239[0]_i_13_n_3\,
      S(1) => \icmp_ln113_reg_239[0]_i_14_n_3\,
      S(0) => \icmp_ln113_reg_239[0]_i_15_n_3\
    );
\j_reg_137[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_210(25),
      I1 => rows_reg_210(24),
      O => \j_reg_137[0]_i_10_n_3\
    );
\j_reg_137[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_210(30),
      I1 => rows_reg_210(31),
      O => \j_reg_137[0]_i_11_n_3\
    );
\j_reg_137[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_210(28),
      I1 => rows_reg_210(29),
      O => \j_reg_137[0]_i_12_n_3\
    );
\j_reg_137[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_210(26),
      I1 => rows_reg_210(27),
      O => \j_reg_137[0]_i_13_n_3\
    );
\j_reg_137[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_210(24),
      I1 => rows_reg_210(25),
      O => \j_reg_137[0]_i_14_n_3\
    );
\j_reg_137[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_210(23),
      I1 => rows_reg_210(22),
      O => \j_reg_137[0]_i_16_n_3\
    );
\j_reg_137[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_210(21),
      I1 => rows_reg_210(20),
      O => \j_reg_137[0]_i_17_n_3\
    );
\j_reg_137[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_210(19),
      I1 => rows_reg_210(18),
      O => \j_reg_137[0]_i_18_n_3\
    );
\j_reg_137[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_210(17),
      I1 => rows_reg_210(16),
      O => \j_reg_137[0]_i_19_n_3\
    );
\j_reg_137[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_210(22),
      I1 => rows_reg_210(23),
      O => \j_reg_137[0]_i_20_n_3\
    );
\j_reg_137[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_210(20),
      I1 => rows_reg_210(21),
      O => \j_reg_137[0]_i_21_n_3\
    );
\j_reg_137[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_210(18),
      I1 => rows_reg_210(19),
      O => \j_reg_137[0]_i_22_n_3\
    );
\j_reg_137[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_210(16),
      I1 => rows_reg_210(17),
      O => \j_reg_137[0]_i_23_n_3\
    );
\j_reg_137[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_210(15),
      I1 => rows_reg_210(14),
      O => \j_reg_137[0]_i_25_n_3\
    );
\j_reg_137[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_210(13),
      I1 => rows_reg_210(12),
      O => \j_reg_137[0]_i_26_n_3\
    );
\j_reg_137[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_210(11),
      I1 => i_reg_126(11),
      I2 => rows_reg_210(10),
      I3 => i_reg_126(10),
      O => \j_reg_137[0]_i_27_n_3\
    );
\j_reg_137[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_210(9),
      I1 => i_reg_126(9),
      I2 => rows_reg_210(8),
      I3 => i_reg_126(8),
      O => \j_reg_137[0]_i_28_n_3\
    );
\j_reg_137[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_210(14),
      I1 => rows_reg_210(15),
      O => \j_reg_137[0]_i_29_n_3\
    );
\j_reg_137[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_210(12),
      I1 => rows_reg_210(13),
      O => \j_reg_137[0]_i_30_n_3\
    );
\j_reg_137[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_126(11),
      I1 => rows_reg_210(11),
      I2 => i_reg_126(10),
      I3 => rows_reg_210(10),
      O => \j_reg_137[0]_i_31_n_3\
    );
\j_reg_137[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_126(9),
      I1 => rows_reg_210(9),
      I2 => i_reg_126(8),
      I3 => rows_reg_210(8),
      O => \j_reg_137[0]_i_32_n_3\
    );
\j_reg_137[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_210(7),
      I1 => i_reg_126(7),
      I2 => rows_reg_210(6),
      I3 => i_reg_126(6),
      O => \j_reg_137[0]_i_33_n_3\
    );
\j_reg_137[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_210(5),
      I1 => i_reg_126(5),
      I2 => rows_reg_210(4),
      I3 => i_reg_126(4),
      O => \j_reg_137[0]_i_34_n_3\
    );
\j_reg_137[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_210(3),
      I1 => i_reg_126(3),
      I2 => rows_reg_210(2),
      I3 => i_reg_126(2),
      O => \j_reg_137[0]_i_35_n_3\
    );
\j_reg_137[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_210(1),
      I1 => i_reg_126(1),
      I2 => rows_reg_210(0),
      I3 => i_reg_126(0),
      O => \j_reg_137[0]_i_36_n_3\
    );
\j_reg_137[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_126(7),
      I1 => rows_reg_210(7),
      I2 => i_reg_126(6),
      I3 => rows_reg_210(6),
      O => \j_reg_137[0]_i_37_n_3\
    );
\j_reg_137[0]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_126(5),
      I1 => rows_reg_210(5),
      I2 => i_reg_126(4),
      I3 => rows_reg_210(4),
      O => \j_reg_137[0]_i_38_n_3\
    );
\j_reg_137[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_126(3),
      I1 => rows_reg_210(3),
      I2 => i_reg_126(2),
      I3 => rows_reg_210(2),
      O => \j_reg_137[0]_i_39_n_3\
    );
\j_reg_137[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_126(1),
      I1 => rows_reg_210(1),
      I2 => i_reg_126(0),
      I3 => rows_reg_210(0),
      O => \j_reg_137[0]_i_40_n_3\
    );
\j_reg_137[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_137_reg(0),
      O => \j_reg_137[0]_i_5_n_3\
    );
\j_reg_137[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rows_reg_210(30),
      I1 => rows_reg_210(31),
      O => \j_reg_137[0]_i_7_n_3\
    );
\j_reg_137[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_210(29),
      I1 => rows_reg_210(28),
      O => \j_reg_137[0]_i_8_n_3\
    );
\j_reg_137[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_210(27),
      I1 => rows_reg_210(26),
      O => \j_reg_137[0]_i_9_n_3\
    );
\j_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1370,
      D => \j_reg_137_reg[0]_i_3_n_10\,
      Q => j_reg_137_reg(0),
      R => j_reg_137
    );
\j_reg_137_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_137_reg[0]_i_24_n_3\,
      CO(3) => \j_reg_137_reg[0]_i_15_n_3\,
      CO(2) => \j_reg_137_reg[0]_i_15_n_4\,
      CO(1) => \j_reg_137_reg[0]_i_15_n_5\,
      CO(0) => \j_reg_137_reg[0]_i_15_n_6\,
      CYINIT => '0',
      DI(3) => \j_reg_137[0]_i_25_n_3\,
      DI(2) => \j_reg_137[0]_i_26_n_3\,
      DI(1) => \j_reg_137[0]_i_27_n_3\,
      DI(0) => \j_reg_137[0]_i_28_n_3\,
      O(3 downto 0) => \NLW_j_reg_137_reg[0]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \j_reg_137[0]_i_29_n_3\,
      S(2) => \j_reg_137[0]_i_30_n_3\,
      S(1) => \j_reg_137[0]_i_31_n_3\,
      S(0) => \j_reg_137[0]_i_32_n_3\
    );
\j_reg_137_reg[0]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_reg_137_reg[0]_i_24_n_3\,
      CO(2) => \j_reg_137_reg[0]_i_24_n_4\,
      CO(1) => \j_reg_137_reg[0]_i_24_n_5\,
      CO(0) => \j_reg_137_reg[0]_i_24_n_6\,
      CYINIT => '0',
      DI(3) => \j_reg_137[0]_i_33_n_3\,
      DI(2) => \j_reg_137[0]_i_34_n_3\,
      DI(1) => \j_reg_137[0]_i_35_n_3\,
      DI(0) => \j_reg_137[0]_i_36_n_3\,
      O(3 downto 0) => \NLW_j_reg_137_reg[0]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \j_reg_137[0]_i_37_n_3\,
      S(2) => \j_reg_137[0]_i_38_n_3\,
      S(1) => \j_reg_137[0]_i_39_n_3\,
      S(0) => \j_reg_137[0]_i_40_n_3\
    );
\j_reg_137_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_reg_137_reg[0]_i_3_n_3\,
      CO(2) => \j_reg_137_reg[0]_i_3_n_4\,
      CO(1) => \j_reg_137_reg[0]_i_3_n_5\,
      CO(0) => \j_reg_137_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \j_reg_137_reg[0]_i_3_n_7\,
      O(2) => \j_reg_137_reg[0]_i_3_n_8\,
      O(1) => \j_reg_137_reg[0]_i_3_n_9\,
      O(0) => \j_reg_137_reg[0]_i_3_n_10\,
      S(3 downto 1) => j_reg_137_reg(3 downto 1),
      S(0) => \j_reg_137[0]_i_5_n_3\
    );
\j_reg_137_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_137_reg[0]_i_6_n_3\,
      CO(3) => icmp_ln106_fu_170_p2,
      CO(2) => \j_reg_137_reg[0]_i_4_n_4\,
      CO(1) => \j_reg_137_reg[0]_i_4_n_5\,
      CO(0) => \j_reg_137_reg[0]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => \j_reg_137[0]_i_7_n_3\,
      DI(2) => \j_reg_137[0]_i_8_n_3\,
      DI(1) => \j_reg_137[0]_i_9_n_3\,
      DI(0) => \j_reg_137[0]_i_10_n_3\,
      O(3 downto 0) => \NLW_j_reg_137_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \j_reg_137[0]_i_11_n_3\,
      S(2) => \j_reg_137[0]_i_12_n_3\,
      S(1) => \j_reg_137[0]_i_13_n_3\,
      S(0) => \j_reg_137[0]_i_14_n_3\
    );
\j_reg_137_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_137_reg[0]_i_15_n_3\,
      CO(3) => \j_reg_137_reg[0]_i_6_n_3\,
      CO(2) => \j_reg_137_reg[0]_i_6_n_4\,
      CO(1) => \j_reg_137_reg[0]_i_6_n_5\,
      CO(0) => \j_reg_137_reg[0]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => \j_reg_137[0]_i_16_n_3\,
      DI(2) => \j_reg_137[0]_i_17_n_3\,
      DI(1) => \j_reg_137[0]_i_18_n_3\,
      DI(0) => \j_reg_137[0]_i_19_n_3\,
      O(3 downto 0) => \NLW_j_reg_137_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \j_reg_137[0]_i_20_n_3\,
      S(2) => \j_reg_137[0]_i_21_n_3\,
      S(1) => \j_reg_137[0]_i_22_n_3\,
      S(0) => \j_reg_137[0]_i_23_n_3\
    );
\j_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1370,
      D => \j_reg_137_reg[8]_i_1_n_8\,
      Q => j_reg_137_reg(10),
      R => j_reg_137
    );
\j_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1370,
      D => \j_reg_137_reg[8]_i_1_n_7\,
      Q => j_reg_137_reg(11),
      R => j_reg_137
    );
\j_reg_137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1370,
      D => \j_reg_137_reg[0]_i_3_n_9\,
      Q => j_reg_137_reg(1),
      R => j_reg_137
    );
\j_reg_137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1370,
      D => \j_reg_137_reg[0]_i_3_n_8\,
      Q => j_reg_137_reg(2),
      R => j_reg_137
    );
\j_reg_137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1370,
      D => \j_reg_137_reg[0]_i_3_n_7\,
      Q => j_reg_137_reg(3),
      R => j_reg_137
    );
\j_reg_137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1370,
      D => \j_reg_137_reg[4]_i_1_n_10\,
      Q => j_reg_137_reg(4),
      R => j_reg_137
    );
\j_reg_137_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_137_reg[0]_i_3_n_3\,
      CO(3) => \j_reg_137_reg[4]_i_1_n_3\,
      CO(2) => \j_reg_137_reg[4]_i_1_n_4\,
      CO(1) => \j_reg_137_reg[4]_i_1_n_5\,
      CO(0) => \j_reg_137_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_137_reg[4]_i_1_n_7\,
      O(2) => \j_reg_137_reg[4]_i_1_n_8\,
      O(1) => \j_reg_137_reg[4]_i_1_n_9\,
      O(0) => \j_reg_137_reg[4]_i_1_n_10\,
      S(3 downto 0) => j_reg_137_reg(7 downto 4)
    );
\j_reg_137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1370,
      D => \j_reg_137_reg[4]_i_1_n_9\,
      Q => j_reg_137_reg(5),
      R => j_reg_137
    );
\j_reg_137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1370,
      D => \j_reg_137_reg[4]_i_1_n_8\,
      Q => j_reg_137_reg(6),
      R => j_reg_137
    );
\j_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1370,
      D => \j_reg_137_reg[4]_i_1_n_7\,
      Q => j_reg_137_reg(7),
      R => j_reg_137
    );
\j_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1370,
      D => \j_reg_137_reg[8]_i_1_n_10\,
      Q => j_reg_137_reg(8),
      R => j_reg_137
    );
\j_reg_137_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_137_reg[4]_i_1_n_3\,
      CO(3) => \NLW_j_reg_137_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \j_reg_137_reg[8]_i_1_n_4\,
      CO(1) => \j_reg_137_reg[8]_i_1_n_5\,
      CO(0) => \j_reg_137_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_137_reg[8]_i_1_n_7\,
      O(2) => \j_reg_137_reg[8]_i_1_n_8\,
      O(1) => \j_reg_137_reg[8]_i_1_n_9\,
      O(0) => \j_reg_137_reg[8]_i_1_n_10\,
      S(3 downto 0) => j_reg_137_reg(11 downto 8)
    );
\j_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1370,
      D => \j_reg_137_reg[8]_i_1_n_9\,
      Q => j_reg_137_reg(9),
      R => j_reg_137
    );
regslice_both_dst_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both
     port map (
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      CO(0) => icmp_ln108_fu_190_p2,
      D(3 downto 0) => ap_NS_fsm(3 downto 0),
      E(0) => regslice_both_dst_V_data_V_U_apdone_blk,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_pp0_stage0,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      SR(0) => \^xfmat2axis_24_0_2160_3840_1_u0_img_cols_read\,
      \ap_CS_fsm_reg[2]\ => regslice_both_dst_V_data_V_U_n_13,
      \ap_CS_fsm_reg[2]_0\ => regslice_both_dst_V_data_V_U_n_21,
      \ap_CS_fsm_reg[2]_1\ => \ap_CS_fsm[2]_i_3_n_3\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => regslice_both_dst_V_data_V_U_n_5,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_n_3,
      ap_enable_reg_pp0_iter2_reg => regslice_both_dst_V_data_V_U_n_6,
      ap_enable_reg_pp0_iter2_reg_0 => regslice_both_dst_V_data_V_U_n_7,
      ap_enable_reg_pp0_iter2_reg_1 => ap_enable_reg_pp0_iter2_reg_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_reg_253 => axi_last_V_reg_253,
      \axi_last_V_reg_253_reg[0]\(0) => icmp_ln113_1_fu_195_p2,
      dst_TDATA(0) => dst_TDATA(0),
      dst_TREADY => dst_TREADY,
      icmp_ln108_reg_249 => icmp_ln108_reg_249,
      icmp_ln108_reg_249_pp0_iter1_reg => icmp_ln108_reg_249_pp0_iter1_reg,
      \icmp_ln108_reg_249_reg[0]\ => regslice_both_dst_V_data_V_U_n_20,
      icmp_ln113_reg_239 => icmp_ln113_reg_239,
      \icmp_ln113_reg_239_reg[0]\ => regslice_both_dst_V_data_V_U_n_19,
      imgHelper1_cols_c_empty_n => imgHelper1_cols_c_empty_n,
      imgHelper1_data_dout(0) => imgHelper1_data_dout(0),
      imgHelper1_data_empty_n => imgHelper1_data_empty_n,
      imgHelper1_rows_c_empty_n => imgHelper1_rows_c_empty_n,
      j_reg_137 => j_reg_137,
      j_reg_1370 => j_reg_1370,
      \j_reg_137_reg[0]\(0) => icmp_ln106_fu_170_p2,
      p_4_in => p_4_in,
      xfMat2axis_24_0_2160_3840_1_U0_ap_done => xfMat2axis_24_0_2160_3840_1_U0_ap_done,
      xfMat2axis_24_0_2160_3840_1_U0_ap_start => xfMat2axis_24_0_2160_3840_1_U0_ap_start,
      xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read => xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read
    );
regslice_both_dst_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both__parameterized1\
     port map (
      B_V_data_1_sel_wr_reg_0 => regslice_both_dst_V_data_V_U_n_6,
      \B_V_data_1_state_reg[1]_0\ => ap_enable_reg_pp0_iter1_reg_n_3,
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_reg_253 => axi_last_V_reg_253,
      dst_TLAST(0) => dst_TLAST(0),
      dst_TREADY => dst_TREADY,
      icmp_ln108_reg_249 => icmp_ln108_reg_249,
      p_4_in => p_4_in
    );
\rows_reg_210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(0),
      Q => rows_reg_210(0),
      R => '0'
    );
\rows_reg_210_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(10),
      Q => rows_reg_210(10),
      R => '0'
    );
\rows_reg_210_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(11),
      Q => rows_reg_210(11),
      R => '0'
    );
\rows_reg_210_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(12),
      Q => rows_reg_210(12),
      R => '0'
    );
\rows_reg_210_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(13),
      Q => rows_reg_210(13),
      R => '0'
    );
\rows_reg_210_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(14),
      Q => rows_reg_210(14),
      R => '0'
    );
\rows_reg_210_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(15),
      Q => rows_reg_210(15),
      R => '0'
    );
\rows_reg_210_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(16),
      Q => rows_reg_210(16),
      R => '0'
    );
\rows_reg_210_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(17),
      Q => rows_reg_210(17),
      R => '0'
    );
\rows_reg_210_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(18),
      Q => rows_reg_210(18),
      R => '0'
    );
\rows_reg_210_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(19),
      Q => rows_reg_210(19),
      R => '0'
    );
\rows_reg_210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(1),
      Q => rows_reg_210(1),
      R => '0'
    );
\rows_reg_210_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(20),
      Q => rows_reg_210(20),
      R => '0'
    );
\rows_reg_210_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(21),
      Q => rows_reg_210(21),
      R => '0'
    );
\rows_reg_210_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(22),
      Q => rows_reg_210(22),
      R => '0'
    );
\rows_reg_210_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(23),
      Q => rows_reg_210(23),
      R => '0'
    );
\rows_reg_210_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(24),
      Q => rows_reg_210(24),
      R => '0'
    );
\rows_reg_210_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(25),
      Q => rows_reg_210(25),
      R => '0'
    );
\rows_reg_210_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(26),
      Q => rows_reg_210(26),
      R => '0'
    );
\rows_reg_210_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(27),
      Q => rows_reg_210(27),
      R => '0'
    );
\rows_reg_210_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(28),
      Q => rows_reg_210(28),
      R => '0'
    );
\rows_reg_210_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(29),
      Q => rows_reg_210(29),
      R => '0'
    );
\rows_reg_210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(2),
      Q => rows_reg_210(2),
      R => '0'
    );
\rows_reg_210_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(30),
      Q => rows_reg_210(30),
      R => '0'
    );
\rows_reg_210_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(31),
      Q => rows_reg_210(31),
      R => '0'
    );
\rows_reg_210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(3),
      Q => rows_reg_210(3),
      R => '0'
    );
\rows_reg_210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(4),
      Q => rows_reg_210(4),
      R => '0'
    );
\rows_reg_210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(5),
      Q => rows_reg_210(5),
      R => '0'
    );
\rows_reg_210_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(6),
      Q => rows_reg_210(6),
      R => '0'
    );
\rows_reg_210_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(7),
      Q => rows_reg_210(7),
      R => '0'
    );
\rows_reg_210_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(8),
      Q => rows_reg_210(8),
      R => '0'
    );
\rows_reg_210_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_210_reg[31]_0\(9),
      Q => rows_reg_210(9),
      R => '0'
    );
\sub9_i_reg_225[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(0),
      O => sub9_i_fu_154_p2(0)
    );
\sub9_i_reg_225[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(12),
      O => \sub9_i_reg_225[12]_i_2_n_3\
    );
\sub9_i_reg_225[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(11),
      O => \sub9_i_reg_225[12]_i_3_n_3\
    );
\sub9_i_reg_225[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(10),
      O => \sub9_i_reg_225[12]_i_4_n_3\
    );
\sub9_i_reg_225[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(9),
      O => \sub9_i_reg_225[12]_i_5_n_3\
    );
\sub9_i_reg_225[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(16),
      O => \sub9_i_reg_225[16]_i_2_n_3\
    );
\sub9_i_reg_225[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(15),
      O => \sub9_i_reg_225[16]_i_3_n_3\
    );
\sub9_i_reg_225[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(14),
      O => \sub9_i_reg_225[16]_i_4_n_3\
    );
\sub9_i_reg_225[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(13),
      O => \sub9_i_reg_225[16]_i_5_n_3\
    );
\sub9_i_reg_225[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(20),
      O => \sub9_i_reg_225[20]_i_2_n_3\
    );
\sub9_i_reg_225[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(19),
      O => \sub9_i_reg_225[20]_i_3_n_3\
    );
\sub9_i_reg_225[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(18),
      O => \sub9_i_reg_225[20]_i_4_n_3\
    );
\sub9_i_reg_225[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(17),
      O => \sub9_i_reg_225[20]_i_5_n_3\
    );
\sub9_i_reg_225[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(24),
      O => \sub9_i_reg_225[24]_i_2_n_3\
    );
\sub9_i_reg_225[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(23),
      O => \sub9_i_reg_225[24]_i_3_n_3\
    );
\sub9_i_reg_225[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(22),
      O => \sub9_i_reg_225[24]_i_4_n_3\
    );
\sub9_i_reg_225[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(21),
      O => \sub9_i_reg_225[24]_i_5_n_3\
    );
\sub9_i_reg_225[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(28),
      O => \sub9_i_reg_225[28]_i_2_n_3\
    );
\sub9_i_reg_225[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(27),
      O => \sub9_i_reg_225[28]_i_3_n_3\
    );
\sub9_i_reg_225[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(26),
      O => \sub9_i_reg_225[28]_i_4_n_3\
    );
\sub9_i_reg_225[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(25),
      O => \sub9_i_reg_225[28]_i_5_n_3\
    );
\sub9_i_reg_225[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(31),
      O => \sub9_i_reg_225[31]_i_2_n_3\
    );
\sub9_i_reg_225[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(30),
      O => \sub9_i_reg_225[31]_i_3_n_3\
    );
\sub9_i_reg_225[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(29),
      O => \sub9_i_reg_225[31]_i_4_n_3\
    );
\sub9_i_reg_225[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(4),
      O => \sub9_i_reg_225[4]_i_2_n_3\
    );
\sub9_i_reg_225[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(3),
      O => \sub9_i_reg_225[4]_i_3_n_3\
    );
\sub9_i_reg_225[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(2),
      O => \sub9_i_reg_225[4]_i_4_n_3\
    );
\sub9_i_reg_225[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(1),
      O => \sub9_i_reg_225[4]_i_5_n_3\
    );
\sub9_i_reg_225[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(8),
      O => \sub9_i_reg_225[8]_i_2_n_3\
    );
\sub9_i_reg_225[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(7),
      O => \sub9_i_reg_225[8]_i_3_n_3\
    );
\sub9_i_reg_225[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(6),
      O => \sub9_i_reg_225[8]_i_4_n_3\
    );
\sub9_i_reg_225[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_210_reg[31]_0\(5),
      O => \sub9_i_reg_225[8]_i_5_n_3\
    );
\sub9_i_reg_225_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(0),
      Q => sub9_i_reg_225(0),
      R => '0'
    );
\sub9_i_reg_225_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(10),
      Q => sub9_i_reg_225(10),
      R => '0'
    );
\sub9_i_reg_225_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(11),
      Q => sub9_i_reg_225(11),
      R => '0'
    );
\sub9_i_reg_225_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(12),
      Q => sub9_i_reg_225(12),
      R => '0'
    );
\sub9_i_reg_225_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub9_i_reg_225_reg[8]_i_1_n_3\,
      CO(3) => \sub9_i_reg_225_reg[12]_i_1_n_3\,
      CO(2) => \sub9_i_reg_225_reg[12]_i_1_n_4\,
      CO(1) => \sub9_i_reg_225_reg[12]_i_1_n_5\,
      CO(0) => \sub9_i_reg_225_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \rows_reg_210_reg[31]_0\(12 downto 9),
      O(3 downto 0) => sub9_i_fu_154_p2(12 downto 9),
      S(3) => \sub9_i_reg_225[12]_i_2_n_3\,
      S(2) => \sub9_i_reg_225[12]_i_3_n_3\,
      S(1) => \sub9_i_reg_225[12]_i_4_n_3\,
      S(0) => \sub9_i_reg_225[12]_i_5_n_3\
    );
\sub9_i_reg_225_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(13),
      Q => sub9_i_reg_225(13),
      R => '0'
    );
\sub9_i_reg_225_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(14),
      Q => sub9_i_reg_225(14),
      R => '0'
    );
\sub9_i_reg_225_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(15),
      Q => sub9_i_reg_225(15),
      R => '0'
    );
\sub9_i_reg_225_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(16),
      Q => sub9_i_reg_225(16),
      R => '0'
    );
\sub9_i_reg_225_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub9_i_reg_225_reg[12]_i_1_n_3\,
      CO(3) => \sub9_i_reg_225_reg[16]_i_1_n_3\,
      CO(2) => \sub9_i_reg_225_reg[16]_i_1_n_4\,
      CO(1) => \sub9_i_reg_225_reg[16]_i_1_n_5\,
      CO(0) => \sub9_i_reg_225_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \rows_reg_210_reg[31]_0\(16 downto 13),
      O(3 downto 0) => sub9_i_fu_154_p2(16 downto 13),
      S(3) => \sub9_i_reg_225[16]_i_2_n_3\,
      S(2) => \sub9_i_reg_225[16]_i_3_n_3\,
      S(1) => \sub9_i_reg_225[16]_i_4_n_3\,
      S(0) => \sub9_i_reg_225[16]_i_5_n_3\
    );
\sub9_i_reg_225_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(17),
      Q => sub9_i_reg_225(17),
      R => '0'
    );
\sub9_i_reg_225_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(18),
      Q => sub9_i_reg_225(18),
      R => '0'
    );
\sub9_i_reg_225_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(19),
      Q => sub9_i_reg_225(19),
      R => '0'
    );
\sub9_i_reg_225_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(1),
      Q => sub9_i_reg_225(1),
      R => '0'
    );
\sub9_i_reg_225_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(20),
      Q => sub9_i_reg_225(20),
      R => '0'
    );
\sub9_i_reg_225_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub9_i_reg_225_reg[16]_i_1_n_3\,
      CO(3) => \sub9_i_reg_225_reg[20]_i_1_n_3\,
      CO(2) => \sub9_i_reg_225_reg[20]_i_1_n_4\,
      CO(1) => \sub9_i_reg_225_reg[20]_i_1_n_5\,
      CO(0) => \sub9_i_reg_225_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \rows_reg_210_reg[31]_0\(20 downto 17),
      O(3 downto 0) => sub9_i_fu_154_p2(20 downto 17),
      S(3) => \sub9_i_reg_225[20]_i_2_n_3\,
      S(2) => \sub9_i_reg_225[20]_i_3_n_3\,
      S(1) => \sub9_i_reg_225[20]_i_4_n_3\,
      S(0) => \sub9_i_reg_225[20]_i_5_n_3\
    );
\sub9_i_reg_225_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(21),
      Q => sub9_i_reg_225(21),
      R => '0'
    );
\sub9_i_reg_225_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(22),
      Q => sub9_i_reg_225(22),
      R => '0'
    );
\sub9_i_reg_225_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(23),
      Q => sub9_i_reg_225(23),
      R => '0'
    );
\sub9_i_reg_225_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(24),
      Q => sub9_i_reg_225(24),
      R => '0'
    );
\sub9_i_reg_225_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub9_i_reg_225_reg[20]_i_1_n_3\,
      CO(3) => \sub9_i_reg_225_reg[24]_i_1_n_3\,
      CO(2) => \sub9_i_reg_225_reg[24]_i_1_n_4\,
      CO(1) => \sub9_i_reg_225_reg[24]_i_1_n_5\,
      CO(0) => \sub9_i_reg_225_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \rows_reg_210_reg[31]_0\(24 downto 21),
      O(3 downto 0) => sub9_i_fu_154_p2(24 downto 21),
      S(3) => \sub9_i_reg_225[24]_i_2_n_3\,
      S(2) => \sub9_i_reg_225[24]_i_3_n_3\,
      S(1) => \sub9_i_reg_225[24]_i_4_n_3\,
      S(0) => \sub9_i_reg_225[24]_i_5_n_3\
    );
\sub9_i_reg_225_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(25),
      Q => sub9_i_reg_225(25),
      R => '0'
    );
\sub9_i_reg_225_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(26),
      Q => sub9_i_reg_225(26),
      R => '0'
    );
\sub9_i_reg_225_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(27),
      Q => sub9_i_reg_225(27),
      R => '0'
    );
\sub9_i_reg_225_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(28),
      Q => sub9_i_reg_225(28),
      R => '0'
    );
\sub9_i_reg_225_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub9_i_reg_225_reg[24]_i_1_n_3\,
      CO(3) => \sub9_i_reg_225_reg[28]_i_1_n_3\,
      CO(2) => \sub9_i_reg_225_reg[28]_i_1_n_4\,
      CO(1) => \sub9_i_reg_225_reg[28]_i_1_n_5\,
      CO(0) => \sub9_i_reg_225_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \rows_reg_210_reg[31]_0\(28 downto 25),
      O(3 downto 0) => sub9_i_fu_154_p2(28 downto 25),
      S(3) => \sub9_i_reg_225[28]_i_2_n_3\,
      S(2) => \sub9_i_reg_225[28]_i_3_n_3\,
      S(1) => \sub9_i_reg_225[28]_i_4_n_3\,
      S(0) => \sub9_i_reg_225[28]_i_5_n_3\
    );
\sub9_i_reg_225_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(29),
      Q => sub9_i_reg_225(29),
      R => '0'
    );
\sub9_i_reg_225_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(2),
      Q => sub9_i_reg_225(2),
      R => '0'
    );
\sub9_i_reg_225_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(30),
      Q => sub9_i_reg_225(30),
      R => '0'
    );
\sub9_i_reg_225_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(31),
      Q => sub9_i_reg_225(31),
      R => '0'
    );
\sub9_i_reg_225_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub9_i_reg_225_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_sub9_i_reg_225_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub9_i_reg_225_reg[31]_i_1_n_5\,
      CO(0) => \sub9_i_reg_225_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \rows_reg_210_reg[31]_0\(30 downto 29),
      O(3) => \NLW_sub9_i_reg_225_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sub9_i_fu_154_p2(31 downto 29),
      S(3) => '0',
      S(2) => \sub9_i_reg_225[31]_i_2_n_3\,
      S(1) => \sub9_i_reg_225[31]_i_3_n_3\,
      S(0) => \sub9_i_reg_225[31]_i_4_n_3\
    );
\sub9_i_reg_225_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(3),
      Q => sub9_i_reg_225(3),
      R => '0'
    );
\sub9_i_reg_225_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(4),
      Q => sub9_i_reg_225(4),
      R => '0'
    );
\sub9_i_reg_225_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub9_i_reg_225_reg[4]_i_1_n_3\,
      CO(2) => \sub9_i_reg_225_reg[4]_i_1_n_4\,
      CO(1) => \sub9_i_reg_225_reg[4]_i_1_n_5\,
      CO(0) => \sub9_i_reg_225_reg[4]_i_1_n_6\,
      CYINIT => \rows_reg_210_reg[31]_0\(0),
      DI(3 downto 0) => \rows_reg_210_reg[31]_0\(4 downto 1),
      O(3 downto 0) => sub9_i_fu_154_p2(4 downto 1),
      S(3) => \sub9_i_reg_225[4]_i_2_n_3\,
      S(2) => \sub9_i_reg_225[4]_i_3_n_3\,
      S(1) => \sub9_i_reg_225[4]_i_4_n_3\,
      S(0) => \sub9_i_reg_225[4]_i_5_n_3\
    );
\sub9_i_reg_225_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(5),
      Q => sub9_i_reg_225(5),
      R => '0'
    );
\sub9_i_reg_225_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(6),
      Q => sub9_i_reg_225(6),
      R => '0'
    );
\sub9_i_reg_225_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(7),
      Q => sub9_i_reg_225(7),
      R => '0'
    );
\sub9_i_reg_225_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(8),
      Q => sub9_i_reg_225(8),
      R => '0'
    );
\sub9_i_reg_225_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub9_i_reg_225_reg[4]_i_1_n_3\,
      CO(3) => \sub9_i_reg_225_reg[8]_i_1_n_3\,
      CO(2) => \sub9_i_reg_225_reg[8]_i_1_n_4\,
      CO(1) => \sub9_i_reg_225_reg[8]_i_1_n_5\,
      CO(0) => \sub9_i_reg_225_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \rows_reg_210_reg[31]_0\(8 downto 5),
      O(3 downto 0) => sub9_i_fu_154_p2(8 downto 5),
      S(3) => \sub9_i_reg_225[8]_i_2_n_3\,
      S(2) => \sub9_i_reg_225[8]_i_3_n_3\,
      S(1) => \sub9_i_reg_225[8]_i_4_n_3\,
      S(0) => \sub9_i_reg_225[8]_i_5_n_3\
    );
\sub9_i_reg_225_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_154_p2(9),
      Q => sub9_i_reg_225(9),
      R => '0'
    );
\sub_i_reg_220[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(0),
      O => sub_i_fu_148_p2(0)
    );
\sub_i_reg_220[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(12),
      O => \sub_i_reg_220[12]_i_2_n_3\
    );
\sub_i_reg_220[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(11),
      O => \sub_i_reg_220[12]_i_3_n_3\
    );
\sub_i_reg_220[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(10),
      O => \sub_i_reg_220[12]_i_4_n_3\
    );
\sub_i_reg_220[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(9),
      O => \sub_i_reg_220[12]_i_5_n_3\
    );
\sub_i_reg_220[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(16),
      O => \sub_i_reg_220[16]_i_2_n_3\
    );
\sub_i_reg_220[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(15),
      O => \sub_i_reg_220[16]_i_3_n_3\
    );
\sub_i_reg_220[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(14),
      O => \sub_i_reg_220[16]_i_4_n_3\
    );
\sub_i_reg_220[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(13),
      O => \sub_i_reg_220[16]_i_5_n_3\
    );
\sub_i_reg_220[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(20),
      O => \sub_i_reg_220[20]_i_2_n_3\
    );
\sub_i_reg_220[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(19),
      O => \sub_i_reg_220[20]_i_3_n_3\
    );
\sub_i_reg_220[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(18),
      O => \sub_i_reg_220[20]_i_4_n_3\
    );
\sub_i_reg_220[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(17),
      O => \sub_i_reg_220[20]_i_5_n_3\
    );
\sub_i_reg_220[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(24),
      O => \sub_i_reg_220[24]_i_2_n_3\
    );
\sub_i_reg_220[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(23),
      O => \sub_i_reg_220[24]_i_3_n_3\
    );
\sub_i_reg_220[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(22),
      O => \sub_i_reg_220[24]_i_4_n_3\
    );
\sub_i_reg_220[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(21),
      O => \sub_i_reg_220[24]_i_5_n_3\
    );
\sub_i_reg_220[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(28),
      O => \sub_i_reg_220[28]_i_2_n_3\
    );
\sub_i_reg_220[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(27),
      O => \sub_i_reg_220[28]_i_3_n_3\
    );
\sub_i_reg_220[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(26),
      O => \sub_i_reg_220[28]_i_4_n_3\
    );
\sub_i_reg_220[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(25),
      O => \sub_i_reg_220[28]_i_5_n_3\
    );
\sub_i_reg_220[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(31),
      O => \sub_i_reg_220[31]_i_2_n_3\
    );
\sub_i_reg_220[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(30),
      O => \sub_i_reg_220[31]_i_3_n_3\
    );
\sub_i_reg_220[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(29),
      O => \sub_i_reg_220[31]_i_4_n_3\
    );
\sub_i_reg_220[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(4),
      O => \sub_i_reg_220[4]_i_2_n_3\
    );
\sub_i_reg_220[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(3),
      O => \sub_i_reg_220[4]_i_3_n_3\
    );
\sub_i_reg_220[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(2),
      O => \sub_i_reg_220[4]_i_4_n_3\
    );
\sub_i_reg_220[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(1),
      O => \sub_i_reg_220[4]_i_5_n_3\
    );
\sub_i_reg_220[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(8),
      O => \sub_i_reg_220[8]_i_2_n_3\
    );
\sub_i_reg_220[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(7),
      O => \sub_i_reg_220[8]_i_3_n_3\
    );
\sub_i_reg_220[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(6),
      O => \sub_i_reg_220[8]_i_4_n_3\
    );
\sub_i_reg_220[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => D(5),
      O => \sub_i_reg_220[8]_i_5_n_3\
    );
\sub_i_reg_220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(0),
      Q => sub_i_reg_220(0),
      R => '0'
    );
\sub_i_reg_220_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(10),
      Q => sub_i_reg_220(10),
      R => '0'
    );
\sub_i_reg_220_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(11),
      Q => sub_i_reg_220(11),
      R => '0'
    );
\sub_i_reg_220_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(12),
      Q => sub_i_reg_220(12),
      R => '0'
    );
\sub_i_reg_220_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_220_reg[8]_i_1_n_3\,
      CO(3) => \sub_i_reg_220_reg[12]_i_1_n_3\,
      CO(2) => \sub_i_reg_220_reg[12]_i_1_n_4\,
      CO(1) => \sub_i_reg_220_reg[12]_i_1_n_5\,
      CO(0) => \sub_i_reg_220_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => D(12 downto 9),
      O(3 downto 0) => sub_i_fu_148_p2(12 downto 9),
      S(3) => \sub_i_reg_220[12]_i_2_n_3\,
      S(2) => \sub_i_reg_220[12]_i_3_n_3\,
      S(1) => \sub_i_reg_220[12]_i_4_n_3\,
      S(0) => \sub_i_reg_220[12]_i_5_n_3\
    );
\sub_i_reg_220_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(13),
      Q => sub_i_reg_220(13),
      R => '0'
    );
\sub_i_reg_220_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(14),
      Q => sub_i_reg_220(14),
      R => '0'
    );
\sub_i_reg_220_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(15),
      Q => sub_i_reg_220(15),
      R => '0'
    );
\sub_i_reg_220_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(16),
      Q => sub_i_reg_220(16),
      R => '0'
    );
\sub_i_reg_220_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_220_reg[12]_i_1_n_3\,
      CO(3) => \sub_i_reg_220_reg[16]_i_1_n_3\,
      CO(2) => \sub_i_reg_220_reg[16]_i_1_n_4\,
      CO(1) => \sub_i_reg_220_reg[16]_i_1_n_5\,
      CO(0) => \sub_i_reg_220_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => D(16 downto 13),
      O(3 downto 0) => sub_i_fu_148_p2(16 downto 13),
      S(3) => \sub_i_reg_220[16]_i_2_n_3\,
      S(2) => \sub_i_reg_220[16]_i_3_n_3\,
      S(1) => \sub_i_reg_220[16]_i_4_n_3\,
      S(0) => \sub_i_reg_220[16]_i_5_n_3\
    );
\sub_i_reg_220_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(17),
      Q => sub_i_reg_220(17),
      R => '0'
    );
\sub_i_reg_220_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(18),
      Q => sub_i_reg_220(18),
      R => '0'
    );
\sub_i_reg_220_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(19),
      Q => sub_i_reg_220(19),
      R => '0'
    );
\sub_i_reg_220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(1),
      Q => sub_i_reg_220(1),
      R => '0'
    );
\sub_i_reg_220_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(20),
      Q => sub_i_reg_220(20),
      R => '0'
    );
\sub_i_reg_220_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_220_reg[16]_i_1_n_3\,
      CO(3) => \sub_i_reg_220_reg[20]_i_1_n_3\,
      CO(2) => \sub_i_reg_220_reg[20]_i_1_n_4\,
      CO(1) => \sub_i_reg_220_reg[20]_i_1_n_5\,
      CO(0) => \sub_i_reg_220_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => D(20 downto 17),
      O(3 downto 0) => sub_i_fu_148_p2(20 downto 17),
      S(3) => \sub_i_reg_220[20]_i_2_n_3\,
      S(2) => \sub_i_reg_220[20]_i_3_n_3\,
      S(1) => \sub_i_reg_220[20]_i_4_n_3\,
      S(0) => \sub_i_reg_220[20]_i_5_n_3\
    );
\sub_i_reg_220_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(21),
      Q => sub_i_reg_220(21),
      R => '0'
    );
\sub_i_reg_220_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(22),
      Q => sub_i_reg_220(22),
      R => '0'
    );
\sub_i_reg_220_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(23),
      Q => sub_i_reg_220(23),
      R => '0'
    );
\sub_i_reg_220_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(24),
      Q => sub_i_reg_220(24),
      R => '0'
    );
\sub_i_reg_220_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_220_reg[20]_i_1_n_3\,
      CO(3) => \sub_i_reg_220_reg[24]_i_1_n_3\,
      CO(2) => \sub_i_reg_220_reg[24]_i_1_n_4\,
      CO(1) => \sub_i_reg_220_reg[24]_i_1_n_5\,
      CO(0) => \sub_i_reg_220_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => D(24 downto 21),
      O(3 downto 0) => sub_i_fu_148_p2(24 downto 21),
      S(3) => \sub_i_reg_220[24]_i_2_n_3\,
      S(2) => \sub_i_reg_220[24]_i_3_n_3\,
      S(1) => \sub_i_reg_220[24]_i_4_n_3\,
      S(0) => \sub_i_reg_220[24]_i_5_n_3\
    );
\sub_i_reg_220_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(25),
      Q => sub_i_reg_220(25),
      R => '0'
    );
\sub_i_reg_220_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(26),
      Q => sub_i_reg_220(26),
      R => '0'
    );
\sub_i_reg_220_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(27),
      Q => sub_i_reg_220(27),
      R => '0'
    );
\sub_i_reg_220_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(28),
      Q => sub_i_reg_220(28),
      R => '0'
    );
\sub_i_reg_220_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_220_reg[24]_i_1_n_3\,
      CO(3) => \sub_i_reg_220_reg[28]_i_1_n_3\,
      CO(2) => \sub_i_reg_220_reg[28]_i_1_n_4\,
      CO(1) => \sub_i_reg_220_reg[28]_i_1_n_5\,
      CO(0) => \sub_i_reg_220_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => D(28 downto 25),
      O(3 downto 0) => sub_i_fu_148_p2(28 downto 25),
      S(3) => \sub_i_reg_220[28]_i_2_n_3\,
      S(2) => \sub_i_reg_220[28]_i_3_n_3\,
      S(1) => \sub_i_reg_220[28]_i_4_n_3\,
      S(0) => \sub_i_reg_220[28]_i_5_n_3\
    );
\sub_i_reg_220_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(29),
      Q => sub_i_reg_220(29),
      R => '0'
    );
\sub_i_reg_220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(2),
      Q => sub_i_reg_220(2),
      R => '0'
    );
\sub_i_reg_220_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(30),
      Q => sub_i_reg_220(30),
      R => '0'
    );
\sub_i_reg_220_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(31),
      Q => sub_i_reg_220(31),
      R => '0'
    );
\sub_i_reg_220_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_220_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_sub_i_reg_220_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_i_reg_220_reg[31]_i_1_n_5\,
      CO(0) => \sub_i_reg_220_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => D(30 downto 29),
      O(3) => \NLW_sub_i_reg_220_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_i_fu_148_p2(31 downto 29),
      S(3) => '0',
      S(2) => \sub_i_reg_220[31]_i_2_n_3\,
      S(1) => \sub_i_reg_220[31]_i_3_n_3\,
      S(0) => \sub_i_reg_220[31]_i_4_n_3\
    );
\sub_i_reg_220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(3),
      Q => sub_i_reg_220(3),
      R => '0'
    );
\sub_i_reg_220_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(4),
      Q => sub_i_reg_220(4),
      R => '0'
    );
\sub_i_reg_220_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_i_reg_220_reg[4]_i_1_n_3\,
      CO(2) => \sub_i_reg_220_reg[4]_i_1_n_4\,
      CO(1) => \sub_i_reg_220_reg[4]_i_1_n_5\,
      CO(0) => \sub_i_reg_220_reg[4]_i_1_n_6\,
      CYINIT => D(0),
      DI(3 downto 0) => D(4 downto 1),
      O(3 downto 0) => sub_i_fu_148_p2(4 downto 1),
      S(3) => \sub_i_reg_220[4]_i_2_n_3\,
      S(2) => \sub_i_reg_220[4]_i_3_n_3\,
      S(1) => \sub_i_reg_220[4]_i_4_n_3\,
      S(0) => \sub_i_reg_220[4]_i_5_n_3\
    );
\sub_i_reg_220_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(5),
      Q => sub_i_reg_220(5),
      R => '0'
    );
\sub_i_reg_220_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(6),
      Q => sub_i_reg_220(6),
      R => '0'
    );
\sub_i_reg_220_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(7),
      Q => sub_i_reg_220(7),
      R => '0'
    );
\sub_i_reg_220_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(8),
      Q => sub_i_reg_220(8),
      R => '0'
    );
\sub_i_reg_220_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_220_reg[4]_i_1_n_3\,
      CO(3) => \sub_i_reg_220_reg[8]_i_1_n_3\,
      CO(2) => \sub_i_reg_220_reg[8]_i_1_n_4\,
      CO(1) => \sub_i_reg_220_reg[8]_i_1_n_5\,
      CO(0) => \sub_i_reg_220_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => D(8 downto 5),
      O(3 downto 0) => sub_i_fu_148_p2(8 downto 5),
      S(3) => \sub_i_reg_220[8]_i_2_n_3\,
      S(2) => \sub_i_reg_220[8]_i_3_n_3\,
      S(1) => \sub_i_reg_220[8]_i_4_n_3\,
      S(0) => \sub_i_reg_220[8]_i_5_n_3\
    );
\sub_i_reg_220_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_148_p2(9),
      Q => sub_i_reg_220(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bgr2hsv_9_2160_3840_1_U0_imgInput_4139_read : out STD_LOGIC;
    bgr2hsv_9_2160_3840_1_U0_ap_idle : out STD_LOGIC;
    sext_ln157_fu_472_p1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    imgInput_rows_c11_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    imgInput_cols_c12_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    rgb2hsv_data_full_n : in STD_LOGIC;
    imgInput_data_empty_n : in STD_LOGIC;
    bgr2hsv_9_2160_3840_1_U0_ap_start : in STD_LOGIC;
    bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read : in STD_LOGIC;
    imgInput_cols_c12_empty_n : in STD_LOGIC;
    imgInput_rows_c11_empty_n : in STD_LOGIC;
    add_ln157_fu_488_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    add_ln157_1_fu_537_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_reg_reg_i_26_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_i_26_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgInput_data_dout : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SRL_SIG[0][4]_i_2_n_3\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_4_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][4]_i_1_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][4]_i_1_n_4\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][4]_i_1_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][4]_i_1_n_6\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_1_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln157_2_fu_553_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln213_1_fu_390_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln213_1_reg_766 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln213_1_reg_7660 : STD_LOGIC;
  signal ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_10 : STD_LOGIC;
  signal ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_11 : STD_LOGIC;
  signal ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_12 : STD_LOGIC;
  signal ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal b_V_reg_677 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b_V_reg_6770 : STD_LOGIC;
  signal b_V_reg_677_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b_V_reg_677_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b_V_reg_677_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_V_reg_684 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \g_V_reg_684_pp0_iter3_reg_reg[0]_srl2_n_3\ : STD_LOGIC;
  signal \g_V_reg_684_pp0_iter3_reg_reg[1]_srl2_n_3\ : STD_LOGIC;
  signal \g_V_reg_684_pp0_iter3_reg_reg[2]_srl2_n_3\ : STD_LOGIC;
  signal \g_V_reg_684_pp0_iter3_reg_reg[3]_srl2_n_3\ : STD_LOGIC;
  signal \g_V_reg_684_pp0_iter3_reg_reg[4]_srl2_n_3\ : STD_LOGIC;
  signal \g_V_reg_684_pp0_iter3_reg_reg[5]_srl2_n_3\ : STD_LOGIC;
  signal \g_V_reg_684_pp0_iter3_reg_reg[6]_srl2_n_3\ : STD_LOGIC;
  signal \g_V_reg_684_pp0_iter3_reg_reg[7]_srl2_n_3\ : STD_LOGIC;
  signal g_V_reg_684_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_632_ce : STD_LOGIC;
  signal icmp_ln128_reg_673_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln128_reg_673_pp0_iter1_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln128_reg_673_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln128_reg_673_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln128_reg_673_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln128_reg_673_pp0_iter5_reg : STD_LOGIC;
  signal \icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2_n_3\ : STD_LOGIC;
  signal icmp_ln128_reg_673_pp0_iter8_reg : STD_LOGIC;
  signal icmp_ln128_reg_673_pp0_iter9_reg : STD_LOGIC;
  signal \icmp_ln128_reg_673_reg_n_3_[0]\ : STD_LOGIC;
  signal indvar_flatten_reg_218 : STD_LOGIC;
  signal indvar_flatten_reg_2180 : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_28_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_29_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_30_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_31_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_32_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_5_n_3\ : STD_LOGIC;
  signal indvar_flatten_reg_218_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \indvar_flatten_reg_218_reg[0]_i_24_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_24_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_24_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_24_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[32]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[32]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[32]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[36]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[36]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[36]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[40]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[40]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[40]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[44]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[44]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[44]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[48]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[48]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[48]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[52]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[52]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[52]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[56]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[56]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[56]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[60]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[60]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[60]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_10 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_100 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_101 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_102 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_103 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_104 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_105 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_106 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_107 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_108 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_109 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_11 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_110 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_111 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_112 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_113 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_114 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_115 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_116 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_117 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_118 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_119 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_12 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_120 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_121 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_122 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_123 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_124 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_125 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_126 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_127 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_128 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_129 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_13 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_130 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_131 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_132 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_133 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_134 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_135 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_136 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_137 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_138 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_139 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_14 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_140 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_141 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_142 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_143 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_144 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_145 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_146 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_147 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_148 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_149 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_15 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_150 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_151 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_152 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_153 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_154 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_155 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_156 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_157 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_158 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_159 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_16 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_160 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_161 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_162 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_163 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_167 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_168 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_17 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_18 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_19 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_20 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_21 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_22 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_23 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_24 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_25 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_26 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_27 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_28 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_29 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_3 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_30 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_31 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_32 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_33 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_34 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_35 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_36 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_37 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_38 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_39 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_4 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_40 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_41 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_42 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_43 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_44 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_45 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_46 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_47 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_48 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_49 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_5 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_50 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_51 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_52 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_53 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_54 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_55 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_56 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_57 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_58 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_59 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_6 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_60 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_61 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_62 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_63 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_64 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_65 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_66 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_67 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_68 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_69 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_7 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_70 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_71 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_72 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_73 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_74 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_75 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_76 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_77 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_78 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_79 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_8 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_80 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_81 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_82 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_83 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_84 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_85 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_86 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_87 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_88 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_89 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_9 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_90 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_91 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_92 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_93 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_94 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_95 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_96 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_97 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_98 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U32_n_99 : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[0]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[10]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[11]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[12]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[13]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[14]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[15]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[16]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[1]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[2]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[3]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[4]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[5]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[6]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[7]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[8]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[9]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_100\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_101\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_102\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_103\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_104\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_105\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_106\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_107\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_108\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_61\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_62\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_63\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_64\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_65\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_66\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_67\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_68\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_69\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_70\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_71\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_72\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_73\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_74\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_75\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_76\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_77\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_78\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_79\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_80\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_81\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_82\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_83\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_84\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_85\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_86\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_87\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_88\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_89\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_90\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_91\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_92\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_93\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_94\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_95\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_96\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_97\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_98\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_99\ : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_100 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_101 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_102 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_103 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_104 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_105 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_106 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_107 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_108 : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[0]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[10]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[11]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[12]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[13]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[14]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[15]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[16]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[1]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[2]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[3]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[4]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[5]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[6]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[7]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[8]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[9]\ : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_61 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_62 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_63 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_64 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_65 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_66 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_67 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_68 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_69 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_70 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_71 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_72 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_73 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_74 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_75 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_76 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_77 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_78 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_79 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_80 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_81 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_82 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_83 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_84 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_85 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_86 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_87 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_88 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_89 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_90 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_91 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_92 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_93 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_94 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_95 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_96 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_97 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_98 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_99 : STD_LOGIC;
  signal op_assign_1_reg_8190 : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_reg_reg_i_100_n_3 : STD_LOGIC;
  signal p_reg_reg_i_101_n_3 : STD_LOGIC;
  signal p_reg_reg_i_102_n_3 : STD_LOGIC;
  signal p_reg_reg_i_103_n_3 : STD_LOGIC;
  signal p_reg_reg_i_104_n_3 : STD_LOGIC;
  signal p_reg_reg_i_105_n_3 : STD_LOGIC;
  signal p_reg_reg_i_106_n_3 : STD_LOGIC;
  signal p_reg_reg_i_107_n_3 : STD_LOGIC;
  signal p_reg_reg_i_108_n_3 : STD_LOGIC;
  signal p_reg_reg_i_109_n_3 : STD_LOGIC;
  signal p_reg_reg_i_25_n_6 : STD_LOGIC;
  signal p_reg_reg_i_26_n_3 : STD_LOGIC;
  signal p_reg_reg_i_26_n_4 : STD_LOGIC;
  signal p_reg_reg_i_26_n_5 : STD_LOGIC;
  signal p_reg_reg_i_26_n_6 : STD_LOGIC;
  signal p_reg_reg_i_27_n_3 : STD_LOGIC;
  signal p_reg_reg_i_27_n_4 : STD_LOGIC;
  signal p_reg_reg_i_27_n_5 : STD_LOGIC;
  signal p_reg_reg_i_27_n_6 : STD_LOGIC;
  signal p_reg_reg_i_28_n_3 : STD_LOGIC;
  signal p_reg_reg_i_28_n_4 : STD_LOGIC;
  signal p_reg_reg_i_28_n_5 : STD_LOGIC;
  signal p_reg_reg_i_28_n_6 : STD_LOGIC;
  signal p_reg_reg_i_29_n_6 : STD_LOGIC;
  signal p_reg_reg_i_30_n_3 : STD_LOGIC;
  signal p_reg_reg_i_30_n_4 : STD_LOGIC;
  signal p_reg_reg_i_30_n_5 : STD_LOGIC;
  signal p_reg_reg_i_30_n_6 : STD_LOGIC;
  signal p_reg_reg_i_31_n_3 : STD_LOGIC;
  signal p_reg_reg_i_31_n_4 : STD_LOGIC;
  signal p_reg_reg_i_31_n_5 : STD_LOGIC;
  signal p_reg_reg_i_31_n_6 : STD_LOGIC;
  signal p_reg_reg_i_32_n_3 : STD_LOGIC;
  signal \p_reg_reg_i_33__0_n_3\ : STD_LOGIC;
  signal p_reg_reg_i_36_n_3 : STD_LOGIC;
  signal p_reg_reg_i_37_n_3 : STD_LOGIC;
  signal p_reg_reg_i_38_n_3 : STD_LOGIC;
  signal p_reg_reg_i_39_n_3 : STD_LOGIC;
  signal p_reg_reg_i_44_n_3 : STD_LOGIC;
  signal p_reg_reg_i_45_n_3 : STD_LOGIC;
  signal p_reg_reg_i_46_n_3 : STD_LOGIC;
  signal p_reg_reg_i_47_n_3 : STD_LOGIC;
  signal p_reg_reg_i_52_n_3 : STD_LOGIC;
  signal p_reg_reg_i_53_n_3 : STD_LOGIC;
  signal p_reg_reg_i_54_n_3 : STD_LOGIC;
  signal p_reg_reg_i_55_n_3 : STD_LOGIC;
  signal p_reg_reg_i_56_n_3 : STD_LOGIC;
  signal p_reg_reg_i_57_n_3 : STD_LOGIC;
  signal p_reg_reg_i_58_n_3 : STD_LOGIC;
  signal p_reg_reg_i_59_n_3 : STD_LOGIC;
  signal p_reg_reg_i_60_n_3 : STD_LOGIC;
  signal p_reg_reg_i_61_n_3 : STD_LOGIC;
  signal p_reg_reg_i_62_n_3 : STD_LOGIC;
  signal p_reg_reg_i_63_n_3 : STD_LOGIC;
  signal p_reg_reg_i_69_n_3 : STD_LOGIC;
  signal p_reg_reg_i_69_n_4 : STD_LOGIC;
  signal p_reg_reg_i_69_n_5 : STD_LOGIC;
  signal p_reg_reg_i_69_n_6 : STD_LOGIC;
  signal p_reg_reg_i_88_n_3 : STD_LOGIC;
  signal p_reg_reg_i_89_n_3 : STD_LOGIC;
  signal p_reg_reg_i_90_n_3 : STD_LOGIC;
  signal p_reg_reg_i_91_n_3 : STD_LOGIC;
  signal p_reg_reg_i_95_n_3 : STD_LOGIC;
  signal p_reg_reg_i_95_n_4 : STD_LOGIC;
  signal p_reg_reg_i_95_n_5 : STD_LOGIC;
  signal p_reg_reg_i_95_n_6 : STD_LOGIC;
  signal p_reg_reg_i_96_n_3 : STD_LOGIC;
  signal p_reg_reg_i_96_n_4 : STD_LOGIC;
  signal p_reg_reg_i_96_n_5 : STD_LOGIC;
  signal p_reg_reg_i_96_n_6 : STD_LOGIC;
  signal p_reg_reg_i_97_n_3 : STD_LOGIC;
  signal p_reg_reg_i_97_n_4 : STD_LOGIC;
  signal p_reg_reg_i_97_n_5 : STD_LOGIC;
  signal p_reg_reg_i_97_n_6 : STD_LOGIC;
  signal p_reg_reg_i_98_n_3 : STD_LOGIC;
  signal p_reg_reg_i_99_n_3 : STD_LOGIC;
  signal r_V_reg_690 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal r_V_reg_690_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal r_V_reg_690_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_14_fu_445_p20_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln159_fu_609_p30 : STD_LOGIC;
  signal sext_ln157_2_fu_521_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sext_ln157_3_fu_549_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal trunc_ln159_1_fu_600_p4 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal vg_fu_403_p2 : STD_LOGIC;
  signal vg_reg_778 : STD_LOGIC;
  signal \vg_reg_778[0]_i_2_n_3\ : STD_LOGIC;
  signal \vg_reg_778[0]_i_3_n_3\ : STD_LOGIC;
  signal \vg_reg_778[0]_i_4_n_3\ : STD_LOGIC;
  signal \vg_reg_778_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \vg_reg_778_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \vg_reg_778_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal vmin_V_fu_348_p20_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vmin_V_reg_745 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vmin_V_reg_7450 : STD_LOGIC;
  signal vmin_V_reg_745_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_20 : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_21 : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_22 : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_23 : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_24 : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_25 : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_26 : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0 : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_q0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal vr_fu_395_p2 : STD_LOGIC;
  signal vr_reg_772 : STD_LOGIC;
  signal \vr_reg_772[0]_i_3_n_3\ : STD_LOGIC;
  signal \vr_reg_772[0]_i_4_n_3\ : STD_LOGIC;
  signal \vr_reg_772[0]_i_5_n_3\ : STD_LOGIC;
  signal \vr_reg_772_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \vr_reg_772_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \vr_reg_772_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_20 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_29 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_30 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_31 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_32 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_33 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_34 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_35 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_36 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_37 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_38 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_39 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_40 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_41 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_42 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_43 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_44 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_61 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_63 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_64 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_65 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_66 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_67 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_68 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_69 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_70 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_71 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_72 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_73 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_74 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_75 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_76 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_77 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_78 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_79 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_80 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_81 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_82 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_83 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_84 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_85 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_86 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_87 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_88 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_89 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_load_reg_719 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln123_1_reg_730_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[1]\ : STD_LOGIC;
  signal \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[2]\ : STD_LOGIC;
  signal \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[3]\ : STD_LOGIC;
  signal \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[4]\ : STD_LOGIC;
  signal \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[5]\ : STD_LOGIC;
  signal \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[6]\ : STD_LOGIC;
  signal \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[7]\ : STD_LOGIC;
  signal zext_ln123_reg_696_pp0_iter4_reg_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln123_reg_696_pp0_iter5_reg_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln123_reg_696_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln123_reg_696_reg0 : STD_LOGIC;
  signal zext_ln1347_1_reg_735 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2_n_3\ : STD_LOGIC;
  signal \zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2_n_3\ : STD_LOGIC;
  signal \zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2_n_3\ : STD_LOGIC;
  signal \zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2_n_3\ : STD_LOGIC;
  signal \zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2_n_3\ : STD_LOGIC;
  signal \zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2_n_3\ : STD_LOGIC;
  signal \zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2_n_3\ : STD_LOGIC;
  signal \zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2_n_3\ : STD_LOGIC;
  signal zext_ln1347_reg_703_pp0_iter5_reg_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln1347_reg_703_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln215_1_reg_750_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_SRL_SIG_reg[0][7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SRL_SIG_reg[0][7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_indvar_flatten_reg_218_reg[0]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_reg_218_reg[60]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_ln73_reg_663_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln73_reg_663_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln73_reg_663_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln73_reg_663_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln73_reg_663_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln73_reg_663_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln73_reg_663_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln73_reg_663_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln73_reg_663_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln73_reg_663_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln73_reg_663_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_ln73_reg_663_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_ln73_reg_663_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_ln73_reg_663_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_ln73_reg_663_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_ln73_reg_663_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_ln73_reg_663_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul_ln73_reg_663_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul_ln73_reg_663_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln73_reg_663_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_i_25_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_i_25_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_i_29_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_i_29_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_i_71_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_i_71_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_i_74_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_i_74_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vg_reg_778_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vr_reg_772_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \SRL_SIG_reg[0][4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \SRL_SIG_reg[0][7]_i_1\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[0]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[0]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[1]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[1]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[2]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[2]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[3]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[3]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[4]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[4]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[5]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[5]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[6]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[6]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[7]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[7]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[7]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair30";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute srl_bus_name of \g_V_reg_684_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg ";
  attribute srl_name of \g_V_reg_684_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \g_V_reg_684_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg ";
  attribute srl_name of \g_V_reg_684_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \g_V_reg_684_pp0_iter3_reg_reg[2]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg ";
  attribute srl_name of \g_V_reg_684_pp0_iter3_reg_reg[2]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \g_V_reg_684_pp0_iter3_reg_reg[3]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg ";
  attribute srl_name of \g_V_reg_684_pp0_iter3_reg_reg[3]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \g_V_reg_684_pp0_iter3_reg_reg[4]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg ";
  attribute srl_name of \g_V_reg_684_pp0_iter3_reg_reg[4]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \g_V_reg_684_pp0_iter3_reg_reg[5]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg ";
  attribute srl_name of \g_V_reg_684_pp0_iter3_reg_reg[5]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \g_V_reg_684_pp0_iter3_reg_reg[6]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg ";
  attribute srl_name of \g_V_reg_684_pp0_iter3_reg_reg[6]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \g_V_reg_684_pp0_iter3_reg_reg[7]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg ";
  attribute srl_name of \g_V_reg_684_pp0_iter3_reg_reg[7]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[7]_srl2 ";
  attribute SOFT_HLUTNM of \icmp_ln128_reg_673_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair31";
  attribute srl_bus_name of \icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/icmp_ln128_reg_673_pp0_iter7_reg_reg ";
  attribute srl_name of \icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2 ";
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[36]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[40]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[44]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[48]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[52]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[56]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[60]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of int_ap_idle_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3\ : label is "soft_lutpair31";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_ln73_reg_663_reg : label is "{SYNTH-10 {cell *THIS*} {string 16x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln73_reg_663_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
  attribute srl_bus_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg ";
  attribute srl_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg ";
  attribute srl_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg ";
  attribute srl_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg ";
  attribute srl_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg ";
  attribute srl_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg ";
  attribute srl_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg ";
  attribute srl_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg ";
  attribute srl_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2 ";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  p_0_in(7 downto 0) <= \^p_0_in\(7 downto 0);
\SRL_SIG[0][23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200020202020"
    )
        port map (
      I0 => rgb2hsv_data_full_n,
      I1 => icmp_ln128_reg_673_pp0_iter9_reg,
      I2 => ap_enable_reg_pp0_iter10_reg_n_3,
      I3 => \icmp_ln128_reg_673_reg_n_3_[0]\,
      I4 => imgInput_data_empty_n,
      I5 => ap_enable_reg_pp0_iter1_reg_n_3,
      O => E(0)
    );
\SRL_SIG[0][4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln159_1_fu_600_p4(4),
      O => \SRL_SIG[0][4]_i_2_n_3\
    );
\SRL_SIG[0][4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln159_fu_609_p30,
      I1 => trunc_ln159_1_fu_600_p4(2),
      O => \SRL_SIG[0][4]_i_4_n_3\
    );
\SRL_SIG_reg[0][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[0][4]_i_1_n_3\,
      CO(2) => \SRL_SIG_reg[0][4]_i_1_n_4\,
      CO(1) => \SRL_SIG_reg[0][4]_i_1_n_5\,
      CO(0) => \SRL_SIG_reg[0][4]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \SRL_SIG[0][4]_i_2_n_3\,
      DI(2) => '0',
      DI(1) => select_ln159_fu_609_p30,
      DI(0) => '0',
      O(3 downto 0) => D(4 downto 1),
      S(3) => ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_13,
      S(2) => trunc_ln159_1_fu_600_p4(3),
      S(1) => \SRL_SIG[0][4]_i_4_n_3\,
      S(0) => trunc_ln159_1_fu_600_p4(1)
    );
\SRL_SIG_reg[0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SRL_SIG_reg[0][4]_i_1_n_3\,
      CO(3 downto 2) => \NLW_SRL_SIG_reg[0][7]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SRL_SIG_reg[0][7]_i_1_n_5\,
      CO(0) => \SRL_SIG_reg[0][7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => trunc_ln159_1_fu_600_p4(5 downto 4),
      O(3) => \NLW_SRL_SIG_reg[0][7]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(7 downto 5),
      S(3) => '0',
      S(2) => ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_10,
      S(1) => ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_11,
      S(0) => ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_12
    );
\add_ln213_1_reg_766[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      I1 => icmp_ln128_reg_673_pp0_iter4_reg,
      O => add_ln213_1_reg_7660
    );
\add_ln213_1_reg_766_pp0_iter9_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln213_1_reg_766(0),
      Q => D(16)
    );
\add_ln213_1_reg_766_pp0_iter9_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln213_1_reg_766(1),
      Q => D(17)
    );
\add_ln213_1_reg_766_pp0_iter9_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln213_1_reg_766(2),
      Q => D(18)
    );
\add_ln213_1_reg_766_pp0_iter9_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln213_1_reg_766(3),
      Q => D(19)
    );
\add_ln213_1_reg_766_pp0_iter9_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln213_1_reg_766(4),
      Q => D(20)
    );
\add_ln213_1_reg_766_pp0_iter9_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln213_1_reg_766(5),
      Q => D(21)
    );
\add_ln213_1_reg_766_pp0_iter9_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln213_1_reg_766(6),
      Q => D(22)
    );
\add_ln213_1_reg_766_pp0_iter9_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln213_1_reg_766(7),
      Q => D(23)
    );
\add_ln213_1_reg_766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => add_ln213_1_fu_390_p2(0),
      Q => add_ln213_1_reg_766(0),
      R => '0'
    );
\add_ln213_1_reg_766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => add_ln213_1_fu_390_p2(1),
      Q => add_ln213_1_reg_766(1),
      R => '0'
    );
\add_ln213_1_reg_766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => add_ln213_1_fu_390_p2(2),
      Q => add_ln213_1_reg_766(2),
      R => '0'
    );
\add_ln213_1_reg_766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => add_ln213_1_fu_390_p2(3),
      Q => add_ln213_1_reg_766(3),
      R => '0'
    );
\add_ln213_1_reg_766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => add_ln213_1_fu_390_p2(4),
      Q => add_ln213_1_reg_766(4),
      R => '0'
    );
\add_ln213_1_reg_766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => add_ln213_1_fu_390_p2(5),
      Q => add_ln213_1_reg_766(5),
      R => '0'
    );
\add_ln213_1_reg_766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => add_ln213_1_fu_390_p2(6),
      Q => add_ln213_1_reg_766(6),
      R => '0'
    );
\add_ln213_1_reg_766_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => add_ln213_1_fu_390_p2(7),
      Q => add_ln213_1_reg_766(7),
      R => '0'
    );
ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1
     port map (
      B(16 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_q0(16 downto 0),
      CO(0) => p_reg_reg_i_25_n_6,
      P(6) => select_ln159_fu_609_p30,
      P(5 downto 1) => trunc_ln159_1_fu_600_p4(5 downto 1),
      P(0) => D(0),
      S(2) => ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_10,
      S(1) => ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_11,
      S(0) => ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_12,
      add_ln157_2_fu_553_p2(11 downto 0) => add_ln157_2_fu_553_p2(11 downto 0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      grp_fu_632_ce => grp_fu_632_ce,
      icmp_ln128_reg_673_pp0_iter5_reg => icmp_ln128_reg_673_pp0_iter5_reg,
      p_reg_reg(0) => ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U34_n_13,
      p_reg_reg_0(0) => p_reg_reg_i_29_n_6,
      ret_14_fu_445_p20_out(7 downto 0) => ret_14_fu_445_p20_out(7 downto 0),
      vr_reg_772 => vr_reg_772
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => imgInput_cols_c12_empty_n,
      I1 => imgInput_rows_c11_empty_n,
      I2 => \^q\(0),
      I3 => bgr2hsv_9_2160_3840_1_U0_ap_start,
      I4 => \^q\(1),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^q\(1),
      I3 => bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mul_32ns_32ns_64_1_1_U32_n_167,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter10_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter9,
      I1 => ap_enable_reg_pp0_iter10_reg_n_3,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_11001,
      I4 => ap_CS_fsm_state2,
      O => ap_enable_reg_pp0_iter10_i_1_n_3
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter10_i_1_n_3,
      Q => ap_enable_reg_pp0_iter10_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mul_32ns_32ns_64_1_1_U32_n_163,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1_reg_n_3,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_rst_n_inv
    );
\b_V_reg_677_pp0_iter2_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFB00FBFBFBFB"
    )
        port map (
      I0 => icmp_ln128_reg_673_pp0_iter9_reg,
      I1 => ap_enable_reg_pp0_iter10_reg_n_3,
      I2 => rgb2hsv_data_full_n,
      I3 => \icmp_ln128_reg_673_reg_n_3_[0]\,
      I4 => imgInput_data_empty_n,
      I5 => ap_enable_reg_pp0_iter1_reg_n_3,
      O => ap_block_pp0_stage0_subdone
    );
\b_V_reg_677_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677(0),
      Q => b_V_reg_677_pp0_iter2_reg(0),
      R => '0'
    );
\b_V_reg_677_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677(1),
      Q => b_V_reg_677_pp0_iter2_reg(1),
      R => '0'
    );
\b_V_reg_677_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677(2),
      Q => b_V_reg_677_pp0_iter2_reg(2),
      R => '0'
    );
\b_V_reg_677_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677(3),
      Q => b_V_reg_677_pp0_iter2_reg(3),
      R => '0'
    );
\b_V_reg_677_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677(4),
      Q => b_V_reg_677_pp0_iter2_reg(4),
      R => '0'
    );
\b_V_reg_677_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677(5),
      Q => b_V_reg_677_pp0_iter2_reg(5),
      R => '0'
    );
\b_V_reg_677_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677(6),
      Q => b_V_reg_677_pp0_iter2_reg(6),
      R => '0'
    );
\b_V_reg_677_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677(7),
      Q => b_V_reg_677_pp0_iter2_reg(7),
      R => '0'
    );
\b_V_reg_677_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter2_reg(0),
      Q => b_V_reg_677_pp0_iter3_reg(0),
      R => '0'
    );
\b_V_reg_677_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter2_reg(1),
      Q => b_V_reg_677_pp0_iter3_reg(1),
      R => '0'
    );
\b_V_reg_677_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter2_reg(2),
      Q => b_V_reg_677_pp0_iter3_reg(2),
      R => '0'
    );
\b_V_reg_677_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter2_reg(3),
      Q => b_V_reg_677_pp0_iter3_reg(3),
      R => '0'
    );
\b_V_reg_677_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter2_reg(4),
      Q => b_V_reg_677_pp0_iter3_reg(4),
      R => '0'
    );
\b_V_reg_677_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter2_reg(5),
      Q => b_V_reg_677_pp0_iter3_reg(5),
      R => '0'
    );
\b_V_reg_677_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter2_reg(6),
      Q => b_V_reg_677_pp0_iter3_reg(6),
      R => '0'
    );
\b_V_reg_677_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter2_reg(7),
      Q => b_V_reg_677_pp0_iter3_reg(7),
      R => '0'
    );
\b_V_reg_677_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter3_reg(0),
      Q => b_V_reg_677_pp0_iter4_reg(0),
      R => '0'
    );
\b_V_reg_677_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter3_reg(1),
      Q => b_V_reg_677_pp0_iter4_reg(1),
      R => '0'
    );
\b_V_reg_677_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter3_reg(2),
      Q => b_V_reg_677_pp0_iter4_reg(2),
      R => '0'
    );
\b_V_reg_677_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter3_reg(3),
      Q => b_V_reg_677_pp0_iter4_reg(3),
      R => '0'
    );
\b_V_reg_677_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter3_reg(4),
      Q => b_V_reg_677_pp0_iter4_reg(4),
      R => '0'
    );
\b_V_reg_677_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter3_reg(5),
      Q => b_V_reg_677_pp0_iter4_reg(5),
      R => '0'
    );
\b_V_reg_677_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter3_reg(6),
      Q => b_V_reg_677_pp0_iter4_reg(6),
      R => '0'
    );
\b_V_reg_677_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter3_reg(7),
      Q => b_V_reg_677_pp0_iter4_reg(7),
      R => '0'
    );
\b_V_reg_677_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(0),
      Q => b_V_reg_677(0),
      R => '0'
    );
\b_V_reg_677_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(1),
      Q => b_V_reg_677(1),
      R => '0'
    );
\b_V_reg_677_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(2),
      Q => b_V_reg_677(2),
      R => '0'
    );
\b_V_reg_677_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(3),
      Q => b_V_reg_677(3),
      R => '0'
    );
\b_V_reg_677_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(4),
      Q => b_V_reg_677(4),
      R => '0'
    );
\b_V_reg_677_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(5),
      Q => b_V_reg_677(5),
      R => '0'
    );
\b_V_reg_677_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(6),
      Q => b_V_reg_677(6),
      R => '0'
    );
\b_V_reg_677_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(7),
      Q => b_V_reg_677(7),
      R => '0'
    );
\g_V_reg_684[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln128_reg_673_reg_n_3_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_11001,
      O => b_V_reg_6770
    );
\g_V_reg_684_pp0_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_V_reg_684(0),
      Q => \g_V_reg_684_pp0_iter3_reg_reg[0]_srl2_n_3\
    );
\g_V_reg_684_pp0_iter3_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_V_reg_684(1),
      Q => \g_V_reg_684_pp0_iter3_reg_reg[1]_srl2_n_3\
    );
\g_V_reg_684_pp0_iter3_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_V_reg_684(2),
      Q => \g_V_reg_684_pp0_iter3_reg_reg[2]_srl2_n_3\
    );
\g_V_reg_684_pp0_iter3_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_V_reg_684(3),
      Q => \g_V_reg_684_pp0_iter3_reg_reg[3]_srl2_n_3\
    );
\g_V_reg_684_pp0_iter3_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_V_reg_684(4),
      Q => \g_V_reg_684_pp0_iter3_reg_reg[4]_srl2_n_3\
    );
\g_V_reg_684_pp0_iter3_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_V_reg_684(5),
      Q => \g_V_reg_684_pp0_iter3_reg_reg[5]_srl2_n_3\
    );
\g_V_reg_684_pp0_iter3_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_V_reg_684(6),
      Q => \g_V_reg_684_pp0_iter3_reg_reg[6]_srl2_n_3\
    );
\g_V_reg_684_pp0_iter3_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_V_reg_684(7),
      Q => \g_V_reg_684_pp0_iter3_reg_reg[7]_srl2_n_3\
    );
\g_V_reg_684_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_V_reg_684_pp0_iter3_reg_reg[0]_srl2_n_3\,
      Q => g_V_reg_684_pp0_iter4_reg(0),
      R => '0'
    );
\g_V_reg_684_pp0_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_V_reg_684_pp0_iter3_reg_reg[1]_srl2_n_3\,
      Q => g_V_reg_684_pp0_iter4_reg(1),
      R => '0'
    );
\g_V_reg_684_pp0_iter4_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_V_reg_684_pp0_iter3_reg_reg[2]_srl2_n_3\,
      Q => g_V_reg_684_pp0_iter4_reg(2),
      R => '0'
    );
\g_V_reg_684_pp0_iter4_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_V_reg_684_pp0_iter3_reg_reg[3]_srl2_n_3\,
      Q => g_V_reg_684_pp0_iter4_reg(3),
      R => '0'
    );
\g_V_reg_684_pp0_iter4_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_V_reg_684_pp0_iter3_reg_reg[4]_srl2_n_3\,
      Q => g_V_reg_684_pp0_iter4_reg(4),
      R => '0'
    );
\g_V_reg_684_pp0_iter4_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_V_reg_684_pp0_iter3_reg_reg[5]_srl2_n_3\,
      Q => g_V_reg_684_pp0_iter4_reg(5),
      R => '0'
    );
\g_V_reg_684_pp0_iter4_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_V_reg_684_pp0_iter3_reg_reg[6]_srl2_n_3\,
      Q => g_V_reg_684_pp0_iter4_reg(6),
      R => '0'
    );
\g_V_reg_684_pp0_iter4_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_V_reg_684_pp0_iter3_reg_reg[7]_srl2_n_3\,
      Q => g_V_reg_684_pp0_iter4_reg(7),
      R => '0'
    );
\g_V_reg_684_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(8),
      Q => g_V_reg_684(0),
      R => '0'
    );
\g_V_reg_684_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(9),
      Q => g_V_reg_684(1),
      R => '0'
    );
\g_V_reg_684_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(10),
      Q => g_V_reg_684(2),
      R => '0'
    );
\g_V_reg_684_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(11),
      Q => g_V_reg_684(3),
      R => '0'
    );
\g_V_reg_684_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(12),
      Q => g_V_reg_684(4),
      R => '0'
    );
\g_V_reg_684_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(13),
      Q => g_V_reg_684(5),
      R => '0'
    );
\g_V_reg_684_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(14),
      Q => g_V_reg_684(6),
      R => '0'
    );
\g_V_reg_684_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(15),
      Q => g_V_reg_684(7),
      R => '0'
    );
\icmp_ln128_reg_673_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \icmp_ln128_reg_673_reg_n_3_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => icmp_ln128_reg_673_pp0_iter1_reg,
      O => \icmp_ln128_reg_673_pp0_iter1_reg[0]_i_1_n_3\
    );
\icmp_ln128_reg_673_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln128_reg_673_pp0_iter1_reg[0]_i_1_n_3\,
      Q => icmp_ln128_reg_673_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln128_reg_673_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln128_reg_673_pp0_iter1_reg,
      Q => icmp_ln128_reg_673_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln128_reg_673_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln128_reg_673_pp0_iter2_reg,
      Q => icmp_ln128_reg_673_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln128_reg_673_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln128_reg_673_pp0_iter3_reg,
      Q => icmp_ln128_reg_673_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln128_reg_673_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln128_reg_673_pp0_iter4_reg,
      Q => icmp_ln128_reg_673_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln128_reg_673_pp0_iter5_reg,
      Q => \icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2_n_3\
    );
\icmp_ln128_reg_673_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2_n_3\,
      Q => icmp_ln128_reg_673_pp0_iter8_reg,
      R => '0'
    );
\icmp_ln128_reg_673_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln128_reg_673_pp0_iter8_reg,
      Q => icmp_ln128_reg_673_pp0_iter9_reg,
      R => '0'
    );
\icmp_ln128_reg_673_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32ns_32ns_64_1_1_U32_n_168,
      Q => \icmp_ln128_reg_673_reg_n_3_[0]\,
      R => '0'
    );
\indvar_flatten_reg_218[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(13),
      I1 => \mul_ln73_reg_663_reg[13]__0_n_3\,
      I2 => indvar_flatten_reg_218_reg(12),
      I3 => \mul_ln73_reg_663_reg[12]__0_n_3\,
      I4 => \mul_ln73_reg_663_reg[14]__0_n_3\,
      I5 => indvar_flatten_reg_218_reg(14),
      O => \indvar_flatten_reg_218[0]_i_28_n_3\
    );
\indvar_flatten_reg_218[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(10),
      I1 => \mul_ln73_reg_663_reg[10]__0_n_3\,
      I2 => indvar_flatten_reg_218_reg(9),
      I3 => \mul_ln73_reg_663_reg[9]__0_n_3\,
      I4 => \mul_ln73_reg_663_reg[11]__0_n_3\,
      I5 => indvar_flatten_reg_218_reg(11),
      O => \indvar_flatten_reg_218[0]_i_29_n_3\
    );
\indvar_flatten_reg_218[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(7),
      I1 => \mul_ln73_reg_663_reg[7]__0_n_3\,
      I2 => indvar_flatten_reg_218_reg(6),
      I3 => \mul_ln73_reg_663_reg[6]__0_n_3\,
      I4 => \mul_ln73_reg_663_reg[8]__0_n_3\,
      I5 => indvar_flatten_reg_218_reg(8),
      O => \indvar_flatten_reg_218[0]_i_30_n_3\
    );
\indvar_flatten_reg_218[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(4),
      I1 => \mul_ln73_reg_663_reg[4]__0_n_3\,
      I2 => indvar_flatten_reg_218_reg(3),
      I3 => \mul_ln73_reg_663_reg[3]__0_n_3\,
      I4 => \mul_ln73_reg_663_reg[5]__0_n_3\,
      I5 => indvar_flatten_reg_218_reg(5),
      O => \indvar_flatten_reg_218[0]_i_31_n_3\
    );
\indvar_flatten_reg_218[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(1),
      I1 => \mul_ln73_reg_663_reg[1]__0_n_3\,
      I2 => indvar_flatten_reg_218_reg(0),
      I3 => \mul_ln73_reg_663_reg[0]__0_n_3\,
      I4 => \mul_ln73_reg_663_reg[2]__0_n_3\,
      I5 => indvar_flatten_reg_218_reg(2),
      O => \indvar_flatten_reg_218[0]_i_32_n_3\
    );
\indvar_flatten_reg_218[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(0),
      O => \indvar_flatten_reg_218[0]_i_5_n_3\
    );
\indvar_flatten_reg_218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[0]_i_3_n_10\,
      Q => indvar_flatten_reg_218_reg(0),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[0]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_reg_218_reg[0]_i_24_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[0]_i_24_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[0]_i_24_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[0]_i_24_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_indvar_flatten_reg_218_reg[0]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \indvar_flatten_reg_218[0]_i_29_n_3\,
      S(2) => \indvar_flatten_reg_218[0]_i_30_n_3\,
      S(1) => \indvar_flatten_reg_218[0]_i_31_n_3\,
      S(0) => \indvar_flatten_reg_218[0]_i_32_n_3\
    );
\indvar_flatten_reg_218_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_reg_218_reg[0]_i_3_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[0]_i_3_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[0]_i_3_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten_reg_218_reg[0]_i_3_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[0]_i_3_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[0]_i_3_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[0]_i_3_n_10\,
      S(3 downto 1) => indvar_flatten_reg_218_reg(3 downto 1),
      S(0) => \indvar_flatten_reg_218[0]_i_5_n_3\
    );
\indvar_flatten_reg_218_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[8]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(10),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[8]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(11),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[12]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(12),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[8]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[12]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[12]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[12]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[12]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[12]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[12]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[12]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(15 downto 12)
    );
\indvar_flatten_reg_218_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[12]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(13),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[12]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(14),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[12]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(15),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[16]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(16),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[12]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[16]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[16]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[16]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[16]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[16]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[16]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[16]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(19 downto 16)
    );
\indvar_flatten_reg_218_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[16]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(17),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[16]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(18),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[16]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(19),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[0]_i_3_n_9\,
      Q => indvar_flatten_reg_218_reg(1),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[20]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(20),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[16]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[20]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[20]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[20]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[20]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[20]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[20]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[20]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(23 downto 20)
    );
\indvar_flatten_reg_218_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[20]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(21),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[20]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(22),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[20]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(23),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[24]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(24),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[20]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[24]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[24]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[24]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[24]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[24]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[24]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[24]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(27 downto 24)
    );
\indvar_flatten_reg_218_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[24]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(25),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[24]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(26),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[24]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(27),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[28]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(28),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[24]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[28]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[28]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[28]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[28]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[28]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[28]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[28]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(31 downto 28)
    );
\indvar_flatten_reg_218_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[28]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(29),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[0]_i_3_n_8\,
      Q => indvar_flatten_reg_218_reg(2),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[28]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(30),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[28]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(31),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[32]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(32),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[28]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[32]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[32]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[32]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[32]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[32]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[32]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[32]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[32]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(35 downto 32)
    );
\indvar_flatten_reg_218_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[32]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(33),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[32]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(34),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[32]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(35),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[36]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(36),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[32]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[36]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[36]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[36]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[36]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[36]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[36]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[36]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[36]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(39 downto 36)
    );
\indvar_flatten_reg_218_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[36]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(37),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[36]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(38),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[36]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(39),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[0]_i_3_n_7\,
      Q => indvar_flatten_reg_218_reg(3),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[40]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(40),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[36]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[40]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[40]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[40]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[40]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[40]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[40]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[40]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[40]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(43 downto 40)
    );
\indvar_flatten_reg_218_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[40]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(41),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[40]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(42),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[40]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(43),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[44]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(44),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[40]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[44]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[44]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[44]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[44]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[44]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[44]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[44]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[44]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(47 downto 44)
    );
\indvar_flatten_reg_218_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[44]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(45),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[44]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(46),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[44]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(47),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[48]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(48),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[44]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[48]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[48]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[48]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[48]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[48]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[48]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[48]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[48]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(51 downto 48)
    );
\indvar_flatten_reg_218_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[48]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(49),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[4]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(4),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[0]_i_3_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[4]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[4]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[4]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[4]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[4]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[4]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[4]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(7 downto 4)
    );
\indvar_flatten_reg_218_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[48]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(50),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[48]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(51),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[52]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(52),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[48]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[52]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[52]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[52]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[52]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[52]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[52]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[52]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[52]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(55 downto 52)
    );
\indvar_flatten_reg_218_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[52]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(53),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[52]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(54),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[52]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(55),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[56]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(56),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[52]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[56]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[56]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[56]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[56]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[56]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[56]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[56]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[56]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(59 downto 56)
    );
\indvar_flatten_reg_218_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[56]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(57),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[56]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(58),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[56]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(59),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[4]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(5),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[60]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(60),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[56]_i_1_n_3\,
      CO(3) => \NLW_indvar_flatten_reg_218_reg[60]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten_reg_218_reg[60]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[60]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[60]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[60]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[60]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[60]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[60]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(63 downto 60)
    );
\indvar_flatten_reg_218_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[60]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(61),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[60]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(62),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[60]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(63),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[4]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(6),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[4]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(7),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[8]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(8),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[4]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[8]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[8]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[8]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[8]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[8]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[8]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[8]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(11 downto 8)
    );
\indvar_flatten_reg_218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[8]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(9),
      R => indvar_flatten_reg_218
    );
int_ap_idle_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => bgr2hsv_9_2160_3840_1_U0_ap_start,
      O => bgr2hsv_9_2160_3840_1_U0_ap_idle
    );
\mOutPtr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02FFFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_3,
      I1 => imgInput_data_empty_n,
      I2 => \icmp_ln128_reg_673_reg_n_3_[0]\,
      I3 => ap_enable_reg_pp0_iter10_reg_n_3,
      I4 => icmp_ln128_reg_673_pp0_iter9_reg,
      I5 => rgb2hsv_data_full_n,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \icmp_ln128_reg_673_reg_n_3_[0]\,
      I3 => ap_block_pp0_stage0_11001,
      O => bgr2hsv_9_2160_3840_1_U0_imgInput_4139_read
    );
mac_muladd_20s_8ns_13ns_20_4_1_U33: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1
     port map (
      A(19 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_q0(19 downto 0),
      B(7 downto 0) => \^p_0_in\(7 downto 0),
      D(7 downto 0) => \p_0_in__0\(7 downto 0),
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      grp_fu_632_ce => grp_fu_632_ce
    );
mul_32ns_32ns_64_1_1_U32: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1
     port map (
      ACOUT(29) => mul_32ns_32ns_64_1_1_U32_n_68,
      ACOUT(28) => mul_32ns_32ns_64_1_1_U32_n_69,
      ACOUT(27) => mul_32ns_32ns_64_1_1_U32_n_70,
      ACOUT(26) => mul_32ns_32ns_64_1_1_U32_n_71,
      ACOUT(25) => mul_32ns_32ns_64_1_1_U32_n_72,
      ACOUT(24) => mul_32ns_32ns_64_1_1_U32_n_73,
      ACOUT(23) => mul_32ns_32ns_64_1_1_U32_n_74,
      ACOUT(22) => mul_32ns_32ns_64_1_1_U32_n_75,
      ACOUT(21) => mul_32ns_32ns_64_1_1_U32_n_76,
      ACOUT(20) => mul_32ns_32ns_64_1_1_U32_n_77,
      ACOUT(19) => mul_32ns_32ns_64_1_1_U32_n_78,
      ACOUT(18) => mul_32ns_32ns_64_1_1_U32_n_79,
      ACOUT(17) => mul_32ns_32ns_64_1_1_U32_n_80,
      ACOUT(16) => mul_32ns_32ns_64_1_1_U32_n_81,
      ACOUT(15) => mul_32ns_32ns_64_1_1_U32_n_82,
      ACOUT(14) => mul_32ns_32ns_64_1_1_U32_n_83,
      ACOUT(13) => mul_32ns_32ns_64_1_1_U32_n_84,
      ACOUT(12) => mul_32ns_32ns_64_1_1_U32_n_85,
      ACOUT(11) => mul_32ns_32ns_64_1_1_U32_n_86,
      ACOUT(10) => mul_32ns_32ns_64_1_1_U32_n_87,
      ACOUT(9) => mul_32ns_32ns_64_1_1_U32_n_88,
      ACOUT(8) => mul_32ns_32ns_64_1_1_U32_n_89,
      ACOUT(7) => mul_32ns_32ns_64_1_1_U32_n_90,
      ACOUT(6) => mul_32ns_32ns_64_1_1_U32_n_91,
      ACOUT(5) => mul_32ns_32ns_64_1_1_U32_n_92,
      ACOUT(4) => mul_32ns_32ns_64_1_1_U32_n_93,
      ACOUT(3) => mul_32ns_32ns_64_1_1_U32_n_94,
      ACOUT(2) => mul_32ns_32ns_64_1_1_U32_n_95,
      ACOUT(1) => mul_32ns_32ns_64_1_1_U32_n_96,
      ACOUT(0) => mul_32ns_32ns_64_1_1_U32_n_97,
      CO(0) => \indvar_flatten_reg_218_reg[0]_i_24_n_3\,
      D(16) => mul_32ns_32ns_64_1_1_U32_n_3,
      D(15) => mul_32ns_32ns_64_1_1_U32_n_4,
      D(14) => mul_32ns_32ns_64_1_1_U32_n_5,
      D(13) => mul_32ns_32ns_64_1_1_U32_n_6,
      D(12) => mul_32ns_32ns_64_1_1_U32_n_7,
      D(11) => mul_32ns_32ns_64_1_1_U32_n_8,
      D(10) => mul_32ns_32ns_64_1_1_U32_n_9,
      D(9) => mul_32ns_32ns_64_1_1_U32_n_10,
      D(8) => mul_32ns_32ns_64_1_1_U32_n_11,
      D(7) => mul_32ns_32ns_64_1_1_U32_n_12,
      D(6) => mul_32ns_32ns_64_1_1_U32_n_13,
      D(5) => mul_32ns_32ns_64_1_1_U32_n_14,
      D(4) => mul_32ns_32ns_64_1_1_U32_n_15,
      D(3) => mul_32ns_32ns_64_1_1_U32_n_16,
      D(2) => mul_32ns_32ns_64_1_1_U32_n_17,
      D(1) => mul_32ns_32ns_64_1_1_U32_n_18,
      D(0) => mul_32ns_32ns_64_1_1_U32_n_19,
      P(46) => \mul_ln73_reg_663_reg__0_n_62\,
      P(45) => \mul_ln73_reg_663_reg__0_n_63\,
      P(44) => \mul_ln73_reg_663_reg__0_n_64\,
      P(43) => \mul_ln73_reg_663_reg__0_n_65\,
      P(42) => \mul_ln73_reg_663_reg__0_n_66\,
      P(41) => \mul_ln73_reg_663_reg__0_n_67\,
      P(40) => \mul_ln73_reg_663_reg__0_n_68\,
      P(39) => \mul_ln73_reg_663_reg__0_n_69\,
      P(38) => \mul_ln73_reg_663_reg__0_n_70\,
      P(37) => \mul_ln73_reg_663_reg__0_n_71\,
      P(36) => \mul_ln73_reg_663_reg__0_n_72\,
      P(35) => \mul_ln73_reg_663_reg__0_n_73\,
      P(34) => \mul_ln73_reg_663_reg__0_n_74\,
      P(33) => \mul_ln73_reg_663_reg__0_n_75\,
      P(32) => \mul_ln73_reg_663_reg__0_n_76\,
      P(31) => \mul_ln73_reg_663_reg__0_n_77\,
      P(30) => \mul_ln73_reg_663_reg__0_n_78\,
      P(29) => \mul_ln73_reg_663_reg__0_n_79\,
      P(28) => \mul_ln73_reg_663_reg__0_n_80\,
      P(27) => \mul_ln73_reg_663_reg__0_n_81\,
      P(26) => \mul_ln73_reg_663_reg__0_n_82\,
      P(25) => \mul_ln73_reg_663_reg__0_n_83\,
      P(24) => \mul_ln73_reg_663_reg__0_n_84\,
      P(23) => \mul_ln73_reg_663_reg__0_n_85\,
      P(22) => \mul_ln73_reg_663_reg__0_n_86\,
      P(21) => \mul_ln73_reg_663_reg__0_n_87\,
      P(20) => \mul_ln73_reg_663_reg__0_n_88\,
      P(19) => \mul_ln73_reg_663_reg__0_n_89\,
      P(18) => \mul_ln73_reg_663_reg__0_n_90\,
      P(17) => \mul_ln73_reg_663_reg__0_n_91\,
      P(16) => \mul_ln73_reg_663_reg__0_n_92\,
      P(15) => \mul_ln73_reg_663_reg__0_n_93\,
      P(14) => \mul_ln73_reg_663_reg__0_n_94\,
      P(13) => \mul_ln73_reg_663_reg__0_n_95\,
      P(12) => \mul_ln73_reg_663_reg__0_n_96\,
      P(11) => \mul_ln73_reg_663_reg__0_n_97\,
      P(10) => \mul_ln73_reg_663_reg__0_n_98\,
      P(9) => \mul_ln73_reg_663_reg__0_n_99\,
      P(8) => \mul_ln73_reg_663_reg__0_n_100\,
      P(7) => \mul_ln73_reg_663_reg__0_n_101\,
      P(6) => \mul_ln73_reg_663_reg__0_n_102\,
      P(5) => \mul_ln73_reg_663_reg__0_n_103\,
      P(4) => \mul_ln73_reg_663_reg__0_n_104\,
      P(3) => \mul_ln73_reg_663_reg__0_n_105\,
      P(2) => \mul_ln73_reg_663_reg__0_n_106\,
      P(1) => \mul_ln73_reg_663_reg__0_n_107\,
      P(0) => \mul_ln73_reg_663_reg__0_n_108\,
      PCOUT(47) => mul_32ns_32ns_64_1_1_U32_n_20,
      PCOUT(46) => mul_32ns_32ns_64_1_1_U32_n_21,
      PCOUT(45) => mul_32ns_32ns_64_1_1_U32_n_22,
      PCOUT(44) => mul_32ns_32ns_64_1_1_U32_n_23,
      PCOUT(43) => mul_32ns_32ns_64_1_1_U32_n_24,
      PCOUT(42) => mul_32ns_32ns_64_1_1_U32_n_25,
      PCOUT(41) => mul_32ns_32ns_64_1_1_U32_n_26,
      PCOUT(40) => mul_32ns_32ns_64_1_1_U32_n_27,
      PCOUT(39) => mul_32ns_32ns_64_1_1_U32_n_28,
      PCOUT(38) => mul_32ns_32ns_64_1_1_U32_n_29,
      PCOUT(37) => mul_32ns_32ns_64_1_1_U32_n_30,
      PCOUT(36) => mul_32ns_32ns_64_1_1_U32_n_31,
      PCOUT(35) => mul_32ns_32ns_64_1_1_U32_n_32,
      PCOUT(34) => mul_32ns_32ns_64_1_1_U32_n_33,
      PCOUT(33) => mul_32ns_32ns_64_1_1_U32_n_34,
      PCOUT(32) => mul_32ns_32ns_64_1_1_U32_n_35,
      PCOUT(31) => mul_32ns_32ns_64_1_1_U32_n_36,
      PCOUT(30) => mul_32ns_32ns_64_1_1_U32_n_37,
      PCOUT(29) => mul_32ns_32ns_64_1_1_U32_n_38,
      PCOUT(28) => mul_32ns_32ns_64_1_1_U32_n_39,
      PCOUT(27) => mul_32ns_32ns_64_1_1_U32_n_40,
      PCOUT(26) => mul_32ns_32ns_64_1_1_U32_n_41,
      PCOUT(25) => mul_32ns_32ns_64_1_1_U32_n_42,
      PCOUT(24) => mul_32ns_32ns_64_1_1_U32_n_43,
      PCOUT(23) => mul_32ns_32ns_64_1_1_U32_n_44,
      PCOUT(22) => mul_32ns_32ns_64_1_1_U32_n_45,
      PCOUT(21) => mul_32ns_32ns_64_1_1_U32_n_46,
      PCOUT(20) => mul_32ns_32ns_64_1_1_U32_n_47,
      PCOUT(19) => mul_32ns_32ns_64_1_1_U32_n_48,
      PCOUT(18) => mul_32ns_32ns_64_1_1_U32_n_49,
      PCOUT(17) => mul_32ns_32ns_64_1_1_U32_n_50,
      PCOUT(16) => mul_32ns_32ns_64_1_1_U32_n_51,
      PCOUT(15) => mul_32ns_32ns_64_1_1_U32_n_52,
      PCOUT(14) => mul_32ns_32ns_64_1_1_U32_n_53,
      PCOUT(13) => mul_32ns_32ns_64_1_1_U32_n_54,
      PCOUT(12) => mul_32ns_32ns_64_1_1_U32_n_55,
      PCOUT(11) => mul_32ns_32ns_64_1_1_U32_n_56,
      PCOUT(10) => mul_32ns_32ns_64_1_1_U32_n_57,
      PCOUT(9) => mul_32ns_32ns_64_1_1_U32_n_58,
      PCOUT(8) => mul_32ns_32ns_64_1_1_U32_n_59,
      PCOUT(7) => mul_32ns_32ns_64_1_1_U32_n_60,
      PCOUT(6) => mul_32ns_32ns_64_1_1_U32_n_61,
      PCOUT(5) => mul_32ns_32ns_64_1_1_U32_n_62,
      PCOUT(4) => mul_32ns_32ns_64_1_1_U32_n_63,
      PCOUT(3) => mul_32ns_32ns_64_1_1_U32_n_64,
      PCOUT(2) => mul_32ns_32ns_64_1_1_U32_n_65,
      PCOUT(1) => mul_32ns_32ns_64_1_1_U32_n_66,
      PCOUT(0) => mul_32ns_32ns_64_1_1_U32_n_67,
      Q(2) => ap_CS_fsm_pp0_stage0,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      S(0) => \indvar_flatten_reg_218[0]_i_28_n_3\,
      \ap_CS_fsm_reg[2]\(1 downto 0) => ap_NS_fsm(3 downto 2),
      \ap_CS_fsm_reg[2]_0\ => mul_32ns_32ns_64_1_1_U32_n_168,
      \ap_CS_fsm_reg[3]\ => ap_enable_reg_pp0_iter10_reg_n_3,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => mul_32ns_32ns_64_1_1_U32_n_163,
      ap_enable_reg_pp0_iter0_reg_0 => mul_32ns_32ns_64_1_1_U32_n_167,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_3,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      \icmp_ln128_reg_673_reg[0]\ => \icmp_ln128_reg_673_reg_n_3_[0]\,
      imgInput_cols_c12_dout(16 downto 0) => imgInput_cols_c12_dout(16 downto 0),
      imgInput_rows_c11_dout(31 downto 0) => imgInput_rows_c11_dout(31 downto 0),
      indvar_flatten_reg_218 => indvar_flatten_reg_218,
      indvar_flatten_reg_2180 => indvar_flatten_reg_2180,
      \indvar_flatten_reg_218[0]_i_27\(1) => \mul_ln73_reg_663_reg[16]__0_n_3\,
      \indvar_flatten_reg_218[0]_i_27\(0) => \mul_ln73_reg_663_reg[15]__0_n_3\,
      indvar_flatten_reg_218_reg(48 downto 0) => indvar_flatten_reg_218_reg(63 downto 15),
      \p__0\(16) => mul_32ns_32ns_64_1_1_U32_n_98,
      \p__0\(15) => mul_32ns_32ns_64_1_1_U32_n_99,
      \p__0\(14) => mul_32ns_32ns_64_1_1_U32_n_100,
      \p__0\(13) => mul_32ns_32ns_64_1_1_U32_n_101,
      \p__0\(12) => mul_32ns_32ns_64_1_1_U32_n_102,
      \p__0\(11) => mul_32ns_32ns_64_1_1_U32_n_103,
      \p__0\(10) => mul_32ns_32ns_64_1_1_U32_n_104,
      \p__0\(9) => mul_32ns_32ns_64_1_1_U32_n_105,
      \p__0\(8) => mul_32ns_32ns_64_1_1_U32_n_106,
      \p__0\(7) => mul_32ns_32ns_64_1_1_U32_n_107,
      \p__0\(6) => mul_32ns_32ns_64_1_1_U32_n_108,
      \p__0\(5) => mul_32ns_32ns_64_1_1_U32_n_109,
      \p__0\(4) => mul_32ns_32ns_64_1_1_U32_n_110,
      \p__0\(3) => mul_32ns_32ns_64_1_1_U32_n_111,
      \p__0\(2) => mul_32ns_32ns_64_1_1_U32_n_112,
      \p__0\(1) => mul_32ns_32ns_64_1_1_U32_n_113,
      \p__0\(0) => mul_32ns_32ns_64_1_1_U32_n_114,
      \p__0_0\(47) => mul_32ns_32ns_64_1_1_U32_n_115,
      \p__0_0\(46) => mul_32ns_32ns_64_1_1_U32_n_116,
      \p__0_0\(45) => mul_32ns_32ns_64_1_1_U32_n_117,
      \p__0_0\(44) => mul_32ns_32ns_64_1_1_U32_n_118,
      \p__0_0\(43) => mul_32ns_32ns_64_1_1_U32_n_119,
      \p__0_0\(42) => mul_32ns_32ns_64_1_1_U32_n_120,
      \p__0_0\(41) => mul_32ns_32ns_64_1_1_U32_n_121,
      \p__0_0\(40) => mul_32ns_32ns_64_1_1_U32_n_122,
      \p__0_0\(39) => mul_32ns_32ns_64_1_1_U32_n_123,
      \p__0_0\(38) => mul_32ns_32ns_64_1_1_U32_n_124,
      \p__0_0\(37) => mul_32ns_32ns_64_1_1_U32_n_125,
      \p__0_0\(36) => mul_32ns_32ns_64_1_1_U32_n_126,
      \p__0_0\(35) => mul_32ns_32ns_64_1_1_U32_n_127,
      \p__0_0\(34) => mul_32ns_32ns_64_1_1_U32_n_128,
      \p__0_0\(33) => mul_32ns_32ns_64_1_1_U32_n_129,
      \p__0_0\(32) => mul_32ns_32ns_64_1_1_U32_n_130,
      \p__0_0\(31) => mul_32ns_32ns_64_1_1_U32_n_131,
      \p__0_0\(30) => mul_32ns_32ns_64_1_1_U32_n_132,
      \p__0_0\(29) => mul_32ns_32ns_64_1_1_U32_n_133,
      \p__0_0\(28) => mul_32ns_32ns_64_1_1_U32_n_134,
      \p__0_0\(27) => mul_32ns_32ns_64_1_1_U32_n_135,
      \p__0_0\(26) => mul_32ns_32ns_64_1_1_U32_n_136,
      \p__0_0\(25) => mul_32ns_32ns_64_1_1_U32_n_137,
      \p__0_0\(24) => mul_32ns_32ns_64_1_1_U32_n_138,
      \p__0_0\(23) => mul_32ns_32ns_64_1_1_U32_n_139,
      \p__0_0\(22) => mul_32ns_32ns_64_1_1_U32_n_140,
      \p__0_0\(21) => mul_32ns_32ns_64_1_1_U32_n_141,
      \p__0_0\(20) => mul_32ns_32ns_64_1_1_U32_n_142,
      \p__0_0\(19) => mul_32ns_32ns_64_1_1_U32_n_143,
      \p__0_0\(18) => mul_32ns_32ns_64_1_1_U32_n_144,
      \p__0_0\(17) => mul_32ns_32ns_64_1_1_U32_n_145,
      \p__0_0\(16) => mul_32ns_32ns_64_1_1_U32_n_146,
      \p__0_0\(15) => mul_32ns_32ns_64_1_1_U32_n_147,
      \p__0_0\(14) => mul_32ns_32ns_64_1_1_U32_n_148,
      \p__0_0\(13) => mul_32ns_32ns_64_1_1_U32_n_149,
      \p__0_0\(12) => mul_32ns_32ns_64_1_1_U32_n_150,
      \p__0_0\(11) => mul_32ns_32ns_64_1_1_U32_n_151,
      \p__0_0\(10) => mul_32ns_32ns_64_1_1_U32_n_152,
      \p__0_0\(9) => mul_32ns_32ns_64_1_1_U32_n_153,
      \p__0_0\(8) => mul_32ns_32ns_64_1_1_U32_n_154,
      \p__0_0\(7) => mul_32ns_32ns_64_1_1_U32_n_155,
      \p__0_0\(6) => mul_32ns_32ns_64_1_1_U32_n_156,
      \p__0_0\(5) => mul_32ns_32ns_64_1_1_U32_n_157,
      \p__0_0\(4) => mul_32ns_32ns_64_1_1_U32_n_158,
      \p__0_0\(3) => mul_32ns_32ns_64_1_1_U32_n_159,
      \p__0_0\(2) => mul_32ns_32ns_64_1_1_U32_n_160,
      \p__0_0\(1) => mul_32ns_32ns_64_1_1_U32_n_161,
      \p__0_0\(0) => mul_32ns_32ns_64_1_1_U32_n_162,
      \p_carry__10\(29) => mul_ln73_reg_663_reg_n_79,
      \p_carry__10\(28) => mul_ln73_reg_663_reg_n_80,
      \p_carry__10\(27) => mul_ln73_reg_663_reg_n_81,
      \p_carry__10\(26) => mul_ln73_reg_663_reg_n_82,
      \p_carry__10\(25) => mul_ln73_reg_663_reg_n_83,
      \p_carry__10\(24) => mul_ln73_reg_663_reg_n_84,
      \p_carry__10\(23) => mul_ln73_reg_663_reg_n_85,
      \p_carry__10\(22) => mul_ln73_reg_663_reg_n_86,
      \p_carry__10\(21) => mul_ln73_reg_663_reg_n_87,
      \p_carry__10\(20) => mul_ln73_reg_663_reg_n_88,
      \p_carry__10\(19) => mul_ln73_reg_663_reg_n_89,
      \p_carry__10\(18) => mul_ln73_reg_663_reg_n_90,
      \p_carry__10\(17) => mul_ln73_reg_663_reg_n_91,
      \p_carry__10\(16) => mul_ln73_reg_663_reg_n_92,
      \p_carry__10\(15) => mul_ln73_reg_663_reg_n_93,
      \p_carry__10\(14) => mul_ln73_reg_663_reg_n_94,
      \p_carry__10\(13) => mul_ln73_reg_663_reg_n_95,
      \p_carry__10\(12) => mul_ln73_reg_663_reg_n_96,
      \p_carry__10\(11) => mul_ln73_reg_663_reg_n_97,
      \p_carry__10\(10) => mul_ln73_reg_663_reg_n_98,
      \p_carry__10\(9) => mul_ln73_reg_663_reg_n_99,
      \p_carry__10\(8) => mul_ln73_reg_663_reg_n_100,
      \p_carry__10\(7) => mul_ln73_reg_663_reg_n_101,
      \p_carry__10\(6) => mul_ln73_reg_663_reg_n_102,
      \p_carry__10\(5) => mul_ln73_reg_663_reg_n_103,
      \p_carry__10\(4) => mul_ln73_reg_663_reg_n_104,
      \p_carry__10\(3) => mul_ln73_reg_663_reg_n_105,
      \p_carry__10\(2) => mul_ln73_reg_663_reg_n_106,
      \p_carry__10\(1) => mul_ln73_reg_663_reg_n_107,
      \p_carry__10\(0) => mul_ln73_reg_663_reg_n_108,
      \p_carry__3\(16) => \mul_ln73_reg_663_reg_n_3_[16]\,
      \p_carry__3\(15) => \mul_ln73_reg_663_reg_n_3_[15]\,
      \p_carry__3\(14) => \mul_ln73_reg_663_reg_n_3_[14]\,
      \p_carry__3\(13) => \mul_ln73_reg_663_reg_n_3_[13]\,
      \p_carry__3\(12) => \mul_ln73_reg_663_reg_n_3_[12]\,
      \p_carry__3\(11) => \mul_ln73_reg_663_reg_n_3_[11]\,
      \p_carry__3\(10) => \mul_ln73_reg_663_reg_n_3_[10]\,
      \p_carry__3\(9) => \mul_ln73_reg_663_reg_n_3_[9]\,
      \p_carry__3\(8) => \mul_ln73_reg_663_reg_n_3_[8]\,
      \p_carry__3\(7) => \mul_ln73_reg_663_reg_n_3_[7]\,
      \p_carry__3\(6) => \mul_ln73_reg_663_reg_n_3_[6]\,
      \p_carry__3\(5) => \mul_ln73_reg_663_reg_n_3_[5]\,
      \p_carry__3\(4) => \mul_ln73_reg_663_reg_n_3_[4]\,
      \p_carry__3\(3) => \mul_ln73_reg_663_reg_n_3_[3]\,
      \p_carry__3\(2) => \mul_ln73_reg_663_reg_n_3_[2]\,
      \p_carry__3\(1) => \mul_ln73_reg_663_reg_n_3_[1]\,
      \p_carry__3\(0) => \mul_ln73_reg_663_reg_n_3_[0]\
    );
mul_ln73_reg_663_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => imgInput_rows_c11_dout(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln73_reg_663_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => imgInput_cols_c12_dout(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln73_reg_663_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln73_reg_663_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln73_reg_663_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^q\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^q\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state2,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln73_reg_663_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_ln73_reg_663_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln73_reg_663_reg_n_61,
      P(46) => mul_ln73_reg_663_reg_n_62,
      P(45) => mul_ln73_reg_663_reg_n_63,
      P(44) => mul_ln73_reg_663_reg_n_64,
      P(43) => mul_ln73_reg_663_reg_n_65,
      P(42) => mul_ln73_reg_663_reg_n_66,
      P(41) => mul_ln73_reg_663_reg_n_67,
      P(40) => mul_ln73_reg_663_reg_n_68,
      P(39) => mul_ln73_reg_663_reg_n_69,
      P(38) => mul_ln73_reg_663_reg_n_70,
      P(37) => mul_ln73_reg_663_reg_n_71,
      P(36) => mul_ln73_reg_663_reg_n_72,
      P(35) => mul_ln73_reg_663_reg_n_73,
      P(34) => mul_ln73_reg_663_reg_n_74,
      P(33) => mul_ln73_reg_663_reg_n_75,
      P(32) => mul_ln73_reg_663_reg_n_76,
      P(31) => mul_ln73_reg_663_reg_n_77,
      P(30) => mul_ln73_reg_663_reg_n_78,
      P(29) => mul_ln73_reg_663_reg_n_79,
      P(28) => mul_ln73_reg_663_reg_n_80,
      P(27) => mul_ln73_reg_663_reg_n_81,
      P(26) => mul_ln73_reg_663_reg_n_82,
      P(25) => mul_ln73_reg_663_reg_n_83,
      P(24) => mul_ln73_reg_663_reg_n_84,
      P(23) => mul_ln73_reg_663_reg_n_85,
      P(22) => mul_ln73_reg_663_reg_n_86,
      P(21) => mul_ln73_reg_663_reg_n_87,
      P(20) => mul_ln73_reg_663_reg_n_88,
      P(19) => mul_ln73_reg_663_reg_n_89,
      P(18) => mul_ln73_reg_663_reg_n_90,
      P(17) => mul_ln73_reg_663_reg_n_91,
      P(16) => mul_ln73_reg_663_reg_n_92,
      P(15) => mul_ln73_reg_663_reg_n_93,
      P(14) => mul_ln73_reg_663_reg_n_94,
      P(13) => mul_ln73_reg_663_reg_n_95,
      P(12) => mul_ln73_reg_663_reg_n_96,
      P(11) => mul_ln73_reg_663_reg_n_97,
      P(10) => mul_ln73_reg_663_reg_n_98,
      P(9) => mul_ln73_reg_663_reg_n_99,
      P(8) => mul_ln73_reg_663_reg_n_100,
      P(7) => mul_ln73_reg_663_reg_n_101,
      P(6) => mul_ln73_reg_663_reg_n_102,
      P(5) => mul_ln73_reg_663_reg_n_103,
      P(4) => mul_ln73_reg_663_reg_n_104,
      P(3) => mul_ln73_reg_663_reg_n_105,
      P(2) => mul_ln73_reg_663_reg_n_106,
      P(1) => mul_ln73_reg_663_reg_n_107,
      P(0) => mul_ln73_reg_663_reg_n_108,
      PATTERNBDETECT => NLW_mul_ln73_reg_663_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln73_reg_663_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul_32ns_32ns_64_1_1_U32_n_20,
      PCIN(46) => mul_32ns_32ns_64_1_1_U32_n_21,
      PCIN(45) => mul_32ns_32ns_64_1_1_U32_n_22,
      PCIN(44) => mul_32ns_32ns_64_1_1_U32_n_23,
      PCIN(43) => mul_32ns_32ns_64_1_1_U32_n_24,
      PCIN(42) => mul_32ns_32ns_64_1_1_U32_n_25,
      PCIN(41) => mul_32ns_32ns_64_1_1_U32_n_26,
      PCIN(40) => mul_32ns_32ns_64_1_1_U32_n_27,
      PCIN(39) => mul_32ns_32ns_64_1_1_U32_n_28,
      PCIN(38) => mul_32ns_32ns_64_1_1_U32_n_29,
      PCIN(37) => mul_32ns_32ns_64_1_1_U32_n_30,
      PCIN(36) => mul_32ns_32ns_64_1_1_U32_n_31,
      PCIN(35) => mul_32ns_32ns_64_1_1_U32_n_32,
      PCIN(34) => mul_32ns_32ns_64_1_1_U32_n_33,
      PCIN(33) => mul_32ns_32ns_64_1_1_U32_n_34,
      PCIN(32) => mul_32ns_32ns_64_1_1_U32_n_35,
      PCIN(31) => mul_32ns_32ns_64_1_1_U32_n_36,
      PCIN(30) => mul_32ns_32ns_64_1_1_U32_n_37,
      PCIN(29) => mul_32ns_32ns_64_1_1_U32_n_38,
      PCIN(28) => mul_32ns_32ns_64_1_1_U32_n_39,
      PCIN(27) => mul_32ns_32ns_64_1_1_U32_n_40,
      PCIN(26) => mul_32ns_32ns_64_1_1_U32_n_41,
      PCIN(25) => mul_32ns_32ns_64_1_1_U32_n_42,
      PCIN(24) => mul_32ns_32ns_64_1_1_U32_n_43,
      PCIN(23) => mul_32ns_32ns_64_1_1_U32_n_44,
      PCIN(22) => mul_32ns_32ns_64_1_1_U32_n_45,
      PCIN(21) => mul_32ns_32ns_64_1_1_U32_n_46,
      PCIN(20) => mul_32ns_32ns_64_1_1_U32_n_47,
      PCIN(19) => mul_32ns_32ns_64_1_1_U32_n_48,
      PCIN(18) => mul_32ns_32ns_64_1_1_U32_n_49,
      PCIN(17) => mul_32ns_32ns_64_1_1_U32_n_50,
      PCIN(16) => mul_32ns_32ns_64_1_1_U32_n_51,
      PCIN(15) => mul_32ns_32ns_64_1_1_U32_n_52,
      PCIN(14) => mul_32ns_32ns_64_1_1_U32_n_53,
      PCIN(13) => mul_32ns_32ns_64_1_1_U32_n_54,
      PCIN(12) => mul_32ns_32ns_64_1_1_U32_n_55,
      PCIN(11) => mul_32ns_32ns_64_1_1_U32_n_56,
      PCIN(10) => mul_32ns_32ns_64_1_1_U32_n_57,
      PCIN(9) => mul_32ns_32ns_64_1_1_U32_n_58,
      PCIN(8) => mul_32ns_32ns_64_1_1_U32_n_59,
      PCIN(7) => mul_32ns_32ns_64_1_1_U32_n_60,
      PCIN(6) => mul_32ns_32ns_64_1_1_U32_n_61,
      PCIN(5) => mul_32ns_32ns_64_1_1_U32_n_62,
      PCIN(4) => mul_32ns_32ns_64_1_1_U32_n_63,
      PCIN(3) => mul_32ns_32ns_64_1_1_U32_n_64,
      PCIN(2) => mul_32ns_32ns_64_1_1_U32_n_65,
      PCIN(1) => mul_32ns_32ns_64_1_1_U32_n_66,
      PCIN(0) => mul_32ns_32ns_64_1_1_U32_n_67,
      PCOUT(47 downto 0) => NLW_mul_ln73_reg_663_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln73_reg_663_reg_UNDERFLOW_UNCONNECTED
    );
\mul_ln73_reg_663_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_19,
      Q => \mul_ln73_reg_663_reg_n_3_[0]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_114,
      Q => \mul_ln73_reg_663_reg[0]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_9,
      Q => \mul_ln73_reg_663_reg_n_3_[10]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_104,
      Q => \mul_ln73_reg_663_reg[10]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_8,
      Q => \mul_ln73_reg_663_reg_n_3_[11]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_103,
      Q => \mul_ln73_reg_663_reg[11]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_7,
      Q => \mul_ln73_reg_663_reg_n_3_[12]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_102,
      Q => \mul_ln73_reg_663_reg[12]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_6,
      Q => \mul_ln73_reg_663_reg_n_3_[13]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_101,
      Q => \mul_ln73_reg_663_reg[13]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_5,
      Q => \mul_ln73_reg_663_reg_n_3_[14]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_100,
      Q => \mul_ln73_reg_663_reg[14]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_4,
      Q => \mul_ln73_reg_663_reg_n_3_[15]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_99,
      Q => \mul_ln73_reg_663_reg[15]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_3,
      Q => \mul_ln73_reg_663_reg_n_3_[16]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_98,
      Q => \mul_ln73_reg_663_reg[16]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_18,
      Q => \mul_ln73_reg_663_reg_n_3_[1]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_113,
      Q => \mul_ln73_reg_663_reg[1]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_17,
      Q => \mul_ln73_reg_663_reg_n_3_[2]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_112,
      Q => \mul_ln73_reg_663_reg[2]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_16,
      Q => \mul_ln73_reg_663_reg_n_3_[3]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_111,
      Q => \mul_ln73_reg_663_reg[3]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_15,
      Q => \mul_ln73_reg_663_reg_n_3_[4]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_110,
      Q => \mul_ln73_reg_663_reg[4]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_14,
      Q => \mul_ln73_reg_663_reg_n_3_[5]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_109,
      Q => \mul_ln73_reg_663_reg[5]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_13,
      Q => \mul_ln73_reg_663_reg_n_3_[6]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_108,
      Q => \mul_ln73_reg_663_reg[6]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_12,
      Q => \mul_ln73_reg_663_reg_n_3_[7]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_107,
      Q => \mul_ln73_reg_663_reg[7]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_11,
      Q => \mul_ln73_reg_663_reg_n_3_[8]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_106,
      Q => \mul_ln73_reg_663_reg[8]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_10,
      Q => \mul_ln73_reg_663_reg_n_3_[9]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U32_n_105,
      Q => \mul_ln73_reg_663_reg[9]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => mul_32ns_32ns_64_1_1_U32_n_68,
      ACIN(28) => mul_32ns_32ns_64_1_1_U32_n_69,
      ACIN(27) => mul_32ns_32ns_64_1_1_U32_n_70,
      ACIN(26) => mul_32ns_32ns_64_1_1_U32_n_71,
      ACIN(25) => mul_32ns_32ns_64_1_1_U32_n_72,
      ACIN(24) => mul_32ns_32ns_64_1_1_U32_n_73,
      ACIN(23) => mul_32ns_32ns_64_1_1_U32_n_74,
      ACIN(22) => mul_32ns_32ns_64_1_1_U32_n_75,
      ACIN(21) => mul_32ns_32ns_64_1_1_U32_n_76,
      ACIN(20) => mul_32ns_32ns_64_1_1_U32_n_77,
      ACIN(19) => mul_32ns_32ns_64_1_1_U32_n_78,
      ACIN(18) => mul_32ns_32ns_64_1_1_U32_n_79,
      ACIN(17) => mul_32ns_32ns_64_1_1_U32_n_80,
      ACIN(16) => mul_32ns_32ns_64_1_1_U32_n_81,
      ACIN(15) => mul_32ns_32ns_64_1_1_U32_n_82,
      ACIN(14) => mul_32ns_32ns_64_1_1_U32_n_83,
      ACIN(13) => mul_32ns_32ns_64_1_1_U32_n_84,
      ACIN(12) => mul_32ns_32ns_64_1_1_U32_n_85,
      ACIN(11) => mul_32ns_32ns_64_1_1_U32_n_86,
      ACIN(10) => mul_32ns_32ns_64_1_1_U32_n_87,
      ACIN(9) => mul_32ns_32ns_64_1_1_U32_n_88,
      ACIN(8) => mul_32ns_32ns_64_1_1_U32_n_89,
      ACIN(7) => mul_32ns_32ns_64_1_1_U32_n_90,
      ACIN(6) => mul_32ns_32ns_64_1_1_U32_n_91,
      ACIN(5) => mul_32ns_32ns_64_1_1_U32_n_92,
      ACIN(4) => mul_32ns_32ns_64_1_1_U32_n_93,
      ACIN(3) => mul_32ns_32ns_64_1_1_U32_n_94,
      ACIN(2) => mul_32ns_32ns_64_1_1_U32_n_95,
      ACIN(1) => mul_32ns_32ns_64_1_1_U32_n_96,
      ACIN(0) => mul_32ns_32ns_64_1_1_U32_n_97,
      ACOUT(29 downto 0) => \NLW_mul_ln73_reg_663_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => imgInput_cols_c12_dout(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul_ln73_reg_663_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul_ln73_reg_663_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul_ln73_reg_663_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^q\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state2,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul_ln73_reg_663_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_mul_ln73_reg_663_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul_ln73_reg_663_reg__0_n_61\,
      P(46) => \mul_ln73_reg_663_reg__0_n_62\,
      P(45) => \mul_ln73_reg_663_reg__0_n_63\,
      P(44) => \mul_ln73_reg_663_reg__0_n_64\,
      P(43) => \mul_ln73_reg_663_reg__0_n_65\,
      P(42) => \mul_ln73_reg_663_reg__0_n_66\,
      P(41) => \mul_ln73_reg_663_reg__0_n_67\,
      P(40) => \mul_ln73_reg_663_reg__0_n_68\,
      P(39) => \mul_ln73_reg_663_reg__0_n_69\,
      P(38) => \mul_ln73_reg_663_reg__0_n_70\,
      P(37) => \mul_ln73_reg_663_reg__0_n_71\,
      P(36) => \mul_ln73_reg_663_reg__0_n_72\,
      P(35) => \mul_ln73_reg_663_reg__0_n_73\,
      P(34) => \mul_ln73_reg_663_reg__0_n_74\,
      P(33) => \mul_ln73_reg_663_reg__0_n_75\,
      P(32) => \mul_ln73_reg_663_reg__0_n_76\,
      P(31) => \mul_ln73_reg_663_reg__0_n_77\,
      P(30) => \mul_ln73_reg_663_reg__0_n_78\,
      P(29) => \mul_ln73_reg_663_reg__0_n_79\,
      P(28) => \mul_ln73_reg_663_reg__0_n_80\,
      P(27) => \mul_ln73_reg_663_reg__0_n_81\,
      P(26) => \mul_ln73_reg_663_reg__0_n_82\,
      P(25) => \mul_ln73_reg_663_reg__0_n_83\,
      P(24) => \mul_ln73_reg_663_reg__0_n_84\,
      P(23) => \mul_ln73_reg_663_reg__0_n_85\,
      P(22) => \mul_ln73_reg_663_reg__0_n_86\,
      P(21) => \mul_ln73_reg_663_reg__0_n_87\,
      P(20) => \mul_ln73_reg_663_reg__0_n_88\,
      P(19) => \mul_ln73_reg_663_reg__0_n_89\,
      P(18) => \mul_ln73_reg_663_reg__0_n_90\,
      P(17) => \mul_ln73_reg_663_reg__0_n_91\,
      P(16) => \mul_ln73_reg_663_reg__0_n_92\,
      P(15) => \mul_ln73_reg_663_reg__0_n_93\,
      P(14) => \mul_ln73_reg_663_reg__0_n_94\,
      P(13) => \mul_ln73_reg_663_reg__0_n_95\,
      P(12) => \mul_ln73_reg_663_reg__0_n_96\,
      P(11) => \mul_ln73_reg_663_reg__0_n_97\,
      P(10) => \mul_ln73_reg_663_reg__0_n_98\,
      P(9) => \mul_ln73_reg_663_reg__0_n_99\,
      P(8) => \mul_ln73_reg_663_reg__0_n_100\,
      P(7) => \mul_ln73_reg_663_reg__0_n_101\,
      P(6) => \mul_ln73_reg_663_reg__0_n_102\,
      P(5) => \mul_ln73_reg_663_reg__0_n_103\,
      P(4) => \mul_ln73_reg_663_reg__0_n_104\,
      P(3) => \mul_ln73_reg_663_reg__0_n_105\,
      P(2) => \mul_ln73_reg_663_reg__0_n_106\,
      P(1) => \mul_ln73_reg_663_reg__0_n_107\,
      P(0) => \mul_ln73_reg_663_reg__0_n_108\,
      PATTERNBDETECT => \NLW_mul_ln73_reg_663_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul_ln73_reg_663_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => mul_32ns_32ns_64_1_1_U32_n_115,
      PCIN(46) => mul_32ns_32ns_64_1_1_U32_n_116,
      PCIN(45) => mul_32ns_32ns_64_1_1_U32_n_117,
      PCIN(44) => mul_32ns_32ns_64_1_1_U32_n_118,
      PCIN(43) => mul_32ns_32ns_64_1_1_U32_n_119,
      PCIN(42) => mul_32ns_32ns_64_1_1_U32_n_120,
      PCIN(41) => mul_32ns_32ns_64_1_1_U32_n_121,
      PCIN(40) => mul_32ns_32ns_64_1_1_U32_n_122,
      PCIN(39) => mul_32ns_32ns_64_1_1_U32_n_123,
      PCIN(38) => mul_32ns_32ns_64_1_1_U32_n_124,
      PCIN(37) => mul_32ns_32ns_64_1_1_U32_n_125,
      PCIN(36) => mul_32ns_32ns_64_1_1_U32_n_126,
      PCIN(35) => mul_32ns_32ns_64_1_1_U32_n_127,
      PCIN(34) => mul_32ns_32ns_64_1_1_U32_n_128,
      PCIN(33) => mul_32ns_32ns_64_1_1_U32_n_129,
      PCIN(32) => mul_32ns_32ns_64_1_1_U32_n_130,
      PCIN(31) => mul_32ns_32ns_64_1_1_U32_n_131,
      PCIN(30) => mul_32ns_32ns_64_1_1_U32_n_132,
      PCIN(29) => mul_32ns_32ns_64_1_1_U32_n_133,
      PCIN(28) => mul_32ns_32ns_64_1_1_U32_n_134,
      PCIN(27) => mul_32ns_32ns_64_1_1_U32_n_135,
      PCIN(26) => mul_32ns_32ns_64_1_1_U32_n_136,
      PCIN(25) => mul_32ns_32ns_64_1_1_U32_n_137,
      PCIN(24) => mul_32ns_32ns_64_1_1_U32_n_138,
      PCIN(23) => mul_32ns_32ns_64_1_1_U32_n_139,
      PCIN(22) => mul_32ns_32ns_64_1_1_U32_n_140,
      PCIN(21) => mul_32ns_32ns_64_1_1_U32_n_141,
      PCIN(20) => mul_32ns_32ns_64_1_1_U32_n_142,
      PCIN(19) => mul_32ns_32ns_64_1_1_U32_n_143,
      PCIN(18) => mul_32ns_32ns_64_1_1_U32_n_144,
      PCIN(17) => mul_32ns_32ns_64_1_1_U32_n_145,
      PCIN(16) => mul_32ns_32ns_64_1_1_U32_n_146,
      PCIN(15) => mul_32ns_32ns_64_1_1_U32_n_147,
      PCIN(14) => mul_32ns_32ns_64_1_1_U32_n_148,
      PCIN(13) => mul_32ns_32ns_64_1_1_U32_n_149,
      PCIN(12) => mul_32ns_32ns_64_1_1_U32_n_150,
      PCIN(11) => mul_32ns_32ns_64_1_1_U32_n_151,
      PCIN(10) => mul_32ns_32ns_64_1_1_U32_n_152,
      PCIN(9) => mul_32ns_32ns_64_1_1_U32_n_153,
      PCIN(8) => mul_32ns_32ns_64_1_1_U32_n_154,
      PCIN(7) => mul_32ns_32ns_64_1_1_U32_n_155,
      PCIN(6) => mul_32ns_32ns_64_1_1_U32_n_156,
      PCIN(5) => mul_32ns_32ns_64_1_1_U32_n_157,
      PCIN(4) => mul_32ns_32ns_64_1_1_U32_n_158,
      PCIN(3) => mul_32ns_32ns_64_1_1_U32_n_159,
      PCIN(2) => mul_32ns_32ns_64_1_1_U32_n_160,
      PCIN(1) => mul_32ns_32ns_64_1_1_U32_n_161,
      PCIN(0) => mul_32ns_32ns_64_1_1_U32_n_162,
      PCOUT(47 downto 0) => \NLW_mul_ln73_reg_663_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_mul_ln73_reg_663_reg__0_UNDERFLOW_UNCONNECTED\
    );
\op_assign_1_reg_819[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln128_reg_673_pp0_iter8_reg,
      I1 => ap_block_pp0_stage0_11001,
      O => op_assign_1_reg_8190
    );
\op_assign_1_reg_819_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_assign_1_reg_8190,
      D => \p_0_in__0\(0),
      Q => D(8),
      R => '0'
    );
\op_assign_1_reg_819_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_assign_1_reg_8190,
      D => \p_0_in__0\(1),
      Q => D(9),
      R => '0'
    );
\op_assign_1_reg_819_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_assign_1_reg_8190,
      D => \p_0_in__0\(2),
      Q => D(10),
      R => '0'
    );
\op_assign_1_reg_819_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_assign_1_reg_8190,
      D => \p_0_in__0\(3),
      Q => D(11),
      R => '0'
    );
\op_assign_1_reg_819_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_assign_1_reg_8190,
      D => \p_0_in__0\(4),
      Q => D(12),
      R => '0'
    );
\op_assign_1_reg_819_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_assign_1_reg_8190,
      D => \p_0_in__0\(5),
      Q => D(13),
      R => '0'
    );
\op_assign_1_reg_819_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_assign_1_reg_8190,
      D => \p_0_in__0\(6),
      Q => D(14),
      R => '0'
    );
\op_assign_1_reg_819_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_assign_1_reg_8190,
      D => \p_0_in__0\(7),
      Q => D(15),
      R => '0'
    );
p_reg_reg_i_100: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln123_reg_696_pp0_iter5_reg_reg(1),
      I1 => zext_ln215_1_reg_750_pp0_iter5_reg(1),
      O => p_reg_reg_i_100_n_3
    );
p_reg_reg_i_101: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln123_reg_696_pp0_iter5_reg_reg(0),
      I1 => zext_ln215_1_reg_750_pp0_iter5_reg(0),
      O => p_reg_reg_i_101_n_3
    );
p_reg_reg_i_102: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln123_reg_696_pp0_iter5_reg_reg(7),
      I1 => zext_ln215_1_reg_750_pp0_iter5_reg(7),
      O => p_reg_reg_i_102_n_3
    );
p_reg_reg_i_103: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln123_reg_696_pp0_iter5_reg_reg(6),
      I1 => zext_ln215_1_reg_750_pp0_iter5_reg(6),
      O => p_reg_reg_i_103_n_3
    );
p_reg_reg_i_104: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln123_reg_696_pp0_iter5_reg_reg(5),
      I1 => zext_ln215_1_reg_750_pp0_iter5_reg(5),
      O => p_reg_reg_i_104_n_3
    );
p_reg_reg_i_105: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln123_reg_696_pp0_iter5_reg_reg(4),
      I1 => zext_ln215_1_reg_750_pp0_iter5_reg(4),
      O => p_reg_reg_i_105_n_3
    );
p_reg_reg_i_106: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln215_1_reg_750_pp0_iter5_reg(7),
      I1 => zext_ln1347_reg_703_pp0_iter5_reg_reg(7),
      O => p_reg_reg_i_106_n_3
    );
p_reg_reg_i_107: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln215_1_reg_750_pp0_iter5_reg(6),
      I1 => zext_ln1347_reg_703_pp0_iter5_reg_reg(6),
      O => p_reg_reg_i_107_n_3
    );
p_reg_reg_i_108: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln215_1_reg_750_pp0_iter5_reg(5),
      I1 => zext_ln1347_reg_703_pp0_iter5_reg_reg(5),
      O => p_reg_reg_i_108_n_3
    );
p_reg_reg_i_109: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln215_1_reg_750_pp0_iter5_reg(4),
      I1 => zext_ln1347_reg_703_pp0_iter5_reg_reg(4),
      O => p_reg_reg_i_109_n_3
    );
p_reg_reg_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_26_n_3,
      CO(3 downto 1) => NLW_p_reg_reg_i_25_CO_UNCONNECTED(3 downto 1),
      CO(0) => p_reg_reg_i_25_n_6,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_p_reg_reg_i_25_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
p_reg_reg_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_27_n_3,
      CO(3) => p_reg_reg_i_26_n_3,
      CO(2) => p_reg_reg_i_26_n_4,
      CO(1) => p_reg_reg_i_26_n_5,
      CO(0) => p_reg_reg_i_26_n_6,
      CYINIT => '0',
      DI(3) => p_reg_reg_i_32_n_3,
      DI(2) => \p_reg_reg_i_33__0_n_3\,
      DI(1 downto 0) => sext_ln157_3_fu_549_p1(9 downto 8),
      O(3 downto 0) => add_ln157_2_fu_553_p2(11 downto 8),
      S(3) => p_reg_reg_i_36_n_3,
      S(2) => p_reg_reg_i_37_n_3,
      S(1) => p_reg_reg_i_38_n_3,
      S(0) => p_reg_reg_i_39_n_3
    );
p_reg_reg_i_27: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_28_n_3,
      CO(3) => p_reg_reg_i_27_n_3,
      CO(2) => p_reg_reg_i_27_n_4,
      CO(1) => p_reg_reg_i_27_n_5,
      CO(0) => p_reg_reg_i_27_n_6,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln157_3_fu_549_p1(7 downto 4),
      O(3 downto 0) => add_ln157_2_fu_553_p2(7 downto 4),
      S(3) => p_reg_reg_i_44_n_3,
      S(2) => p_reg_reg_i_45_n_3,
      S(1) => p_reg_reg_i_46_n_3,
      S(0) => p_reg_reg_i_47_n_3
    );
p_reg_reg_i_28: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_28_n_3,
      CO(2) => p_reg_reg_i_28_n_4,
      CO(1) => p_reg_reg_i_28_n_5,
      CO(0) => p_reg_reg_i_28_n_6,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln157_3_fu_549_p1(3 downto 0),
      O(3 downto 0) => add_ln157_2_fu_553_p2(3 downto 0),
      S(3) => p_reg_reg_i_52_n_3,
      S(2) => p_reg_reg_i_53_n_3,
      S(1) => p_reg_reg_i_54_n_3,
      S(0) => p_reg_reg_i_55_n_3
    );
p_reg_reg_i_29: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_30_n_3,
      CO(3 downto 1) => NLW_p_reg_reg_i_29_CO_UNCONNECTED(3 downto 1),
      CO(0) => p_reg_reg_i_29_n_6,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_p_reg_reg_i_29_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
p_reg_reg_i_30: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_31_n_3,
      CO(3) => p_reg_reg_i_30_n_3,
      CO(2) => p_reg_reg_i_30_n_4,
      CO(1) => p_reg_reg_i_30_n_5,
      CO(0) => p_reg_reg_i_30_n_6,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln1347_reg_703_pp0_iter5_reg_reg(7 downto 4),
      O(3 downto 0) => ret_14_fu_445_p20_out(7 downto 4),
      S(3) => p_reg_reg_i_56_n_3,
      S(2) => p_reg_reg_i_57_n_3,
      S(1) => p_reg_reg_i_58_n_3,
      S(0) => p_reg_reg_i_59_n_3
    );
p_reg_reg_i_31: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_31_n_3,
      CO(2) => p_reg_reg_i_31_n_4,
      CO(1) => p_reg_reg_i_31_n_5,
      CO(0) => p_reg_reg_i_31_n_6,
      CYINIT => '1',
      DI(3 downto 0) => zext_ln1347_reg_703_pp0_iter5_reg_reg(3 downto 0),
      O(3 downto 0) => ret_14_fu_445_p20_out(3 downto 0),
      S(3) => p_reg_reg_i_60_n_3,
      S(2) => p_reg_reg_i_61_n_3,
      S(1) => p_reg_reg_i_62_n_3,
      S(0) => p_reg_reg_i_63_n_3
    );
p_reg_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_reg_reg_i_26_0(0),
      I1 => vg_reg_778,
      O => p_reg_reg_i_32_n_3
    );
\p_reg_reg_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => vg_reg_778,
      I1 => p_reg_reg_i_26_0(0),
      O => \p_reg_reg_i_33__0_n_3\
    );
p_reg_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(8),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(9)
    );
p_reg_reg_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(7),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(8)
    );
p_reg_reg_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_reg_reg_i_26_0(0),
      I1 => p_reg_reg_i_26_1(0),
      I2 => vg_reg_778,
      O => p_reg_reg_i_36_n_3
    );
p_reg_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => p_reg_reg_i_26_0(0),
      I1 => vg_reg_778,
      I2 => add_ln157_1_fu_537_p2(9),
      O => p_reg_reg_i_37_n_3
    );
p_reg_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(8),
      I1 => add_ln157_fu_488_p2(9),
      I2 => vg_reg_778,
      O => p_reg_reg_i_38_n_3
    );
p_reg_reg_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(7),
      I1 => add_ln157_fu_488_p2(8),
      I2 => vg_reg_778,
      O => p_reg_reg_i_39_n_3
    );
p_reg_reg_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(6),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(7)
    );
p_reg_reg_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(5),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(6)
    );
p_reg_reg_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(4),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(5)
    );
p_reg_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(3),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(4)
    );
p_reg_reg_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(6),
      I1 => add_ln157_fu_488_p2(7),
      I2 => vg_reg_778,
      O => p_reg_reg_i_44_n_3
    );
p_reg_reg_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(5),
      I1 => add_ln157_fu_488_p2(6),
      I2 => vg_reg_778,
      O => p_reg_reg_i_45_n_3
    );
p_reg_reg_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(4),
      I1 => add_ln157_fu_488_p2(5),
      I2 => vg_reg_778,
      O => p_reg_reg_i_46_n_3
    );
p_reg_reg_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(3),
      I1 => add_ln157_fu_488_p2(4),
      I2 => vg_reg_778,
      O => p_reg_reg_i_47_n_3
    );
p_reg_reg_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(2),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(3)
    );
p_reg_reg_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(1),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(2)
    );
p_reg_reg_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(0),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(1)
    );
p_reg_reg_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln157_2_fu_521_p1(0),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(0)
    );
p_reg_reg_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(2),
      I1 => add_ln157_fu_488_p2(3),
      I2 => vg_reg_778,
      O => p_reg_reg_i_52_n_3
    );
p_reg_reg_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(1),
      I1 => add_ln157_fu_488_p2(2),
      I2 => vg_reg_778,
      O => p_reg_reg_i_53_n_3
    );
p_reg_reg_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(0),
      I1 => add_ln157_fu_488_p2(1),
      I2 => vg_reg_778,
      O => p_reg_reg_i_54_n_3
    );
p_reg_reg_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sext_ln157_2_fu_521_p1(0),
      I1 => add_ln157_fu_488_p2(0),
      I2 => vg_reg_778,
      O => p_reg_reg_i_55_n_3
    );
p_reg_reg_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1347_reg_703_pp0_iter5_reg_reg(7),
      I1 => zext_ln123_reg_696_pp0_iter5_reg_reg(7),
      O => p_reg_reg_i_56_n_3
    );
p_reg_reg_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1347_reg_703_pp0_iter5_reg_reg(6),
      I1 => zext_ln123_reg_696_pp0_iter5_reg_reg(6),
      O => p_reg_reg_i_57_n_3
    );
p_reg_reg_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1347_reg_703_pp0_iter5_reg_reg(5),
      I1 => zext_ln123_reg_696_pp0_iter5_reg_reg(5),
      O => p_reg_reg_i_58_n_3
    );
p_reg_reg_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1347_reg_703_pp0_iter5_reg_reg(4),
      I1 => zext_ln123_reg_696_pp0_iter5_reg_reg(4),
      O => p_reg_reg_i_59_n_3
    );
p_reg_reg_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1347_reg_703_pp0_iter5_reg_reg(3),
      I1 => zext_ln123_reg_696_pp0_iter5_reg_reg(3),
      O => p_reg_reg_i_60_n_3
    );
p_reg_reg_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1347_reg_703_pp0_iter5_reg_reg(2),
      I1 => zext_ln123_reg_696_pp0_iter5_reg_reg(2),
      O => p_reg_reg_i_61_n_3
    );
p_reg_reg_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1347_reg_703_pp0_iter5_reg_reg(1),
      I1 => zext_ln123_reg_696_pp0_iter5_reg_reg(1),
      O => p_reg_reg_i_62_n_3
    );
p_reg_reg_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1347_reg_703_pp0_iter5_reg_reg(0),
      I1 => zext_ln123_reg_696_pp0_iter5_reg_reg(0),
      O => p_reg_reg_i_63_n_3
    );
p_reg_reg_i_69: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_69_n_3,
      CO(2) => p_reg_reg_i_69_n_4,
      CO(1) => p_reg_reg_i_69_n_5,
      CO(0) => p_reg_reg_i_69_n_6,
      CYINIT => '1',
      DI(3 downto 0) => zext_ln215_1_reg_750_pp0_iter5_reg(3 downto 0),
      O(3 downto 1) => \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0\(2 downto 0),
      O(0) => sext_ln157_2_fu_521_p1(0),
      S(3) => p_reg_reg_i_88_n_3,
      S(2) => p_reg_reg_i_89_n_3,
      S(1) => p_reg_reg_i_90_n_3,
      S(0) => p_reg_reg_i_91_n_3
    );
p_reg_reg_i_71: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_96_n_3,
      CO(3 downto 1) => NLW_p_reg_reg_i_71_CO_UNCONNECTED(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_p_reg_reg_i_71_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
p_reg_reg_i_74: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_97_n_3,
      CO(3 downto 1) => NLW_p_reg_reg_i_74_CO_UNCONNECTED(3 downto 1),
      CO(0) => \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_1\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_p_reg_reg_i_74_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
p_reg_reg_i_88: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln215_1_reg_750_pp0_iter5_reg(3),
      I1 => zext_ln1347_reg_703_pp0_iter5_reg_reg(3),
      O => p_reg_reg_i_88_n_3
    );
p_reg_reg_i_89: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln215_1_reg_750_pp0_iter5_reg(2),
      I1 => zext_ln1347_reg_703_pp0_iter5_reg_reg(2),
      O => p_reg_reg_i_89_n_3
    );
p_reg_reg_i_90: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln215_1_reg_750_pp0_iter5_reg(1),
      I1 => zext_ln1347_reg_703_pp0_iter5_reg_reg(1),
      O => p_reg_reg_i_90_n_3
    );
p_reg_reg_i_91: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln215_1_reg_750_pp0_iter5_reg(0),
      I1 => zext_ln1347_reg_703_pp0_iter5_reg_reg(0),
      O => p_reg_reg_i_91_n_3
    );
p_reg_reg_i_95: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_95_n_3,
      CO(2) => p_reg_reg_i_95_n_4,
      CO(1) => p_reg_reg_i_95_n_5,
      CO(0) => p_reg_reg_i_95_n_6,
      CYINIT => '1',
      DI(3 downto 0) => zext_ln123_reg_696_pp0_iter5_reg_reg(3 downto 0),
      O(3 downto 0) => sext_ln157_fu_472_p1(3 downto 0),
      S(3) => p_reg_reg_i_98_n_3,
      S(2) => p_reg_reg_i_99_n_3,
      S(1) => p_reg_reg_i_100_n_3,
      S(0) => p_reg_reg_i_101_n_3
    );
p_reg_reg_i_96: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_95_n_3,
      CO(3) => p_reg_reg_i_96_n_3,
      CO(2) => p_reg_reg_i_96_n_4,
      CO(1) => p_reg_reg_i_96_n_5,
      CO(0) => p_reg_reg_i_96_n_6,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln123_reg_696_pp0_iter5_reg_reg(7 downto 4),
      O(3 downto 0) => sext_ln157_fu_472_p1(7 downto 4),
      S(3) => p_reg_reg_i_102_n_3,
      S(2) => p_reg_reg_i_103_n_3,
      S(1) => p_reg_reg_i_104_n_3,
      S(0) => p_reg_reg_i_105_n_3
    );
p_reg_reg_i_97: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_69_n_3,
      CO(3) => p_reg_reg_i_97_n_3,
      CO(2) => p_reg_reg_i_97_n_4,
      CO(1) => p_reg_reg_i_97_n_5,
      CO(0) => p_reg_reg_i_97_n_6,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln215_1_reg_750_pp0_iter5_reg(7 downto 4),
      O(3 downto 0) => \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0\(6 downto 3),
      S(3) => p_reg_reg_i_106_n_3,
      S(2) => p_reg_reg_i_107_n_3,
      S(1) => p_reg_reg_i_108_n_3,
      S(0) => p_reg_reg_i_109_n_3
    );
p_reg_reg_i_98: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln123_reg_696_pp0_iter5_reg_reg(3),
      I1 => zext_ln215_1_reg_750_pp0_iter5_reg(3),
      O => p_reg_reg_i_98_n_3
    );
p_reg_reg_i_99: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln123_reg_696_pp0_iter5_reg_reg(2),
      I1 => zext_ln215_1_reg_750_pp0_iter5_reg(2),
      O => p_reg_reg_i_99_n_3
    );
\r_V_reg_690_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690(0),
      Q => r_V_reg_690_pp0_iter2_reg(0),
      R => '0'
    );
\r_V_reg_690_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690(1),
      Q => r_V_reg_690_pp0_iter2_reg(1),
      R => '0'
    );
\r_V_reg_690_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690(2),
      Q => r_V_reg_690_pp0_iter2_reg(2),
      R => '0'
    );
\r_V_reg_690_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690(3),
      Q => r_V_reg_690_pp0_iter2_reg(3),
      R => '0'
    );
\r_V_reg_690_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690(4),
      Q => r_V_reg_690_pp0_iter2_reg(4),
      R => '0'
    );
\r_V_reg_690_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690(5),
      Q => r_V_reg_690_pp0_iter2_reg(5),
      R => '0'
    );
\r_V_reg_690_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690(6),
      Q => r_V_reg_690_pp0_iter2_reg(6),
      R => '0'
    );
\r_V_reg_690_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690(7),
      Q => r_V_reg_690_pp0_iter2_reg(7),
      R => '0'
    );
\r_V_reg_690_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690_pp0_iter2_reg(0),
      Q => r_V_reg_690_pp0_iter3_reg(0),
      R => '0'
    );
\r_V_reg_690_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690_pp0_iter2_reg(1),
      Q => r_V_reg_690_pp0_iter3_reg(1),
      R => '0'
    );
\r_V_reg_690_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690_pp0_iter2_reg(2),
      Q => r_V_reg_690_pp0_iter3_reg(2),
      R => '0'
    );
\r_V_reg_690_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690_pp0_iter2_reg(3),
      Q => r_V_reg_690_pp0_iter3_reg(3),
      R => '0'
    );
\r_V_reg_690_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690_pp0_iter2_reg(4),
      Q => r_V_reg_690_pp0_iter3_reg(4),
      R => '0'
    );
\r_V_reg_690_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690_pp0_iter2_reg(5),
      Q => r_V_reg_690_pp0_iter3_reg(5),
      R => '0'
    );
\r_V_reg_690_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690_pp0_iter2_reg(6),
      Q => r_V_reg_690_pp0_iter3_reg(6),
      R => '0'
    );
\r_V_reg_690_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690_pp0_iter2_reg(7),
      Q => r_V_reg_690_pp0_iter3_reg(7),
      R => '0'
    );
\r_V_reg_690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(16),
      Q => r_V_reg_690(0),
      R => '0'
    );
\r_V_reg_690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(17),
      Q => r_V_reg_690(1),
      R => '0'
    );
\r_V_reg_690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(18),
      Q => r_V_reg_690(2),
      R => '0'
    );
\r_V_reg_690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(19),
      Q => r_V_reg_690(3),
      R => '0'
    );
\r_V_reg_690_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(20),
      Q => r_V_reg_690(4),
      R => '0'
    );
\r_V_reg_690_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(21),
      Q => r_V_reg_690(5),
      R => '0'
    );
\r_V_reg_690_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(22),
      Q => r_V_reg_690(6),
      R => '0'
    );
\r_V_reg_690_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(23),
      Q => r_V_reg_690(7),
      R => '0'
    );
\vg_reg_778[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(6),
      I1 => g_V_reg_684_pp0_iter4_reg(6),
      I2 => \void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0\(8),
      I3 => g_V_reg_684_pp0_iter4_reg(7),
      I4 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(7),
      O => \vg_reg_778[0]_i_2_n_3\
    );
\vg_reg_778[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(3),
      I1 => g_V_reg_684_pp0_iter4_reg(3),
      I2 => g_V_reg_684_pp0_iter4_reg(5),
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(5),
      I4 => g_V_reg_684_pp0_iter4_reg(4),
      I5 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(4),
      O => \vg_reg_778[0]_i_3_n_3\
    );
\vg_reg_778[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(0),
      I1 => g_V_reg_684_pp0_iter4_reg(0),
      I2 => g_V_reg_684_pp0_iter4_reg(2),
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(2),
      I4 => g_V_reg_684_pp0_iter4_reg(1),
      I5 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(1),
      O => \vg_reg_778[0]_i_4_n_3\
    );
\vg_reg_778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => vg_fu_403_p2,
      Q => vg_reg_778,
      R => '0'
    );
\vg_reg_778_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vg_fu_403_p2,
      CO(2) => \vg_reg_778_reg[0]_i_1_n_4\,
      CO(1) => \vg_reg_778_reg[0]_i_1_n_5\,
      CO(0) => \vg_reg_778_reg[0]_i_1_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vg_reg_778_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => xf_cv_icvSaturate8u_cv_U_n_61,
      S(2) => \vg_reg_778[0]_i_2_n_3\,
      S(1) => \vg_reg_778[0]_i_3_n_3\,
      S(0) => \vg_reg_778[0]_i_4_n_3\
    );
\vmin_V_reg_745[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln128_reg_673_pp0_iter3_reg,
      I1 => ap_block_pp0_stage0_11001,
      O => vmin_V_reg_7450
    );
\vmin_V_reg_745_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => vmin_V_reg_745(0),
      Q => vmin_V_reg_745_pp0_iter5_reg(0),
      R => '0'
    );
\vmin_V_reg_745_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => vmin_V_reg_745(1),
      Q => vmin_V_reg_745_pp0_iter5_reg(1),
      R => '0'
    );
\vmin_V_reg_745_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => vmin_V_reg_745(2),
      Q => vmin_V_reg_745_pp0_iter5_reg(2),
      R => '0'
    );
\vmin_V_reg_745_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => vmin_V_reg_745(3),
      Q => vmin_V_reg_745_pp0_iter5_reg(3),
      R => '0'
    );
\vmin_V_reg_745_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => vmin_V_reg_745(4),
      Q => vmin_V_reg_745_pp0_iter5_reg(4),
      R => '0'
    );
\vmin_V_reg_745_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => vmin_V_reg_745(5),
      Q => vmin_V_reg_745_pp0_iter5_reg(5),
      R => '0'
    );
\vmin_V_reg_745_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => vmin_V_reg_745(6),
      Q => vmin_V_reg_745_pp0_iter5_reg(6),
      R => '0'
    );
\vmin_V_reg_745_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => vmin_V_reg_745(7),
      Q => vmin_V_reg_745_pp0_iter5_reg(7),
      R => '0'
    );
\vmin_V_reg_745_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => vmin_V_fu_348_p20_out(0),
      Q => vmin_V_reg_745(0),
      R => '0'
    );
\vmin_V_reg_745_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => vmin_V_fu_348_p20_out(1),
      Q => vmin_V_reg_745(1),
      R => '0'
    );
\vmin_V_reg_745_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => vmin_V_fu_348_p20_out(2),
      Q => vmin_V_reg_745(2),
      R => '0'
    );
\vmin_V_reg_745_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => vmin_V_fu_348_p20_out(3),
      Q => vmin_V_reg_745(3),
      R => '0'
    );
\vmin_V_reg_745_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => vmin_V_fu_348_p20_out(4),
      Q => vmin_V_reg_745(4),
      R => '0'
    );
\vmin_V_reg_745_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => vmin_V_fu_348_p20_out(5),
      Q => vmin_V_reg_745(5),
      R => '0'
    );
\vmin_V_reg_745_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => vmin_V_fu_348_p20_out(6),
      Q => vmin_V_reg_745(6),
      R => '0'
    );
\vmin_V_reg_745_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => vmin_V_fu_348_p20_out(7),
      Q => vmin_V_reg_745(7),
      R => '0'
    );
void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud
     port map (
      B(16 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_q0(16 downto 0),
      DI(0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_23,
      Q(0) => add_ln213_1_reg_766(0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      p_reg_reg(0) => vmin_V_reg_745_pp0_iter5_reg(0),
      \q0_reg[0]\ => xf_cv_icvSaturate8u_cv_U_n_79,
      \q0_reg[10]\ => xf_cv_icvSaturate8u_cv_U_n_65,
      \q0_reg[10]_0\ => xf_cv_icvSaturate8u_cv_U_n_89,
      \q0_reg[11]\ => xf_cv_icvSaturate8u_cv_U_n_32,
      \q0_reg[12]\(6 downto 0) => \^p_0_in\(6 downto 0),
      \q0_reg[13]\ => xf_cv_icvSaturate8u_cv_U_n_33,
      \q0_reg[14]\ => xf_cv_icvSaturate8u_cv_U_n_35,
      \q0_reg[15]\ => xf_cv_icvSaturate8u_cv_U_n_34,
      \q0_reg[1]\ => xf_cv_icvSaturate8u_cv_U_n_80,
      \q0_reg[2]\ => xf_cv_icvSaturate8u_cv_U_n_81,
      \q0_reg[3]\ => xf_cv_icvSaturate8u_cv_U_n_82,
      \q0_reg[4]\ => xf_cv_icvSaturate8u_cv_U_n_83,
      \q0_reg[5]\ => xf_cv_icvSaturate8u_cv_U_n_84,
      \q0_reg[6]\ => xf_cv_icvSaturate8u_cv_U_n_85,
      \q0_reg[7]\ => xf_cv_icvSaturate8u_cv_U_n_86,
      \q0_reg[8]\ => xf_cv_icvSaturate8u_cv_U_n_87,
      \q0_reg[9]\ => xf_cv_icvSaturate8u_cv_U_n_88,
      q1_reg => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_20,
      q1_reg_0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_21,
      q1_reg_1 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_22
    );
void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb
     port map (
      A(19 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_q0(19 downto 0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      \q0_reg[0]\ => xf_cv_icvSaturate8u_cv_U_n_66,
      \q0_reg[10]\ => xf_cv_icvSaturate8u_cv_U_n_76,
      \q0_reg[11]\ => xf_cv_icvSaturate8u_cv_U_n_77,
      \q0_reg[12]\ => xf_cv_icvSaturate8u_cv_U_n_63,
      \q0_reg[13]\ => xf_cv_icvSaturate8u_cv_U_n_64,
      \q0_reg[13]_0\ => xf_cv_icvSaturate8u_cv_U_n_78,
      \q0_reg[14]\ => xf_cv_icvSaturate8u_cv_U_n_20,
      \q0_reg[16]\ => xf_cv_icvSaturate8u_cv_U_n_29,
      \q0_reg[17]\ => xf_cv_icvSaturate8u_cv_U_n_31,
      \q0_reg[18]\ => xf_cv_icvSaturate8u_cv_U_n_30,
      \q0_reg[1]\ => xf_cv_icvSaturate8u_cv_U_n_67,
      \q0_reg[2]\ => xf_cv_icvSaturate8u_cv_U_n_68,
      \q0_reg[3]\ => xf_cv_icvSaturate8u_cv_U_n_69,
      \q0_reg[4]\ => xf_cv_icvSaturate8u_cv_U_n_70,
      \q0_reg[5]\ => xf_cv_icvSaturate8u_cv_U_n_71,
      \q0_reg[6]\ => xf_cv_icvSaturate8u_cv_U_n_72,
      \q0_reg[7]\ => xf_cv_icvSaturate8u_cv_U_n_73,
      \q0_reg[8]\ => xf_cv_icvSaturate8u_cv_U_n_74,
      \q0_reg[9]\ => xf_cv_icvSaturate8u_cv_U_n_75,
      void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(6 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(6 downto 0),
      void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0,
      \zext_ln123_1_reg_730_reg[3]\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_26,
      \zext_ln123_1_reg_730_reg[7]\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_24,
      \zext_ln123_1_reg_730_reg[7]_0\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_25
    );
\vr_reg_772[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(6),
      I1 => zext_ln1347_1_reg_735(6),
      I2 => \void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0\(8),
      I3 => zext_ln1347_1_reg_735(7),
      I4 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(7),
      O => \vr_reg_772[0]_i_3_n_3\
    );
\vr_reg_772[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(3),
      I1 => zext_ln1347_1_reg_735(3),
      I2 => zext_ln1347_1_reg_735(5),
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(5),
      I4 => zext_ln1347_1_reg_735(4),
      I5 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(4),
      O => \vr_reg_772[0]_i_4_n_3\
    );
\vr_reg_772[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(0),
      I1 => zext_ln1347_1_reg_735(0),
      I2 => zext_ln1347_1_reg_735(2),
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(2),
      I4 => zext_ln1347_1_reg_735(1),
      I5 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(1),
      O => \vr_reg_772[0]_i_5_n_3\
    );
\vr_reg_772_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => vr_fu_395_p2,
      Q => vr_reg_772,
      R => '0'
    );
\vr_reg_772_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vr_fu_395_p2,
      CO(2) => \vr_reg_772_reg[0]_i_1_n_4\,
      CO(1) => \vr_reg_772_reg[0]_i_1_n_5\,
      CO(0) => \vr_reg_772_reg[0]_i_1_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vr_reg_772_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => xf_cv_icvSaturate8u_cv_U_n_61,
      S(2) => \vr_reg_772[0]_i_3_n_3\,
      S(1) => \vr_reg_772[0]_i_4_n_3\,
      S(0) => \vr_reg_772[0]_i_5_n_3\
    );
xf_cv_icvSaturate8u_cv_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv
     port map (
      A(0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_q0(12),
      B(7 downto 0) => \^p_0_in\(7 downto 0),
      D(7 downto 0) => vmin_V_fu_348_p20_out(7 downto 0),
      DI(0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_23,
      I650(7 downto 0) => xf_cv_icvSaturate8u_cv_load_reg_719(7 downto 0),
      O(1) => xf_cv_icvSaturate8u_cv_U_n_61,
      O(0) => \void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0\(8),
      O411(8) => xf_cv_icvSaturate8u_cv_U_n_36,
      O411(7) => xf_cv_icvSaturate8u_cv_U_n_37,
      O411(6) => xf_cv_icvSaturate8u_cv_U_n_38,
      O411(5) => xf_cv_icvSaturate8u_cv_U_n_39,
      O411(4) => xf_cv_icvSaturate8u_cv_U_n_40,
      O411(3) => xf_cv_icvSaturate8u_cv_U_n_41,
      O411(2) => xf_cv_icvSaturate8u_cv_U_n_42,
      O411(1) => xf_cv_icvSaturate8u_cv_U_n_43,
      O411(0) => xf_cv_icvSaturate8u_cv_U_n_44,
      Q(7 downto 0) => add_ln213_1_reg_766(7 downto 0),
      \add_ln213_1_reg_766_reg[7]\(7 downto 0) => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(7 downto 0),
      \add_ln213_1_reg_766_reg[7]_0\(7 downto 0) => b_V_reg_677_pp0_iter4_reg(7 downto 0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_enable_reg_pp0_iter5_reg => xf_cv_icvSaturate8u_cv_U_n_64,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      ap_enable_reg_pp0_iter6_reg => xf_cv_icvSaturate8u_cv_U_n_65,
      \b_V_reg_677_pp0_iter4_reg_reg[5]\(7 downto 0) => add_ln213_1_fu_390_p2(7 downto 0),
      icmp_ln128_reg_673_pp0_iter2_reg => icmp_ln128_reg_673_pp0_iter2_reg,
      icmp_ln128_reg_673_pp0_iter4_reg => icmp_ln128_reg_673_pp0_iter4_reg,
      icmp_ln128_reg_673_pp0_iter9_reg => icmp_ln128_reg_673_pp0_iter9_reg,
      imgInput_data_empty_n => imgInput_data_empty_n,
      p_reg_reg(7 downto 0) => vmin_V_reg_745_pp0_iter5_reg(7 downto 0),
      \p_reg_reg_i_1__0\ => xf_cv_icvSaturate8u_cv_U_n_32,
      \q0[10]_i_3\ => xf_cv_icvSaturate8u_cv_U_n_89,
      \q0_reg[0]_i_3__0\ => xf_cv_icvSaturate8u_cv_U_n_79,
      \q0_reg[10]\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_24,
      \q0_reg[10]_0\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_20,
      \q0_reg[11]\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_26,
      \q0_reg[12]\ => xf_cv_icvSaturate8u_cv_U_n_63,
      \q0_reg[12]_0\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_25,
      \q0_reg[1]_i_3__0\ => xf_cv_icvSaturate8u_cv_U_n_80,
      \q0_reg[2]_i_3__0\ => xf_cv_icvSaturate8u_cv_U_n_81,
      \q0_reg[3]_i_3__0\ => xf_cv_icvSaturate8u_cv_U_n_82,
      \q0_reg[4]_i_3__0\ => xf_cv_icvSaturate8u_cv_U_n_83,
      \q0_reg[5]_i_3__0\ => xf_cv_icvSaturate8u_cv_U_n_84,
      \q0_reg[6]_i_3__0\ => xf_cv_icvSaturate8u_cv_U_n_85,
      \q0_reg[7]_i_3__0\ => xf_cv_icvSaturate8u_cv_U_n_86,
      \q0_reg[8]\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_21,
      \q0_reg[8]_i_4\ => xf_cv_icvSaturate8u_cv_U_n_87,
      \q0_reg[9]\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_22,
      \q0_reg[9]_i_4\ => xf_cv_icvSaturate8u_cv_U_n_88,
      q1_reg => xf_cv_icvSaturate8u_cv_U_n_33,
      q1_reg_0 => xf_cv_icvSaturate8u_cv_U_n_34,
      q1_reg_1 => xf_cv_icvSaturate8u_cv_U_n_35,
      q1_reg_2 => ap_enable_reg_pp0_iter1_reg_n_3,
      q1_reg_3 => \icmp_ln128_reg_673_reg_n_3_[0]\,
      q1_reg_4 => ap_enable_reg_pp0_iter10_reg_n_3,
      q1_reg_5(7 downto 0) => r_V_reg_690_pp0_iter3_reg(7 downto 0),
      q2_reg(7 downto 0) => b_V_reg_677(7 downto 0),
      q2_reg_0(7 downto 0) => g_V_reg_684(7 downto 0),
      rgb2hsv_data_full_n => rgb2hsv_data_full_n,
      \vg_reg_778_reg[0]\(8 downto 0) => zext_ln123_1_reg_730_reg(8 downto 0),
      \vmin_V_reg_745_reg[7]\(7 downto 0) => b_V_reg_677_pp0_iter3_reg(7 downto 0),
      void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(7 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(7 downto 0),
      void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0,
      \zext_ln123_1_reg_730_reg[7]\ => xf_cv_icvSaturate8u_cv_U_n_20,
      \zext_ln123_1_reg_730_reg[7]_0\ => xf_cv_icvSaturate8u_cv_U_n_29,
      \zext_ln123_1_reg_730_reg[7]_1\ => xf_cv_icvSaturate8u_cv_U_n_30,
      \zext_ln123_1_reg_730_reg[7]_10\ => xf_cv_icvSaturate8u_cv_U_n_73,
      \zext_ln123_1_reg_730_reg[7]_11\ => xf_cv_icvSaturate8u_cv_U_n_74,
      \zext_ln123_1_reg_730_reg[7]_12\ => xf_cv_icvSaturate8u_cv_U_n_75,
      \zext_ln123_1_reg_730_reg[7]_13\ => xf_cv_icvSaturate8u_cv_U_n_76,
      \zext_ln123_1_reg_730_reg[7]_14\ => xf_cv_icvSaturate8u_cv_U_n_77,
      \zext_ln123_1_reg_730_reg[7]_15\ => xf_cv_icvSaturate8u_cv_U_n_78,
      \zext_ln123_1_reg_730_reg[7]_16\(7) => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[7]\,
      \zext_ln123_1_reg_730_reg[7]_16\(6) => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[6]\,
      \zext_ln123_1_reg_730_reg[7]_16\(5) => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[5]\,
      \zext_ln123_1_reg_730_reg[7]_16\(4) => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[4]\,
      \zext_ln123_1_reg_730_reg[7]_16\(3) => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[3]\,
      \zext_ln123_1_reg_730_reg[7]_16\(2) => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[2]\,
      \zext_ln123_1_reg_730_reg[7]_16\(1) => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[1]\,
      \zext_ln123_1_reg_730_reg[7]_16\(0) => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[0]\,
      \zext_ln123_1_reg_730_reg[7]_2\ => xf_cv_icvSaturate8u_cv_U_n_31,
      \zext_ln123_1_reg_730_reg[7]_3\ => xf_cv_icvSaturate8u_cv_U_n_66,
      \zext_ln123_1_reg_730_reg[7]_4\ => xf_cv_icvSaturate8u_cv_U_n_67,
      \zext_ln123_1_reg_730_reg[7]_5\ => xf_cv_icvSaturate8u_cv_U_n_68,
      \zext_ln123_1_reg_730_reg[7]_6\ => xf_cv_icvSaturate8u_cv_U_n_69,
      \zext_ln123_1_reg_730_reg[7]_7\ => xf_cv_icvSaturate8u_cv_U_n_70,
      \zext_ln123_1_reg_730_reg[7]_8\ => xf_cv_icvSaturate8u_cv_U_n_71,
      \zext_ln123_1_reg_730_reg[7]_9\ => xf_cv_icvSaturate8u_cv_U_n_72
    );
\xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => xf_cv_icvSaturate8u_cv_load_reg_719(0),
      Q => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(0),
      R => '0'
    );
\xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => xf_cv_icvSaturate8u_cv_load_reg_719(1),
      Q => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(1),
      R => '0'
    );
\xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => xf_cv_icvSaturate8u_cv_load_reg_719(2),
      Q => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(2),
      R => '0'
    );
\xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => xf_cv_icvSaturate8u_cv_load_reg_719(3),
      Q => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(3),
      R => '0'
    );
\xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => xf_cv_icvSaturate8u_cv_load_reg_719(4),
      Q => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(4),
      R => '0'
    );
\xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => xf_cv_icvSaturate8u_cv_load_reg_719(5),
      Q => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(5),
      R => '0'
    );
\xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => xf_cv_icvSaturate8u_cv_load_reg_719(6),
      Q => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(6),
      R => '0'
    );
\xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => xf_cv_icvSaturate8u_cv_load_reg_719(7),
      Q => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(7),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_44,
      Q => zext_ln123_1_reg_730_reg(0),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_43,
      Q => zext_ln123_1_reg_730_reg(1),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_42,
      Q => zext_ln123_1_reg_730_reg(2),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_41,
      Q => zext_ln123_1_reg_730_reg(3),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_40,
      Q => zext_ln123_1_reg_730_reg(4),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_39,
      Q => zext_ln123_1_reg_730_reg(5),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_38,
      Q => zext_ln123_1_reg_730_reg(6),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_37,
      Q => zext_ln123_1_reg_730_reg(7),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_36,
      Q => zext_ln123_1_reg_730_reg(8),
      R => '0'
    );
\zext_ln123_reg_696[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln128_reg_673_pp0_iter1_reg,
      I1 => ap_block_pp0_stage0_11001,
      O => zext_ln123_reg_696_reg0
    );
\zext_ln123_reg_696_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_reg(0),
      Q => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[0]\,
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_reg(1),
      Q => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[1]\,
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_reg(2),
      Q => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[2]\,
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_reg(3),
      Q => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[3]\,
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_reg(4),
      Q => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[4]\,
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_reg(5),
      Q => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[5]\,
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_reg(6),
      Q => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[6]\,
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_reg(7),
      Q => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[7]\,
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[0]\,
      Q => zext_ln123_reg_696_pp0_iter4_reg_reg(0),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[1]\,
      Q => zext_ln123_reg_696_pp0_iter4_reg_reg(1),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[2]\,
      Q => zext_ln123_reg_696_pp0_iter4_reg_reg(2),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[3]\,
      Q => zext_ln123_reg_696_pp0_iter4_reg_reg(3),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[4]\,
      Q => zext_ln123_reg_696_pp0_iter4_reg_reg(4),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[5]\,
      Q => zext_ln123_reg_696_pp0_iter4_reg_reg(5),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[6]\,
      Q => zext_ln123_reg_696_pp0_iter4_reg_reg(6),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[7]\,
      Q => zext_ln123_reg_696_pp0_iter4_reg_reg(7),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_pp0_iter4_reg_reg(0),
      Q => zext_ln123_reg_696_pp0_iter5_reg_reg(0),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_pp0_iter4_reg_reg(1),
      Q => zext_ln123_reg_696_pp0_iter5_reg_reg(1),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_pp0_iter4_reg_reg(2),
      Q => zext_ln123_reg_696_pp0_iter5_reg_reg(2),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_pp0_iter4_reg_reg(3),
      Q => zext_ln123_reg_696_pp0_iter5_reg_reg(3),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_pp0_iter4_reg_reg(4),
      Q => zext_ln123_reg_696_pp0_iter5_reg_reg(4),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_pp0_iter4_reg_reg(5),
      Q => zext_ln123_reg_696_pp0_iter5_reg_reg(5),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_pp0_iter4_reg_reg(6),
      Q => zext_ln123_reg_696_pp0_iter5_reg_reg(6),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_pp0_iter4_reg_reg(7),
      Q => zext_ln123_reg_696_pp0_iter5_reg_reg(7),
      R => '0'
    );
\zext_ln123_reg_696_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => b_V_reg_677(0),
      Q => zext_ln123_reg_696_reg(0),
      R => '0'
    );
\zext_ln123_reg_696_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => b_V_reg_677(1),
      Q => zext_ln123_reg_696_reg(1),
      R => '0'
    );
\zext_ln123_reg_696_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => b_V_reg_677(2),
      Q => zext_ln123_reg_696_reg(2),
      R => '0'
    );
\zext_ln123_reg_696_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => b_V_reg_677(3),
      Q => zext_ln123_reg_696_reg(3),
      R => '0'
    );
\zext_ln123_reg_696_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => b_V_reg_677(4),
      Q => zext_ln123_reg_696_reg(4),
      R => '0'
    );
\zext_ln123_reg_696_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => b_V_reg_677(5),
      Q => zext_ln123_reg_696_reg(5),
      R => '0'
    );
\zext_ln123_reg_696_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => b_V_reg_677(6),
      Q => zext_ln123_reg_696_reg(6),
      R => '0'
    );
\zext_ln123_reg_696_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => b_V_reg_677(7),
      Q => zext_ln123_reg_696_reg(7),
      R => '0'
    );
\zext_ln1347_1_reg_735_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => r_V_reg_690_pp0_iter3_reg(0),
      Q => zext_ln1347_1_reg_735(0),
      R => '0'
    );
\zext_ln1347_1_reg_735_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => r_V_reg_690_pp0_iter3_reg(1),
      Q => zext_ln1347_1_reg_735(1),
      R => '0'
    );
\zext_ln1347_1_reg_735_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => r_V_reg_690_pp0_iter3_reg(2),
      Q => zext_ln1347_1_reg_735(2),
      R => '0'
    );
\zext_ln1347_1_reg_735_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => r_V_reg_690_pp0_iter3_reg(3),
      Q => zext_ln1347_1_reg_735(3),
      R => '0'
    );
\zext_ln1347_1_reg_735_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => r_V_reg_690_pp0_iter3_reg(4),
      Q => zext_ln1347_1_reg_735(4),
      R => '0'
    );
\zext_ln1347_1_reg_735_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => r_V_reg_690_pp0_iter3_reg(5),
      Q => zext_ln1347_1_reg_735(5),
      R => '0'
    );
\zext_ln1347_1_reg_735_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => r_V_reg_690_pp0_iter3_reg(6),
      Q => zext_ln1347_1_reg_735(6),
      R => '0'
    );
\zext_ln1347_1_reg_735_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => r_V_reg_690_pp0_iter3_reg(7),
      Q => zext_ln1347_1_reg_735(7),
      R => '0'
    );
\zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1347_reg_703_reg(0),
      Q => \zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2_n_3\
    );
\zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1347_reg_703_reg(1),
      Q => \zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2_n_3\
    );
\zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1347_reg_703_reg(2),
      Q => \zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2_n_3\
    );
\zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1347_reg_703_reg(3),
      Q => \zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2_n_3\
    );
\zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1347_reg_703_reg(4),
      Q => \zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2_n_3\
    );
\zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1347_reg_703_reg(5),
      Q => \zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2_n_3\
    );
\zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1347_reg_703_reg(6),
      Q => \zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2_n_3\
    );
\zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1347_reg_703_reg(7),
      Q => \zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2_n_3\
    );
\zext_ln1347_reg_703_pp0_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2_n_3\,
      Q => zext_ln1347_reg_703_pp0_iter5_reg_reg(0),
      R => '0'
    );
\zext_ln1347_reg_703_pp0_iter5_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2_n_3\,
      Q => zext_ln1347_reg_703_pp0_iter5_reg_reg(1),
      R => '0'
    );
\zext_ln1347_reg_703_pp0_iter5_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2_n_3\,
      Q => zext_ln1347_reg_703_pp0_iter5_reg_reg(2),
      R => '0'
    );
\zext_ln1347_reg_703_pp0_iter5_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2_n_3\,
      Q => zext_ln1347_reg_703_pp0_iter5_reg_reg(3),
      R => '0'
    );
\zext_ln1347_reg_703_pp0_iter5_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2_n_3\,
      Q => zext_ln1347_reg_703_pp0_iter5_reg_reg(4),
      R => '0'
    );
\zext_ln1347_reg_703_pp0_iter5_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2_n_3\,
      Q => zext_ln1347_reg_703_pp0_iter5_reg_reg(5),
      R => '0'
    );
\zext_ln1347_reg_703_pp0_iter5_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2_n_3\,
      Q => zext_ln1347_reg_703_pp0_iter5_reg_reg(6),
      R => '0'
    );
\zext_ln1347_reg_703_pp0_iter5_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2_n_3\,
      Q => zext_ln1347_reg_703_pp0_iter5_reg_reg(7),
      R => '0'
    );
\zext_ln1347_reg_703_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => g_V_reg_684(0),
      Q => zext_ln1347_reg_703_reg(0),
      R => '0'
    );
\zext_ln1347_reg_703_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => g_V_reg_684(1),
      Q => zext_ln1347_reg_703_reg(1),
      R => '0'
    );
\zext_ln1347_reg_703_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => g_V_reg_684(2),
      Q => zext_ln1347_reg_703_reg(2),
      R => '0'
    );
\zext_ln1347_reg_703_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => g_V_reg_684(3),
      Q => zext_ln1347_reg_703_reg(3),
      R => '0'
    );
\zext_ln1347_reg_703_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => g_V_reg_684(4),
      Q => zext_ln1347_reg_703_reg(4),
      R => '0'
    );
\zext_ln1347_reg_703_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => g_V_reg_684(5),
      Q => zext_ln1347_reg_703_reg(5),
      R => '0'
    );
\zext_ln1347_reg_703_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => g_V_reg_684(6),
      Q => zext_ln1347_reg_703_reg(6),
      R => '0'
    );
\zext_ln1347_reg_703_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => g_V_reg_684(7),
      Q => zext_ln1347_reg_703_reg(7),
      R => '0'
    );
\zext_ln215_1_reg_750_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1347_1_reg_735(0),
      Q => zext_ln215_1_reg_750_pp0_iter5_reg(0),
      R => '0'
    );
\zext_ln215_1_reg_750_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1347_1_reg_735(1),
      Q => zext_ln215_1_reg_750_pp0_iter5_reg(1),
      R => '0'
    );
\zext_ln215_1_reg_750_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1347_1_reg_735(2),
      Q => zext_ln215_1_reg_750_pp0_iter5_reg(2),
      R => '0'
    );
\zext_ln215_1_reg_750_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1347_1_reg_735(3),
      Q => zext_ln215_1_reg_750_pp0_iter5_reg(3),
      R => '0'
    );
\zext_ln215_1_reg_750_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1347_1_reg_735(4),
      Q => zext_ln215_1_reg_750_pp0_iter5_reg(4),
      R => '0'
    );
\zext_ln215_1_reg_750_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1347_1_reg_735(5),
      Q => zext_ln215_1_reg_750_pp0_iter5_reg(5),
      R => '0'
    );
\zext_ln215_1_reg_750_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1347_1_reg_735(6),
      Q => zext_ln215_1_reg_750_pp0_iter5_reg(6),
      R => '0'
    );
\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1347_1_reg_735(7),
      Q => zext_ln215_1_reg_750_pp0_iter5_reg(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi is
  port (
    full_n_reg : out STD_LOGIC;
    gmem0_ARREADY : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY : in STD_LOGIC;
    \data_p2_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi is
begin
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi_read
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.ARVALID_Dummy_reg\,
      \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) => \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0),
      \data_p1_reg[7]\(7 downto 0) => \data_p1_reg[7]\(7 downto 0),
      \data_p2_reg[63]\(63 downto 0) => \data_p2_reg[63]\(63 downto 0),
      full_n_reg => full_n_reg,
      m_axi_gmem0_ARADDR(61 downto 0) => m_axi_gmem0_ARADDR(61 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      s_ready_t_reg => gmem0_ARREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi is
  port (
    full_n_reg : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    gmem1_ARREADY : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \state_reg[0]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY : in STD_LOGIC;
    \data_p2_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \j_reg_238_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_238_reg[0]_0\ : in STD_LOGIC;
    gmem0_ARREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi is
begin
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi_read
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.ARVALID_Dummy_reg\,
      \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) => \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0),
      \data_p1_reg[7]\(7 downto 0) => \data_p1_reg[7]\(7 downto 0),
      \data_p2_reg[63]\(63 downto 0) => \data_p2_reg[63]\(63 downto 0),
      full_n_reg => full_n_reg,
      gmem0_ARREADY => gmem0_ARREADY,
      \j_reg_238_reg[0]\(0) => \j_reg_238_reg[0]\(0),
      \j_reg_238_reg[0]_0\ => \j_reg_238_reg[0]_0\,
      m_axi_gmem1_ARADDR(61 downto 0) => m_axi_gmem1_ARADDR(61 downto 0),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      s_ready_t_reg => gmem1_ARREADY,
      \state_reg[0]\ => \state_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_xFInRange_9_0_2160_3840_15_0_1_9_1_3_s is
  port (
    \SRL_SIG_reg[1][6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][6]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][6]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][6]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][6]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][6]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][6]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][6]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][6]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][6]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][6]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][6]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][6]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][6]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    \icmp_ln92_reg_705_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_17\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    \icmp_ln92_reg_705_reg[0]_1\ : out STD_LOGIC;
    \and_ln1348_5_reg_719_reg[0]_0\ : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_1_reg_709[0]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_1_reg_709[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_1_reg_709[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_1_reg_709[0]_i_2_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_1_reg_709[0]_i_2_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_1_reg_709[0]_i_2_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_1_reg_709[0]_i_2_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_1_reg_709[0]_i_2_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_1_reg_709[0]_i_2_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_1_reg_709[0]_i_2_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_3_reg_714[0]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_3_reg_714[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_3_reg_714[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_3_reg_714[0]_i_2_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_3_reg_714[0]_i_2_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_3_reg_714[0]_i_2_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_3_reg_714[0]_i_2_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_3_reg_714[0]_i_2_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_3_reg_714[0]_i_2_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_3_reg_714[0]_i_2_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_3_reg_714[0]_i_2_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_3_reg_714[0]_i_2_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_5_reg_719[0]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_5_reg_719[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_5_reg_719[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_5_reg_719[0]_i_2_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_5_reg_719[0]_i_2_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_5_reg_719[0]_i_2_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_5_reg_719[0]_i_2_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_5_reg_719[0]_i_2_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_5_reg_719[0]_i_2_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_5_reg_719[0]_i_2_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_5_reg_719[0]_i_2_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \and_ln1348_5_reg_719[0]_i_2_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    rgb2hsv_data_empty_n : in STD_LOGIC;
    imgHelper1_data_full_n : in STD_LOGIC;
    low_th_0_0_empty_n : in STD_LOGIC;
    low_th_0_1_empty_n : in STD_LOGIC;
    low_th_0_2_empty_n : in STD_LOGIC;
    high_th_0_0_empty_n : in STD_LOGIC;
    high_th_0_1_empty_n : in STD_LOGIC;
    high_th_0_2_empty_n : in STD_LOGIC;
    low_th_1_0_empty_n : in STD_LOGIC;
    low_th_1_1_empty_n : in STD_LOGIC;
    low_th_1_2_empty_n : in STD_LOGIC;
    high_th_1_0_empty_n : in STD_LOGIC;
    high_th_1_1_empty_n : in STD_LOGIC;
    high_th_1_2_empty_n : in STD_LOGIC;
    low_th_2_0_empty_n : in STD_LOGIC;
    low_th_2_1_empty_n : in STD_LOGIC;
    low_th_2_2_empty_n : in STD_LOGIC;
    high_th_2_0_empty_n : in STD_LOGIC;
    high_th_2_1_empty_n : in STD_LOGIC;
    high_th_2_2_empty_n : in STD_LOGIC;
    img_height_loc_i_channel_empty_n : in STD_LOGIC;
    img_width_loc_i_channel_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    and_ln1348_5_fu_565_p2 : in STD_LOGIC;
    and_ln1348_3_fu_469_p2 : in STD_LOGIC;
    and_ln1348_1_fu_373_p2 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read : in STD_LOGIC;
    imgHelper1_data_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_xFInRange_9_0_2160_3840_15_0_1_9_1_3_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_xFInRange_9_0_2160_3840_15_0_1_9_1_3_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal and_ln1348_1_reg_709 : STD_LOGIC;
  signal \and_ln1348_1_reg_709[0]_i_1_n_3\ : STD_LOGIC;
  signal and_ln1348_3_reg_714 : STD_LOGIC;
  signal \and_ln1348_3_reg_714[0]_i_1_n_3\ : STD_LOGIC;
  signal and_ln1348_5_reg_719 : STD_LOGIC;
  signal \and_ln1348_5_reg_719[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__0_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[2]\ : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_condition_pp0_exit_iter0_state5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__2_n_3\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_3 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_0\ : STD_LOGIC;
  signal bound_reg_695 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal icmp_ln56_10_fu_508_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_10_fu_508_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_10_fu_508_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_11_fu_530_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_11_fu_530_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_11_fu_530_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_1_fu_294_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_1_fu_294_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_1_fu_294_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_2_fu_316_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_2_fu_316_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_2_fu_316_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_3_fu_338_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_3_fu_338_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_3_fu_338_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_4_fu_379_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_4_fu_379_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_4_fu_379_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_5_fu_390_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_5_fu_390_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_5_fu_390_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_6_fu_412_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_6_fu_412_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_6_fu_412_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_7_fu_434_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_7_fu_434_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_7_fu_434_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_8_fu_475_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_8_fu_475_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_8_fu_475_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_9_fu_486_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_9_fu_486_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_9_fu_486_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_1_fu_327_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln890_1_fu_327_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln890_1_fu_327_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_2_fu_401_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln890_2_fu_401_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln890_2_fu_401_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_3_fu_423_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln890_3_fu_423_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln890_3_fu_423_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_4_fu_497_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln890_4_fu_497_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln890_4_fu_497_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_5_fu_519_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln890_5_fu_519_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln890_5_fu_519_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln890_fu_305_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln890_fu_305_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln890_fu_305_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__1_n_5\ : STD_LOGIC;
  signal \icmp_ln92_fu_254_p2_carry__1_n_6\ : STD_LOGIC;
  signal icmp_ln92_fu_254_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln92_fu_254_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln92_fu_254_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln92_fu_254_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln92_fu_254_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln92_fu_254_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln92_fu_254_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln92_fu_254_p2_carry_n_6 : STD_LOGIC;
  signal \icmp_ln92_reg_705[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln92_reg_705_pp0_iter1_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \^icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0\ : STD_LOGIC;
  signal \^icmp_ln92_reg_705_reg[0]_0\ : STD_LOGIC;
  signal \^icmp_ln92_reg_705_reg[0]_1\ : STD_LOGIC;
  signal \icmp_ln92_reg_705_reg_n_3_[0]\ : STD_LOGIC;
  signal indvar_flatten_reg_229 : STD_LOGIC;
  signal indvar_flatten_reg_2290 : STD_LOGIC;
  signal \indvar_flatten_reg_229[0]_i_4_n_3\ : STD_LOGIC;
  signal indvar_flatten_reg_229_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \indvar_flatten_reg_229_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_229_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_10 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_11 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_12 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_13 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_14 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_15 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_16 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_17 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_18 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_19 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_20 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_21 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_22 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_23 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_24 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_25 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_26 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_27 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_28 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_29 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_3 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_30 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_31 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_32 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_33 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_34 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_4 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_5 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_6 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_7 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_8 : STD_LOGIC;
  signal mul_mul_16ns_16ns_32_4_1_U59_n_9 : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal NLW_icmp_ln56_10_fu_508_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_11_fu_530_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_1_fu_294_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_2_fu_316_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_3_fu_338_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_4_fu_379_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_5_fu_390_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_6_fu_412_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_7_fu_434_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_8_fu_475_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_9_fu_486_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln56_fu_283_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln890_1_fu_327_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln890_2_fu_401_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln890_3_fu_423_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln890_4_fu_497_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln890_5_fu_519_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln890_fu_305_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln92_fu_254_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln92_fu_254_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln92_fu_254_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln92_fu_254_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_reg_229_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \and_ln1348_5_reg_719[0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair157";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_10_fu_508_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_11_fu_530_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_1_fu_294_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_2_fu_316_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_3_fu_338_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_4_fu_379_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_5_fu_390_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_6_fu_412_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_7_fu_434_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_8_fu_475_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_9_fu_486_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln56_fu_283_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_1_fu_327_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_2_fu_401_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_3_fu_423_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_4_fu_497_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_5_fu_519_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln890_fu_305_p2_carry : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln92_reg_705[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \icmp_ln92_reg_705_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair156";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_229_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_229_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_229_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_229_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_229_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_229_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_229_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_229_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__10\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__11\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__12\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__13\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__14\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__15\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__16\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__17\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__18\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__4\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__5\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__6\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__7\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__8\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__9\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2__1\ : label is "soft_lutpair155";
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  ap_enable_reg_pp0_iter2_reg_0 <= \^ap_enable_reg_pp0_iter2_reg_0\;
  \icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0\ <= \^icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0\;
  \icmp_ln92_reg_705_reg[0]_0\ <= \^icmp_ln92_reg_705_reg[0]_0\;
  \icmp_ln92_reg_705_reg[0]_1\ <= \^icmp_ln92_reg_705_reg[0]_1\;
\SRL_SIG[0][7]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE00FE"
    )
        port map (
      I0 => and_ln1348_5_reg_719,
      I1 => and_ln1348_1_reg_709,
      I2 => and_ln1348_3_reg_714,
      I3 => \^icmp_ln92_reg_705_reg[0]_1\,
      I4 => \SRL_SIG_reg[0]_1\(0),
      O => \and_ln1348_5_reg_719_reg[0]_0\
    );
\and_ln1348_1_reg_709[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => and_ln1348_1_fu_373_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^icmp_ln92_reg_705_reg[0]_0\,
      I3 => \icmp_ln92_reg_705_reg_n_3_[0]\,
      I4 => and_ln1348_1_reg_709,
      O => \and_ln1348_1_reg_709[0]_i_1_n_3\
    );
\and_ln1348_1_reg_709_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln1348_1_reg_709[0]_i_1_n_3\,
      Q => and_ln1348_1_reg_709,
      R => '0'
    );
\and_ln1348_3_reg_714[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => and_ln1348_3_fu_469_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^icmp_ln92_reg_705_reg[0]_0\,
      I3 => \icmp_ln92_reg_705_reg_n_3_[0]\,
      I4 => and_ln1348_3_reg_714,
      O => \and_ln1348_3_reg_714[0]_i_1_n_3\
    );
\and_ln1348_3_reg_714_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln1348_3_reg_714[0]_i_1_n_3\,
      Q => and_ln1348_3_reg_714,
      R => '0'
    );
\and_ln1348_5_reg_719[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => and_ln1348_5_fu_565_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^icmp_ln92_reg_705_reg[0]_0\,
      I3 => \icmp_ln92_reg_705_reg_n_3_[0]\,
      I4 => and_ln1348_5_reg_719,
      O => \and_ln1348_5_reg_719[0]_i_1_n_3\
    );
\and_ln1348_5_reg_719_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln1348_5_reg_719[0]_i_1_n_3\,
      Q => and_ln1348_5_reg_719,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^ap_cs_fsm_reg[0]_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\,
      I1 => \ap_CS_fsm_reg_n_3_[1]\,
      I2 => \ap_CS_fsm_reg_n_3_[2]\,
      I3 => \ap_CS_fsm_reg_n_3_[0]\,
      I4 => \^q\(0),
      I5 => \ap_CS_fsm[1]_i_3__0_n_3\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[1]_i_3__0_n_3\
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[4]_i_2__0_n_3\,
      I2 => ap_CS_fsm_state4,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAFFBF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_condition_pp0_exit_iter0_state5,
      I3 => \^icmp_ln92_reg_705_reg[0]_0\,
      I4 => \^ap_enable_reg_pp0_iter2_reg_0\,
      O => \ap_CS_fsm[4]_i_2__0_n_3\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A080808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I2 => \^icmp_ln92_reg_705_reg[0]_0\,
      I3 => ap_condition_pp0_exit_iter0_state5,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_enable_reg_pp0_iter1_reg_n_3,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \icmp_ln92_reg_705_reg_n_3_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_3,
      I2 => rgb2hsv_data_empty_n,
      I3 => \^icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0\,
      I4 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I5 => imgHelper1_data_full_n,
      O => \^icmp_ln92_reg_705_reg[0]_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[1]\,
      Q => \ap_CS_fsm_reg_n_3_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[2]\,
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF0000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^icmp_ln92_reg_705_reg[0]_0\,
      I2 => ap_condition_pp0_exit_iter0_state5,
      I3 => ap_CS_fsm_state4,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__2_n_3\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__2_n_3\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state5,
      I1 => ap_enable_reg_pp0_iter1_reg_n_3,
      I2 => \^icmp_ln92_reg_705_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_3\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_3\,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I2 => \^icmp_ln92_reg_705_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_3,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter2_i_1_n_3
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_3,
      Q => \^ap_enable_reg_pp0_iter2_reg_0\,
      R => '0'
    );
\bound_reg_695_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_34,
      Q => bound_reg_695(0),
      R => '0'
    );
\bound_reg_695_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_24,
      Q => bound_reg_695(10),
      R => '0'
    );
\bound_reg_695_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_23,
      Q => bound_reg_695(11),
      R => '0'
    );
\bound_reg_695_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_22,
      Q => bound_reg_695(12),
      R => '0'
    );
\bound_reg_695_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_21,
      Q => bound_reg_695(13),
      R => '0'
    );
\bound_reg_695_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_20,
      Q => bound_reg_695(14),
      R => '0'
    );
\bound_reg_695_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_19,
      Q => bound_reg_695(15),
      R => '0'
    );
\bound_reg_695_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_18,
      Q => bound_reg_695(16),
      R => '0'
    );
\bound_reg_695_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_17,
      Q => bound_reg_695(17),
      R => '0'
    );
\bound_reg_695_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_16,
      Q => bound_reg_695(18),
      R => '0'
    );
\bound_reg_695_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_15,
      Q => bound_reg_695(19),
      R => '0'
    );
\bound_reg_695_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_33,
      Q => bound_reg_695(1),
      R => '0'
    );
\bound_reg_695_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_14,
      Q => bound_reg_695(20),
      R => '0'
    );
\bound_reg_695_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_13,
      Q => bound_reg_695(21),
      R => '0'
    );
\bound_reg_695_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_12,
      Q => bound_reg_695(22),
      R => '0'
    );
\bound_reg_695_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_11,
      Q => bound_reg_695(23),
      R => '0'
    );
\bound_reg_695_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_10,
      Q => bound_reg_695(24),
      R => '0'
    );
\bound_reg_695_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_9,
      Q => bound_reg_695(25),
      R => '0'
    );
\bound_reg_695_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_8,
      Q => bound_reg_695(26),
      R => '0'
    );
\bound_reg_695_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_7,
      Q => bound_reg_695(27),
      R => '0'
    );
\bound_reg_695_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_6,
      Q => bound_reg_695(28),
      R => '0'
    );
\bound_reg_695_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_5,
      Q => bound_reg_695(29),
      R => '0'
    );
\bound_reg_695_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_32,
      Q => bound_reg_695(2),
      R => '0'
    );
\bound_reg_695_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_4,
      Q => bound_reg_695(30),
      R => '0'
    );
\bound_reg_695_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_3,
      Q => bound_reg_695(31),
      R => '0'
    );
\bound_reg_695_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_31,
      Q => bound_reg_695(3),
      R => '0'
    );
\bound_reg_695_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_30,
      Q => bound_reg_695(4),
      R => '0'
    );
\bound_reg_695_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_29,
      Q => bound_reg_695(5),
      R => '0'
    );
\bound_reg_695_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_28,
      Q => bound_reg_695(6),
      R => '0'
    );
\bound_reg_695_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_27,
      Q => bound_reg_695(7),
      R => '0'
    );
\bound_reg_695_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_26,
      Q => bound_reg_695(8),
      R => '0'
    );
\bound_reg_695_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_mul_16ns_16ns_32_4_1_U59_n_25,
      Q => bound_reg_695(9),
      R => '0'
    );
icmp_ln56_10_fu_508_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[1][6]_10\(0),
      CO(2) => icmp_ln56_10_fu_508_p2_carry_n_4,
      CO(1) => icmp_ln56_10_fu_508_p2_carry_n_5,
      CO(0) => icmp_ln56_10_fu_508_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \and_ln1348_5_reg_719[0]_i_2\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_10_fu_508_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \and_ln1348_5_reg_719[0]_i_2_0\(3 downto 0)
    );
icmp_ln56_11_fu_530_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[1][6]_12\(0),
      CO(2) => icmp_ln56_11_fu_530_p2_carry_n_4,
      CO(1) => icmp_ln56_11_fu_530_p2_carry_n_5,
      CO(0) => icmp_ln56_11_fu_530_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \and_ln1348_5_reg_719[0]_i_2_3\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_11_fu_530_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \and_ln1348_5_reg_719[0]_i_2_4\(3 downto 0)
    );
icmp_ln56_1_fu_294_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[1][6]_3\(0),
      CO(2) => icmp_ln56_1_fu_294_p2_carry_n_4,
      CO(1) => icmp_ln56_1_fu_294_p2_carry_n_5,
      CO(0) => icmp_ln56_1_fu_294_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \and_ln1348_1_reg_709[0]_i_2_7\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_1_fu_294_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \and_ln1348_1_reg_709[0]_i_2_8\(3 downto 0)
    );
icmp_ln56_2_fu_316_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[1][6]\(0),
      CO(2) => icmp_ln56_2_fu_316_p2_carry_n_4,
      CO(1) => icmp_ln56_2_fu_316_p2_carry_n_5,
      CO(0) => icmp_ln56_2_fu_316_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_2_fu_316_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
icmp_ln56_3_fu_338_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[1][6]_1\(0),
      CO(2) => icmp_ln56_3_fu_338_p2_carry_n_4,
      CO(1) => icmp_ln56_3_fu_338_p2_carry_n_5,
      CO(0) => icmp_ln56_3_fu_338_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \and_ln1348_1_reg_709[0]_i_2_1\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_3_fu_338_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \and_ln1348_1_reg_709[0]_i_2_2\(3 downto 0)
    );
icmp_ln56_4_fu_379_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[1][6]_6\(0),
      CO(2) => icmp_ln56_4_fu_379_p2_carry_n_4,
      CO(1) => icmp_ln56_4_fu_379_p2_carry_n_5,
      CO(0) => icmp_ln56_4_fu_379_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \and_ln1348_3_reg_714[0]_i_2_3\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_4_fu_379_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \and_ln1348_3_reg_714[0]_i_2_4\(3 downto 0)
    );
icmp_ln56_5_fu_390_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[1][6]_8\(0),
      CO(2) => icmp_ln56_5_fu_390_p2_carry_n_4,
      CO(1) => icmp_ln56_5_fu_390_p2_carry_n_5,
      CO(0) => icmp_ln56_5_fu_390_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \and_ln1348_3_reg_714[0]_i_2_7\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_5_fu_390_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \and_ln1348_3_reg_714[0]_i_2_8\(3 downto 0)
    );
icmp_ln56_6_fu_412_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[1][6]_7\(0),
      CO(2) => icmp_ln56_6_fu_412_p2_carry_n_4,
      CO(1) => icmp_ln56_6_fu_412_p2_carry_n_5,
      CO(0) => icmp_ln56_6_fu_412_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \and_ln1348_3_reg_714[0]_i_2_5\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_6_fu_412_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \and_ln1348_3_reg_714[0]_i_2_6\(3 downto 0)
    );
icmp_ln56_7_fu_434_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[1][6]_4\(0),
      CO(2) => icmp_ln56_7_fu_434_p2_carry_n_4,
      CO(1) => icmp_ln56_7_fu_434_p2_carry_n_5,
      CO(0) => icmp_ln56_7_fu_434_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \and_ln1348_3_reg_714[0]_i_2\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_7_fu_434_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \and_ln1348_3_reg_714[0]_i_2_0\(3 downto 0)
    );
icmp_ln56_8_fu_475_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[1][6]_11\(0),
      CO(2) => icmp_ln56_8_fu_475_p2_carry_n_4,
      CO(1) => icmp_ln56_8_fu_475_p2_carry_n_5,
      CO(0) => icmp_ln56_8_fu_475_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \and_ln1348_5_reg_719[0]_i_2_1\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_8_fu_475_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \and_ln1348_5_reg_719[0]_i_2_2\(3 downto 0)
    );
icmp_ln56_9_fu_486_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[1][6]_15\(0),
      CO(2) => icmp_ln56_9_fu_486_p2_carry_n_4,
      CO(1) => icmp_ln56_9_fu_486_p2_carry_n_5,
      CO(0) => icmp_ln56_9_fu_486_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \and_ln1348_5_reg_719[0]_i_2_9\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_9_fu_486_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \and_ln1348_5_reg_719[0]_i_2_10\(3 downto 0)
    );
icmp_ln56_fu_283_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[1][6]_0\(0),
      CO(2) => icmp_ln56_fu_283_p2_carry_n_4,
      CO(1) => icmp_ln56_fu_283_p2_carry_n_5,
      CO(0) => icmp_ln56_fu_283_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \and_ln1348_1_reg_709[0]_i_2\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln56_fu_283_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \and_ln1348_1_reg_709[0]_i_2_0\(3 downto 0)
    );
icmp_ln890_1_fu_327_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[1][6]_2\(0),
      CO(2) => icmp_ln890_1_fu_327_p2_carry_n_4,
      CO(1) => icmp_ln890_1_fu_327_p2_carry_n_5,
      CO(0) => icmp_ln890_1_fu_327_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \and_ln1348_1_reg_709[0]_i_2_3\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln890_1_fu_327_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \and_ln1348_1_reg_709[0]_i_2_4\(3 downto 0)
    );
icmp_ln890_2_fu_401_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[1][6]_9\(0),
      CO(2) => icmp_ln890_2_fu_401_p2_carry_n_4,
      CO(1) => icmp_ln890_2_fu_401_p2_carry_n_5,
      CO(0) => icmp_ln890_2_fu_401_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \and_ln1348_3_reg_714[0]_i_2_9\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln890_2_fu_401_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \and_ln1348_3_reg_714[0]_i_2_10\(3 downto 0)
    );
icmp_ln890_3_fu_423_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[1][6]_5\(0),
      CO(2) => icmp_ln890_3_fu_423_p2_carry_n_4,
      CO(1) => icmp_ln890_3_fu_423_p2_carry_n_5,
      CO(0) => icmp_ln890_3_fu_423_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \and_ln1348_3_reg_714[0]_i_2_1\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln890_3_fu_423_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \and_ln1348_3_reg_714[0]_i_2_2\(3 downto 0)
    );
icmp_ln890_4_fu_497_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[1][6]_14\(0),
      CO(2) => icmp_ln890_4_fu_497_p2_carry_n_4,
      CO(1) => icmp_ln890_4_fu_497_p2_carry_n_5,
      CO(0) => icmp_ln890_4_fu_497_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \and_ln1348_5_reg_719[0]_i_2_7\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln890_4_fu_497_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \and_ln1348_5_reg_719[0]_i_2_8\(3 downto 0)
    );
icmp_ln890_5_fu_519_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[1][6]_13\(0),
      CO(2) => icmp_ln890_5_fu_519_p2_carry_n_4,
      CO(1) => icmp_ln890_5_fu_519_p2_carry_n_5,
      CO(0) => icmp_ln890_5_fu_519_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \and_ln1348_5_reg_719[0]_i_2_5\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln890_5_fu_519_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \and_ln1348_5_reg_719[0]_i_2_6\(3 downto 0)
    );
icmp_ln890_fu_305_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => icmp_ln890_fu_305_p2_carry_n_4,
      CO(1) => icmp_ln890_fu_305_p2_carry_n_5,
      CO(0) => icmp_ln890_fu_305_p2_carry_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \and_ln1348_1_reg_709[0]_i_2_5\(3 downto 0),
      O(3 downto 0) => NLW_icmp_ln890_fu_305_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \and_ln1348_1_reg_709[0]_i_2_6\(3 downto 0)
    );
icmp_ln92_fu_254_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln92_fu_254_p2_carry_n_3,
      CO(2) => icmp_ln92_fu_254_p2_carry_n_4,
      CO(1) => icmp_ln92_fu_254_p2_carry_n_5,
      CO(0) => icmp_ln92_fu_254_p2_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln92_fu_254_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln92_fu_254_p2_carry_i_1_n_3,
      S(2) => icmp_ln92_fu_254_p2_carry_i_2_n_3,
      S(1) => icmp_ln92_fu_254_p2_carry_i_3_n_3,
      S(0) => icmp_ln92_fu_254_p2_carry_i_4_n_3
    );
\icmp_ln92_fu_254_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln92_fu_254_p2_carry_n_3,
      CO(3) => \icmp_ln92_fu_254_p2_carry__0_n_3\,
      CO(2) => \icmp_ln92_fu_254_p2_carry__0_n_4\,
      CO(1) => \icmp_ln92_fu_254_p2_carry__0_n_5\,
      CO(0) => \icmp_ln92_fu_254_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln92_fu_254_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln92_fu_254_p2_carry__0_i_1_n_3\,
      S(2) => \icmp_ln92_fu_254_p2_carry__0_i_2_n_3\,
      S(1) => \icmp_ln92_fu_254_p2_carry__0_i_3_n_3\,
      S(0) => \icmp_ln92_fu_254_p2_carry__0_i_4_n_3\
    );
\icmp_ln92_fu_254_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(21),
      I1 => bound_reg_695(21),
      I2 => indvar_flatten_reg_229_reg(22),
      I3 => bound_reg_695(22),
      I4 => bound_reg_695(23),
      I5 => indvar_flatten_reg_229_reg(23),
      O => \icmp_ln92_fu_254_p2_carry__0_i_1_n_3\
    );
\icmp_ln92_fu_254_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(18),
      I1 => bound_reg_695(18),
      I2 => indvar_flatten_reg_229_reg(19),
      I3 => bound_reg_695(19),
      I4 => bound_reg_695(20),
      I5 => indvar_flatten_reg_229_reg(20),
      O => \icmp_ln92_fu_254_p2_carry__0_i_2_n_3\
    );
\icmp_ln92_fu_254_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(16),
      I1 => bound_reg_695(16),
      I2 => indvar_flatten_reg_229_reg(15),
      I3 => bound_reg_695(15),
      I4 => bound_reg_695(17),
      I5 => indvar_flatten_reg_229_reg(17),
      O => \icmp_ln92_fu_254_p2_carry__0_i_3_n_3\
    );
\icmp_ln92_fu_254_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(14),
      I1 => bound_reg_695(14),
      I2 => indvar_flatten_reg_229_reg(12),
      I3 => bound_reg_695(12),
      I4 => bound_reg_695(13),
      I5 => indvar_flatten_reg_229_reg(13),
      O => \icmp_ln92_fu_254_p2_carry__0_i_4_n_3\
    );
\icmp_ln92_fu_254_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln92_fu_254_p2_carry__0_n_3\,
      CO(3) => \NLW_icmp_ln92_fu_254_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => ap_condition_pp0_exit_iter0_state5,
      CO(1) => \icmp_ln92_fu_254_p2_carry__1_n_5\,
      CO(0) => \icmp_ln92_fu_254_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln92_fu_254_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln92_fu_254_p2_carry__1_i_1_n_3\,
      S(1) => \icmp_ln92_fu_254_p2_carry__1_i_2_n_3\,
      S(0) => \icmp_ln92_fu_254_p2_carry__1_i_3_n_3\
    );
\icmp_ln92_fu_254_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => bound_reg_695(31),
      I1 => indvar_flatten_reg_229_reg(31),
      I2 => bound_reg_695(30),
      I3 => indvar_flatten_reg_229_reg(30),
      O => \icmp_ln92_fu_254_p2_carry__1_i_1_n_3\
    );
\icmp_ln92_fu_254_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(27),
      I1 => bound_reg_695(27),
      I2 => indvar_flatten_reg_229_reg(28),
      I3 => bound_reg_695(28),
      I4 => bound_reg_695(29),
      I5 => indvar_flatten_reg_229_reg(29),
      O => \icmp_ln92_fu_254_p2_carry__1_i_2_n_3\
    );
\icmp_ln92_fu_254_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(26),
      I1 => bound_reg_695(26),
      I2 => indvar_flatten_reg_229_reg(24),
      I3 => bound_reg_695(24),
      I4 => bound_reg_695(25),
      I5 => indvar_flatten_reg_229_reg(25),
      O => \icmp_ln92_fu_254_p2_carry__1_i_3_n_3\
    );
icmp_ln92_fu_254_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(10),
      I1 => bound_reg_695(10),
      I2 => indvar_flatten_reg_229_reg(9),
      I3 => bound_reg_695(9),
      I4 => bound_reg_695(11),
      I5 => indvar_flatten_reg_229_reg(11),
      O => icmp_ln92_fu_254_p2_carry_i_1_n_3
    );
icmp_ln92_fu_254_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(7),
      I1 => bound_reg_695(7),
      I2 => indvar_flatten_reg_229_reg(6),
      I3 => bound_reg_695(6),
      I4 => bound_reg_695(8),
      I5 => indvar_flatten_reg_229_reg(8),
      O => icmp_ln92_fu_254_p2_carry_i_2_n_3
    );
icmp_ln92_fu_254_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(4),
      I1 => bound_reg_695(4),
      I2 => indvar_flatten_reg_229_reg(3),
      I3 => bound_reg_695(3),
      I4 => bound_reg_695(5),
      I5 => indvar_flatten_reg_229_reg(5),
      O => icmp_ln92_fu_254_p2_carry_i_3_n_3
    );
icmp_ln92_fu_254_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(0),
      I1 => bound_reg_695(0),
      I2 => indvar_flatten_reg_229_reg(1),
      I3 => bound_reg_695(1),
      I4 => bound_reg_695(2),
      I5 => indvar_flatten_reg_229_reg(2),
      O => icmp_ln92_fu_254_p2_carry_i_4_n_3
    );
\icmp_ln92_reg_705[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state5,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^icmp_ln92_reg_705_reg[0]_0\,
      I3 => \icmp_ln92_reg_705_reg_n_3_[0]\,
      O => \icmp_ln92_reg_705[0]_i_1_n_3\
    );
\icmp_ln92_reg_705_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \icmp_ln92_reg_705_reg_n_3_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^icmp_ln92_reg_705_reg[0]_0\,
      I3 => \^icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0\,
      O => \icmp_ln92_reg_705_pp0_iter1_reg[0]_i_1_n_3\
    );
\icmp_ln92_reg_705_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln92_reg_705_pp0_iter1_reg[0]_i_1_n_3\,
      Q => \^icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0\,
      R => '0'
    );
\icmp_ln92_reg_705_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln92_reg_705[0]_i_1_n_3\,
      Q => \icmp_ln92_reg_705_reg_n_3_[0]\,
      R => '0'
    );
\indvar_flatten_reg_229[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0000"
    )
        port map (
      I0 => \^icmp_ln92_reg_705_reg[0]_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_condition_pp0_exit_iter0_state5,
      I4 => ap_CS_fsm_state4,
      O => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^icmp_ln92_reg_705_reg[0]_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_condition_pp0_exit_iter0_state5,
      O => indvar_flatten_reg_2290
    );
\indvar_flatten_reg_229[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_229_reg(0),
      O => \indvar_flatten_reg_229[0]_i_4_n_3\
    );
\indvar_flatten_reg_229_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[0]_i_3_n_10\,
      Q => indvar_flatten_reg_229_reg(0),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_reg_229_reg[0]_i_3_n_3\,
      CO(2) => \indvar_flatten_reg_229_reg[0]_i_3_n_4\,
      CO(1) => \indvar_flatten_reg_229_reg[0]_i_3_n_5\,
      CO(0) => \indvar_flatten_reg_229_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten_reg_229_reg[0]_i_3_n_7\,
      O(2) => \indvar_flatten_reg_229_reg[0]_i_3_n_8\,
      O(1) => \indvar_flatten_reg_229_reg[0]_i_3_n_9\,
      O(0) => \indvar_flatten_reg_229_reg[0]_i_3_n_10\,
      S(3 downto 1) => indvar_flatten_reg_229_reg(3 downto 1),
      S(0) => \indvar_flatten_reg_229[0]_i_4_n_3\
    );
\indvar_flatten_reg_229_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[8]_i_1_n_8\,
      Q => indvar_flatten_reg_229_reg(10),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[8]_i_1_n_7\,
      Q => indvar_flatten_reg_229_reg(11),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[12]_i_1_n_10\,
      Q => indvar_flatten_reg_229_reg(12),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_229_reg[8]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_229_reg[12]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_229_reg[12]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_229_reg[12]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_229_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_229_reg[12]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_229_reg[12]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_229_reg[12]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_229_reg[12]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_229_reg(15 downto 12)
    );
\indvar_flatten_reg_229_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[12]_i_1_n_9\,
      Q => indvar_flatten_reg_229_reg(13),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[12]_i_1_n_8\,
      Q => indvar_flatten_reg_229_reg(14),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[12]_i_1_n_7\,
      Q => indvar_flatten_reg_229_reg(15),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[16]_i_1_n_10\,
      Q => indvar_flatten_reg_229_reg(16),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_229_reg[12]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_229_reg[16]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_229_reg[16]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_229_reg[16]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_229_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_229_reg[16]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_229_reg[16]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_229_reg[16]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_229_reg[16]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_229_reg(19 downto 16)
    );
\indvar_flatten_reg_229_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[16]_i_1_n_9\,
      Q => indvar_flatten_reg_229_reg(17),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[16]_i_1_n_8\,
      Q => indvar_flatten_reg_229_reg(18),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[16]_i_1_n_7\,
      Q => indvar_flatten_reg_229_reg(19),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[0]_i_3_n_9\,
      Q => indvar_flatten_reg_229_reg(1),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[20]_i_1_n_10\,
      Q => indvar_flatten_reg_229_reg(20),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_229_reg[16]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_229_reg[20]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_229_reg[20]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_229_reg[20]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_229_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_229_reg[20]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_229_reg[20]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_229_reg[20]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_229_reg[20]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_229_reg(23 downto 20)
    );
\indvar_flatten_reg_229_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[20]_i_1_n_9\,
      Q => indvar_flatten_reg_229_reg(21),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[20]_i_1_n_8\,
      Q => indvar_flatten_reg_229_reg(22),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[20]_i_1_n_7\,
      Q => indvar_flatten_reg_229_reg(23),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[24]_i_1_n_10\,
      Q => indvar_flatten_reg_229_reg(24),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_229_reg[20]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_229_reg[24]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_229_reg[24]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_229_reg[24]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_229_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_229_reg[24]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_229_reg[24]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_229_reg[24]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_229_reg[24]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_229_reg(27 downto 24)
    );
\indvar_flatten_reg_229_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[24]_i_1_n_9\,
      Q => indvar_flatten_reg_229_reg(25),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[24]_i_1_n_8\,
      Q => indvar_flatten_reg_229_reg(26),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[24]_i_1_n_7\,
      Q => indvar_flatten_reg_229_reg(27),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[28]_i_1_n_10\,
      Q => indvar_flatten_reg_229_reg(28),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_229_reg[24]_i_1_n_3\,
      CO(3) => \NLW_indvar_flatten_reg_229_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten_reg_229_reg[28]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_229_reg[28]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_229_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_229_reg[28]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_229_reg[28]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_229_reg[28]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_229_reg[28]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_229_reg(31 downto 28)
    );
\indvar_flatten_reg_229_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[28]_i_1_n_9\,
      Q => indvar_flatten_reg_229_reg(29),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[0]_i_3_n_8\,
      Q => indvar_flatten_reg_229_reg(2),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[28]_i_1_n_8\,
      Q => indvar_flatten_reg_229_reg(30),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[28]_i_1_n_7\,
      Q => indvar_flatten_reg_229_reg(31),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[0]_i_3_n_7\,
      Q => indvar_flatten_reg_229_reg(3),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[4]_i_1_n_10\,
      Q => indvar_flatten_reg_229_reg(4),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_229_reg[0]_i_3_n_3\,
      CO(3) => \indvar_flatten_reg_229_reg[4]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_229_reg[4]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_229_reg[4]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_229_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_229_reg[4]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_229_reg[4]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_229_reg[4]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_229_reg[4]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_229_reg(7 downto 4)
    );
\indvar_flatten_reg_229_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[4]_i_1_n_9\,
      Q => indvar_flatten_reg_229_reg(5),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[4]_i_1_n_8\,
      Q => indvar_flatten_reg_229_reg(6),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[4]_i_1_n_7\,
      Q => indvar_flatten_reg_229_reg(7),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[8]_i_1_n_10\,
      Q => indvar_flatten_reg_229_reg(8),
      R => indvar_flatten_reg_229
    );
\indvar_flatten_reg_229_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_229_reg[4]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_229_reg[8]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_229_reg[8]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_229_reg[8]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_229_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_229_reg[8]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_229_reg[8]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_229_reg[8]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_229_reg[8]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_229_reg(11 downto 8)
    );
\indvar_flatten_reg_229_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2290,
      D => \indvar_flatten_reg_229_reg[8]_i_1_n_9\,
      Q => indvar_flatten_reg_229_reg(9),
      R => indvar_flatten_reg_229
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => low_th_0_0_empty_n,
      O => \ap_CS_fsm_reg[5]_0\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => low_th_0_1_empty_n,
      O => \ap_CS_fsm_reg[5]_1\
    );
\internal_full_n_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => high_th_1_1_empty_n,
      O => \ap_CS_fsm_reg[5]_10\
    );
\internal_full_n_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => high_th_1_2_empty_n,
      O => \ap_CS_fsm_reg[5]_11\
    );
\internal_full_n_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => low_th_2_0_empty_n,
      O => \ap_CS_fsm_reg[5]_12\
    );
\internal_full_n_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => low_th_2_1_empty_n,
      O => \ap_CS_fsm_reg[5]_13\
    );
\internal_full_n_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => low_th_2_2_empty_n,
      O => \ap_CS_fsm_reg[5]_14\
    );
\internal_full_n_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => high_th_2_0_empty_n,
      O => \ap_CS_fsm_reg[5]_15\
    );
\internal_full_n_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => high_th_2_1_empty_n,
      O => \ap_CS_fsm_reg[5]_16\
    );
\internal_full_n_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => high_th_2_2_empty_n,
      O => \ap_CS_fsm_reg[5]_17\
    );
\internal_full_n_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => img_height_loc_i_channel_empty_n,
      O => \ap_CS_fsm_reg[5]_18\
    );
\internal_full_n_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => img_width_loc_i_channel_empty_n,
      O => \ap_CS_fsm_reg[5]_19\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => low_th_0_2_empty_n,
      O => \ap_CS_fsm_reg[5]_2\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => high_th_0_0_empty_n,
      O => \ap_CS_fsm_reg[5]_3\
    );
\internal_full_n_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007000"
    )
        port map (
      I0 => imgHelper1_data_empty_n,
      I1 => xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read,
      I2 => imgHelper1_data_full_n,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I4 => \^icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0\,
      I5 => \^icmp_ln92_reg_705_reg[0]_0\,
      O => internal_empty_n_reg_1
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => high_th_0_1_empty_n,
      O => \ap_CS_fsm_reg[5]_4\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => high_th_0_2_empty_n,
      O => \ap_CS_fsm_reg[5]_5\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => low_th_1_0_empty_n,
      O => \ap_CS_fsm_reg[5]_6\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => low_th_1_1_empty_n,
      O => \ap_CS_fsm_reg[5]_7\
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => low_th_1_2_empty_n,
      O => \ap_CS_fsm_reg[5]_8\
    );
\internal_full_n_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => high_th_1_0_empty_n,
      O => \ap_CS_fsm_reg[5]_9\
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880888888888888"
    )
        port map (
      I0 => xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read,
      I1 => imgHelper1_data_empty_n,
      I2 => \^icmp_ln92_reg_705_reg[0]_0\,
      I3 => \^icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0\,
      I4 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I5 => imgHelper1_data_full_n,
      O => mOutPtr110_out_0
    );
\mOutPtr[0]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F00800080FF7F"
    )
        port map (
      I0 => rgb2hsv_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_3,
      I2 => p_3_in,
      I3 => \icmp_ln92_reg_705_reg_n_3_[0]\,
      I4 => \mOutPtr_reg[0]\,
      I5 => \mOutPtr_reg[0]_0\,
      O => internal_empty_n_reg
    );
\mOutPtr[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^icmp_ln92_reg_705_reg[0]_0\,
      O => p_3_in
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \icmp_ln92_reg_705_reg_n_3_[0]\,
      I1 => \^icmp_ln92_reg_705_reg[0]_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_3,
      I4 => rgb2hsv_data_empty_n,
      I5 => \mOutPtr_reg[0]\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFFFFFFFFFF"
    )
        port map (
      I0 => \icmp_ln92_reg_705_reg_n_3_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_3,
      I2 => rgb2hsv_data_empty_n,
      I3 => \^icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0\,
      I4 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I5 => imgHelper1_data_full_n,
      O => \^icmp_ln92_reg_705_reg[0]_1\
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF7F"
    )
        port map (
      I0 => rgb2hsv_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_3,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^icmp_ln92_reg_705_reg[0]_0\,
      I4 => \icmp_ln92_reg_705_reg_n_3_[0]\,
      I5 => \mOutPtr_reg[0]\,
      O => internal_empty_n_reg_0
    );
mul_mul_16ns_16ns_32_4_1_U59: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_mul_16ns_16ns_32_4_1
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(15 downto 0) => B(15 downto 0),
      D(31) => mul_mul_16ns_16ns_32_4_1_U59_n_3,
      D(30) => mul_mul_16ns_16ns_32_4_1_U59_n_4,
      D(29) => mul_mul_16ns_16ns_32_4_1_U59_n_5,
      D(28) => mul_mul_16ns_16ns_32_4_1_U59_n_6,
      D(27) => mul_mul_16ns_16ns_32_4_1_U59_n_7,
      D(26) => mul_mul_16ns_16ns_32_4_1_U59_n_8,
      D(25) => mul_mul_16ns_16ns_32_4_1_U59_n_9,
      D(24) => mul_mul_16ns_16ns_32_4_1_U59_n_10,
      D(23) => mul_mul_16ns_16ns_32_4_1_U59_n_11,
      D(22) => mul_mul_16ns_16ns_32_4_1_U59_n_12,
      D(21) => mul_mul_16ns_16ns_32_4_1_U59_n_13,
      D(20) => mul_mul_16ns_16ns_32_4_1_U59_n_14,
      D(19) => mul_mul_16ns_16ns_32_4_1_U59_n_15,
      D(18) => mul_mul_16ns_16ns_32_4_1_U59_n_16,
      D(17) => mul_mul_16ns_16ns_32_4_1_U59_n_17,
      D(16) => mul_mul_16ns_16ns_32_4_1_U59_n_18,
      D(15) => mul_mul_16ns_16ns_32_4_1_U59_n_19,
      D(14) => mul_mul_16ns_16ns_32_4_1_U59_n_20,
      D(13) => mul_mul_16ns_16ns_32_4_1_U59_n_21,
      D(12) => mul_mul_16ns_16ns_32_4_1_U59_n_22,
      D(11) => mul_mul_16ns_16ns_32_4_1_U59_n_23,
      D(10) => mul_mul_16ns_16ns_32_4_1_U59_n_24,
      D(9) => mul_mul_16ns_16ns_32_4_1_U59_n_25,
      D(8) => mul_mul_16ns_16ns_32_4_1_U59_n_26,
      D(7) => mul_mul_16ns_16ns_32_4_1_U59_n_27,
      D(6) => mul_mul_16ns_16ns_32_4_1_U59_n_28,
      D(5) => mul_mul_16ns_16ns_32_4_1_U59_n_29,
      D(4) => mul_mul_16ns_16ns_32_4_1_U59_n_30,
      D(3) => mul_mul_16ns_16ns_32_4_1_U59_n_31,
      D(2) => mul_mul_16ns_16ns_32_4_1_U59_n_32,
      D(1) => mul_mul_16ns_16ns_32_4_1_U59_n_33,
      D(0) => mul_mul_16ns_16ns_32_4_1_U59_n_34,
      Q(2) => \^q\(0),
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      \ap_CS_fsm_reg[0]\ => \^ap_cs_fsm_reg[0]_0\,
      ap_clk => ap_clk,
      p_reg_reg => \ap_CS_fsm_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_s is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    icmp_ln92_reg_705_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln92_reg_705_reg[0]\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \gmem0_addr_2_reg_760_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    \icmp_ln92_reg_705_reg[0]_0\ : out STD_LOGIC;
    \and_ln1348_5_reg_719_reg[0]\ : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    gmem0_ARREADY : in STD_LOGIC;
    gmem1_ARREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    rgb2hsv_cols_c_empty_n : in STD_LOGIC;
    high_thresh_c_empty_n : in STD_LOGIC;
    rgb2hsv_rows_c_empty_n : in STD_LOGIC;
    low_thresh_c_empty_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    \j_reg_238_reg[0]\ : in STD_LOGIC;
    colorthresholding_9_0_3_2160_3840_1_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_data_empty_n : in STD_LOGIC;
    imgHelper1_data_full_n : in STD_LOGIC;
    rgb2hsv_data_dout : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read : in STD_LOGIC;
    imgHelper1_data_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    xfMat2axis_24_0_2160_3840_1_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgr2hsv_9_2160_3840_1_U0_ap_idle : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC;
    \low_th_2_2_fu_86_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \high_th_2_2_fu_70_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \SRL_SIG_reg[0][63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_s is
  signal and_ln1348_1_fu_373_p2 : STD_LOGIC;
  signal and_ln1348_3_fu_469_p2 : STD_LOGIC;
  signal and_ln1348_5_fu_565_p2 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_return_0_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_1_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_sync_channel_write_high_th_0_0 : STD_LOGIC;
  signal ap_sync_channel_write_high_th_0_1 : STD_LOGIC;
  signal ap_sync_channel_write_high_th_0_2 : STD_LOGIC;
  signal ap_sync_channel_write_high_th_1_0 : STD_LOGIC;
  signal ap_sync_channel_write_high_th_1_1 : STD_LOGIC;
  signal ap_sync_channel_write_high_th_1_2 : STD_LOGIC;
  signal ap_sync_channel_write_high_th_2_0 : STD_LOGIC;
  signal ap_sync_channel_write_high_th_2_1 : STD_LOGIC;
  signal ap_sync_channel_write_high_th_2_2 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_0_0 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_0_1 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_0_2 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_1_0 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_1_1 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_1_2 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_2_0 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_2_1 : STD_LOGIC;
  signal ap_sync_channel_write_low_th_2_2 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_0_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_0_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_0_2 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_1_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_1_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_1_2 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_2_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_2_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_high_th_2_2 : STD_LOGIC;
  signal ap_sync_reg_channel_write_img_height_loc_i_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_0_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_0_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_0_2 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_1_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_1_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_1_2 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_1 : STD_LOGIC;
  signal ap_sync_reg_channel_write_low_th_2_2_reg_n_3 : STD_LOGIC;
  signal \^ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_loop_vitis_loop_138_1_proc_u0_ap_ready\ : STD_LOGIC;
  signal ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_n_3 : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_return_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_return_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_n_4 : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_11 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_12 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_13 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_14 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_15 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_16 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_17 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_8 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139 : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_176 : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_177 : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_178 : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180 : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_entry12_U0_n_4 : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_entry12_U0_n_6 : STD_LOGIC;
  signal high_th_0_0_U_n_10 : STD_LOGIC;
  signal high_th_0_0_U_n_11 : STD_LOGIC;
  signal high_th_0_0_U_n_12 : STD_LOGIC;
  signal high_th_0_0_U_n_5 : STD_LOGIC;
  signal high_th_0_0_U_n_6 : STD_LOGIC;
  signal high_th_0_0_U_n_7 : STD_LOGIC;
  signal high_th_0_0_U_n_8 : STD_LOGIC;
  signal high_th_0_0_U_n_9 : STD_LOGIC;
  signal high_th_0_0_empty_n : STD_LOGIC;
  signal high_th_0_0_full_n : STD_LOGIC;
  signal high_th_0_1_U_n_10 : STD_LOGIC;
  signal high_th_0_1_U_n_11 : STD_LOGIC;
  signal high_th_0_1_U_n_12 : STD_LOGIC;
  signal high_th_0_1_U_n_14 : STD_LOGIC;
  signal high_th_0_1_U_n_5 : STD_LOGIC;
  signal high_th_0_1_U_n_6 : STD_LOGIC;
  signal high_th_0_1_U_n_7 : STD_LOGIC;
  signal high_th_0_1_U_n_8 : STD_LOGIC;
  signal high_th_0_1_U_n_9 : STD_LOGIC;
  signal high_th_0_1_empty_n : STD_LOGIC;
  signal high_th_0_1_full_n : STD_LOGIC;
  signal high_th_0_2_U_n_10 : STD_LOGIC;
  signal high_th_0_2_U_n_11 : STD_LOGIC;
  signal high_th_0_2_U_n_12 : STD_LOGIC;
  signal high_th_0_2_U_n_5 : STD_LOGIC;
  signal high_th_0_2_U_n_6 : STD_LOGIC;
  signal high_th_0_2_U_n_7 : STD_LOGIC;
  signal high_th_0_2_U_n_8 : STD_LOGIC;
  signal high_th_0_2_U_n_9 : STD_LOGIC;
  signal high_th_0_2_empty_n : STD_LOGIC;
  signal high_th_0_2_full_n : STD_LOGIC;
  signal high_th_1_0_U_n_10 : STD_LOGIC;
  signal high_th_1_0_U_n_11 : STD_LOGIC;
  signal high_th_1_0_U_n_12 : STD_LOGIC;
  signal high_th_1_0_U_n_5 : STD_LOGIC;
  signal high_th_1_0_U_n_6 : STD_LOGIC;
  signal high_th_1_0_U_n_7 : STD_LOGIC;
  signal high_th_1_0_U_n_8 : STD_LOGIC;
  signal high_th_1_0_U_n_9 : STD_LOGIC;
  signal high_th_1_0_empty_n : STD_LOGIC;
  signal high_th_1_0_full_n : STD_LOGIC;
  signal high_th_1_1_U_n_10 : STD_LOGIC;
  signal high_th_1_1_U_n_11 : STD_LOGIC;
  signal high_th_1_1_U_n_12 : STD_LOGIC;
  signal high_th_1_1_U_n_13 : STD_LOGIC;
  signal high_th_1_1_U_n_5 : STD_LOGIC;
  signal high_th_1_1_U_n_6 : STD_LOGIC;
  signal high_th_1_1_U_n_7 : STD_LOGIC;
  signal high_th_1_1_U_n_8 : STD_LOGIC;
  signal high_th_1_1_U_n_9 : STD_LOGIC;
  signal high_th_1_1_empty_n : STD_LOGIC;
  signal high_th_1_1_full_n : STD_LOGIC;
  signal high_th_1_2_U_n_10 : STD_LOGIC;
  signal high_th_1_2_U_n_11 : STD_LOGIC;
  signal high_th_1_2_U_n_12 : STD_LOGIC;
  signal high_th_1_2_U_n_5 : STD_LOGIC;
  signal high_th_1_2_U_n_6 : STD_LOGIC;
  signal high_th_1_2_U_n_7 : STD_LOGIC;
  signal high_th_1_2_U_n_8 : STD_LOGIC;
  signal high_th_1_2_U_n_9 : STD_LOGIC;
  signal high_th_1_2_empty_n : STD_LOGIC;
  signal high_th_1_2_full_n : STD_LOGIC;
  signal high_th_2_0_U_n_10 : STD_LOGIC;
  signal high_th_2_0_U_n_11 : STD_LOGIC;
  signal high_th_2_0_U_n_12 : STD_LOGIC;
  signal high_th_2_0_U_n_13 : STD_LOGIC;
  signal high_th_2_0_U_n_5 : STD_LOGIC;
  signal high_th_2_0_U_n_6 : STD_LOGIC;
  signal high_th_2_0_U_n_7 : STD_LOGIC;
  signal high_th_2_0_U_n_8 : STD_LOGIC;
  signal high_th_2_0_U_n_9 : STD_LOGIC;
  signal high_th_2_0_empty_n : STD_LOGIC;
  signal high_th_2_0_full_n : STD_LOGIC;
  signal high_th_2_1_U_n_10 : STD_LOGIC;
  signal high_th_2_1_U_n_11 : STD_LOGIC;
  signal high_th_2_1_U_n_12 : STD_LOGIC;
  signal high_th_2_1_U_n_5 : STD_LOGIC;
  signal high_th_2_1_U_n_6 : STD_LOGIC;
  signal high_th_2_1_U_n_7 : STD_LOGIC;
  signal high_th_2_1_U_n_8 : STD_LOGIC;
  signal high_th_2_1_U_n_9 : STD_LOGIC;
  signal high_th_2_1_empty_n : STD_LOGIC;
  signal high_th_2_1_full_n : STD_LOGIC;
  signal high_th_2_2_U_n_10 : STD_LOGIC;
  signal high_th_2_2_U_n_11 : STD_LOGIC;
  signal high_th_2_2_U_n_12 : STD_LOGIC;
  signal high_th_2_2_U_n_13 : STD_LOGIC;
  signal high_th_2_2_U_n_14 : STD_LOGIC;
  signal high_th_2_2_U_n_5 : STD_LOGIC;
  signal high_th_2_2_U_n_6 : STD_LOGIC;
  signal high_th_2_2_U_n_7 : STD_LOGIC;
  signal high_th_2_2_U_n_8 : STD_LOGIC;
  signal high_th_2_2_U_n_9 : STD_LOGIC;
  signal high_th_2_2_empty_n : STD_LOGIC;
  signal high_th_2_2_full_n : STD_LOGIC;
  signal high_thresh_c_i_U_n_4 : STD_LOGIC;
  signal high_thresh_c_i_U_n_69 : STD_LOGIC;
  signal high_thresh_c_i_dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal high_thresh_c_i_empty_n : STD_LOGIC;
  signal icmp_ln56_10_fu_508_p2 : STD_LOGIC;
  signal icmp_ln56_11_fu_530_p2 : STD_LOGIC;
  signal icmp_ln56_1_fu_294_p2 : STD_LOGIC;
  signal icmp_ln56_2_fu_316_p2 : STD_LOGIC;
  signal icmp_ln56_3_fu_338_p2 : STD_LOGIC;
  signal icmp_ln56_4_fu_379_p2 : STD_LOGIC;
  signal icmp_ln56_5_fu_390_p2 : STD_LOGIC;
  signal icmp_ln56_6_fu_412_p2 : STD_LOGIC;
  signal icmp_ln56_7_fu_434_p2 : STD_LOGIC;
  signal icmp_ln56_8_fu_475_p2 : STD_LOGIC;
  signal icmp_ln56_9_fu_486_p2 : STD_LOGIC;
  signal icmp_ln56_fu_283_p2 : STD_LOGIC;
  signal icmp_ln890_1_fu_327_p2 : STD_LOGIC;
  signal icmp_ln890_2_fu_401_p2 : STD_LOGIC;
  signal icmp_ln890_3_fu_423_p2 : STD_LOGIC;
  signal icmp_ln890_4_fu_497_p2 : STD_LOGIC;
  signal icmp_ln890_5_fu_519_p2 : STD_LOGIC;
  signal icmp_ln890_fu_305_p2 : STD_LOGIC;
  signal img_height_loc_i_channel_U_n_5 : STD_LOGIC;
  signal img_height_loc_i_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal img_height_loc_i_channel_empty_n : STD_LOGIC;
  signal img_height_loc_i_channel_full_n : STD_LOGIC;
  signal img_width_loc_i_channel_U_n_5 : STD_LOGIC;
  signal img_width_loc_i_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal img_width_loc_i_channel_empty_n : STD_LOGIC;
  signal img_width_loc_i_channel_full_n : STD_LOGIC;
  signal low_th_0_0_U_n_10 : STD_LOGIC;
  signal low_th_0_0_U_n_11 : STD_LOGIC;
  signal low_th_0_0_U_n_12 : STD_LOGIC;
  signal low_th_0_0_U_n_5 : STD_LOGIC;
  signal low_th_0_0_U_n_6 : STD_LOGIC;
  signal low_th_0_0_U_n_7 : STD_LOGIC;
  signal low_th_0_0_U_n_8 : STD_LOGIC;
  signal low_th_0_0_U_n_9 : STD_LOGIC;
  signal low_th_0_0_empty_n : STD_LOGIC;
  signal low_th_0_0_full_n : STD_LOGIC;
  signal low_th_0_1_U_n_10 : STD_LOGIC;
  signal low_th_0_1_U_n_11 : STD_LOGIC;
  signal low_th_0_1_U_n_12 : STD_LOGIC;
  signal low_th_0_1_U_n_13 : STD_LOGIC;
  signal low_th_0_1_U_n_5 : STD_LOGIC;
  signal low_th_0_1_U_n_6 : STD_LOGIC;
  signal low_th_0_1_U_n_7 : STD_LOGIC;
  signal low_th_0_1_U_n_8 : STD_LOGIC;
  signal low_th_0_1_U_n_9 : STD_LOGIC;
  signal low_th_0_1_empty_n : STD_LOGIC;
  signal low_th_0_1_full_n : STD_LOGIC;
  signal low_th_0_2_U_n_10 : STD_LOGIC;
  signal low_th_0_2_U_n_11 : STD_LOGIC;
  signal low_th_0_2_U_n_12 : STD_LOGIC;
  signal low_th_0_2_U_n_5 : STD_LOGIC;
  signal low_th_0_2_U_n_6 : STD_LOGIC;
  signal low_th_0_2_U_n_7 : STD_LOGIC;
  signal low_th_0_2_U_n_8 : STD_LOGIC;
  signal low_th_0_2_U_n_9 : STD_LOGIC;
  signal low_th_0_2_empty_n : STD_LOGIC;
  signal low_th_0_2_full_n : STD_LOGIC;
  signal low_th_1_0_U_n_10 : STD_LOGIC;
  signal low_th_1_0_U_n_11 : STD_LOGIC;
  signal low_th_1_0_U_n_12 : STD_LOGIC;
  signal low_th_1_0_U_n_5 : STD_LOGIC;
  signal low_th_1_0_U_n_6 : STD_LOGIC;
  signal low_th_1_0_U_n_7 : STD_LOGIC;
  signal low_th_1_0_U_n_8 : STD_LOGIC;
  signal low_th_1_0_U_n_9 : STD_LOGIC;
  signal low_th_1_0_empty_n : STD_LOGIC;
  signal low_th_1_0_full_n : STD_LOGIC;
  signal low_th_1_1_U_n_10 : STD_LOGIC;
  signal low_th_1_1_U_n_11 : STD_LOGIC;
  signal low_th_1_1_U_n_12 : STD_LOGIC;
  signal low_th_1_1_U_n_5 : STD_LOGIC;
  signal low_th_1_1_U_n_6 : STD_LOGIC;
  signal low_th_1_1_U_n_7 : STD_LOGIC;
  signal low_th_1_1_U_n_8 : STD_LOGIC;
  signal low_th_1_1_U_n_9 : STD_LOGIC;
  signal low_th_1_1_empty_n : STD_LOGIC;
  signal low_th_1_1_full_n : STD_LOGIC;
  signal low_th_1_2_U_n_10 : STD_LOGIC;
  signal low_th_1_2_U_n_11 : STD_LOGIC;
  signal low_th_1_2_U_n_12 : STD_LOGIC;
  signal low_th_1_2_U_n_5 : STD_LOGIC;
  signal low_th_1_2_U_n_6 : STD_LOGIC;
  signal low_th_1_2_U_n_7 : STD_LOGIC;
  signal low_th_1_2_U_n_8 : STD_LOGIC;
  signal low_th_1_2_U_n_9 : STD_LOGIC;
  signal low_th_1_2_empty_n : STD_LOGIC;
  signal low_th_1_2_full_n : STD_LOGIC;
  signal low_th_2_0_U_n_10 : STD_LOGIC;
  signal low_th_2_0_U_n_11 : STD_LOGIC;
  signal low_th_2_0_U_n_12 : STD_LOGIC;
  signal low_th_2_0_U_n_5 : STD_LOGIC;
  signal low_th_2_0_U_n_6 : STD_LOGIC;
  signal low_th_2_0_U_n_7 : STD_LOGIC;
  signal low_th_2_0_U_n_8 : STD_LOGIC;
  signal low_th_2_0_U_n_9 : STD_LOGIC;
  signal low_th_2_0_empty_n : STD_LOGIC;
  signal low_th_2_0_full_n : STD_LOGIC;
  signal low_th_2_1_U_n_10 : STD_LOGIC;
  signal low_th_2_1_U_n_11 : STD_LOGIC;
  signal low_th_2_1_U_n_12 : STD_LOGIC;
  signal low_th_2_1_U_n_5 : STD_LOGIC;
  signal low_th_2_1_U_n_6 : STD_LOGIC;
  signal low_th_2_1_U_n_7 : STD_LOGIC;
  signal low_th_2_1_U_n_8 : STD_LOGIC;
  signal low_th_2_1_U_n_9 : STD_LOGIC;
  signal low_th_2_1_empty_n : STD_LOGIC;
  signal low_th_2_1_full_n : STD_LOGIC;
  signal low_th_2_2_U_n_10 : STD_LOGIC;
  signal low_th_2_2_U_n_11 : STD_LOGIC;
  signal low_th_2_2_U_n_12 : STD_LOGIC;
  signal low_th_2_2_U_n_5 : STD_LOGIC;
  signal low_th_2_2_U_n_6 : STD_LOGIC;
  signal low_th_2_2_U_n_7 : STD_LOGIC;
  signal low_th_2_2_U_n_8 : STD_LOGIC;
  signal low_th_2_2_U_n_9 : STD_LOGIC;
  signal low_th_2_2_empty_n : STD_LOGIC;
  signal low_th_2_2_full_n : STD_LOGIC;
  signal low_thresh_c_i_dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal low_thresh_c_i_empty_n : STD_LOGIC;
  signal low_thresh_c_i_full_n : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_21 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_22 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_23 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_24 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_25 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_26 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_27 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_28 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_29 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_30 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_31 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_32 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_33 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_34 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_35 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_36 : STD_LOGIC;
  signal p_src_mat_cols_c_i_U_n_4 : STD_LOGIC;
  signal p_src_mat_cols_c_i_empty_n : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_21 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_22 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_23 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_24 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_25 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_26 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_27 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_28 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_29 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_30 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_31 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_32 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_33 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_34 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_35 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_36 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_37 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_38 : STD_LOGIC;
  signal p_src_mat_rows_c_i_U_n_39 : STD_LOGIC;
  signal p_src_mat_rows_c_i_empty_n : STD_LOGIC;
  signal p_src_mat_rows_c_i_full_n : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal shiftReg_ce_0 : STD_LOGIC;
  signal shiftReg_ce_1 : STD_LOGIC;
  signal shiftReg_ce_10 : STD_LOGIC;
  signal shiftReg_ce_11 : STD_LOGIC;
  signal shiftReg_ce_12 : STD_LOGIC;
  signal shiftReg_ce_13 : STD_LOGIC;
  signal shiftReg_ce_14 : STD_LOGIC;
  signal shiftReg_ce_15 : STD_LOGIC;
  signal shiftReg_ce_16 : STD_LOGIC;
  signal shiftReg_ce_17 : STD_LOGIC;
  signal shiftReg_ce_2 : STD_LOGIC;
  signal shiftReg_ce_3 : STD_LOGIC;
  signal shiftReg_ce_4 : STD_LOGIC;
  signal shiftReg_ce_5 : STD_LOGIC;
  signal shiftReg_ce_6 : STD_LOGIC;
  signal shiftReg_ce_7 : STD_LOGIC;
  signal shiftReg_ce_8 : STD_LOGIC;
  signal shiftReg_ce_9 : STD_LOGIC;
  signal start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_24 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_26 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_27 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_28 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_29 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_30 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_31 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_32 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_33 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_34 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_35 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_36 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_37 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_38 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_39 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_40 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_41 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_42 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_43 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_44 : STD_LOGIC;
  signal xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_45 : STD_LOGIC;
begin
  ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready <= \^ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_loop_vitis_loop_138_1_proc_u0_ap_ready\;
  shiftReg_ce <= \^shiftreg_ce\;
ap_sync_reg_channel_write_high_th_0_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_0_0,
      Q => ap_sync_reg_channel_write_high_th_0_0,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_channel_write_high_th_0_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_0_1,
      Q => ap_sync_reg_channel_write_high_th_0_1,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_channel_write_high_th_0_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_0_2,
      Q => ap_sync_reg_channel_write_high_th_0_2,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_channel_write_high_th_1_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_1_0,
      Q => ap_sync_reg_channel_write_high_th_1_0,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_channel_write_high_th_1_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_1_1,
      Q => ap_sync_reg_channel_write_high_th_1_1,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_channel_write_high_th_1_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_1_2,
      Q => ap_sync_reg_channel_write_high_th_1_2,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_channel_write_high_th_2_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_2_0,
      Q => ap_sync_reg_channel_write_high_th_2_0,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_channel_write_high_th_2_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_2_1,
      Q => ap_sync_reg_channel_write_high_th_2_1,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_channel_write_high_th_2_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_high_th_2_2,
      Q => ap_sync_reg_channel_write_high_th_2_2,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_channel_write_img_height_loc_i_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => p_src_mat_rows_c_i_U_n_39,
      Q => ap_sync_reg_channel_write_img_height_loc_i_channel,
      R => '0'
    );
ap_sync_reg_channel_write_img_width_loc_i_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => p_src_mat_rows_c_i_U_n_38,
      Q => ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3,
      R => '0'
    );
ap_sync_reg_channel_write_low_th_0_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_0_0,
      Q => ap_sync_reg_channel_write_low_th_0_0,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_channel_write_low_th_0_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_0_1,
      Q => ap_sync_reg_channel_write_low_th_0_1,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_channel_write_low_th_0_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_0_2,
      Q => ap_sync_reg_channel_write_low_th_0_2,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_channel_write_low_th_1_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_1_0,
      Q => ap_sync_reg_channel_write_low_th_1_0,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_channel_write_low_th_1_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_1_1,
      Q => ap_sync_reg_channel_write_low_th_1_1,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_channel_write_low_th_1_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_1_2,
      Q => ap_sync_reg_channel_write_low_th_1_2,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_channel_write_low_th_2_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_2_0,
      Q => ap_sync_reg_channel_write_low_th_2_0,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_channel_write_low_th_2_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_2_1,
      Q => ap_sync_reg_channel_write_low_th_2_1,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_channel_write_low_th_2_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_low_th_2_2,
      Q => ap_sync_reg_channel_write_low_th_2_2_reg_n_3,
      R => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180
    );
ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_178,
      Q => \^ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_loop_vitis_loop_138_1_proc_u0_ap_ready\,
      R => '0'
    );
ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_177,
      Q => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_n_3,
      R => '0'
    );
colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_n_4,
      ap_done_reg_reg_1 => img_height_loc_i_channel_U_n_5,
      ap_return_0_preg(15 downto 0) => ap_return_0_preg(15 downto 0),
      \ap_return_0_preg_reg[0]_0\ => p_src_mat_rows_c_i_U_n_22,
      \ap_return_0_preg_reg[10]_0\ => p_src_mat_rows_c_i_U_n_32,
      \ap_return_0_preg_reg[11]_0\ => p_src_mat_rows_c_i_U_n_33,
      \ap_return_0_preg_reg[12]_0\ => p_src_mat_rows_c_i_U_n_34,
      \ap_return_0_preg_reg[13]_0\ => p_src_mat_rows_c_i_U_n_35,
      \ap_return_0_preg_reg[14]_0\ => p_src_mat_rows_c_i_U_n_36,
      \ap_return_0_preg_reg[15]_0\ => p_src_mat_rows_c_i_U_n_37,
      \ap_return_0_preg_reg[1]_0\ => p_src_mat_rows_c_i_U_n_23,
      \ap_return_0_preg_reg[2]_0\ => p_src_mat_rows_c_i_U_n_24,
      \ap_return_0_preg_reg[3]_0\ => p_src_mat_rows_c_i_U_n_25,
      \ap_return_0_preg_reg[4]_0\ => p_src_mat_rows_c_i_U_n_26,
      \ap_return_0_preg_reg[5]_0\ => p_src_mat_rows_c_i_U_n_27,
      \ap_return_0_preg_reg[6]_0\ => p_src_mat_rows_c_i_U_n_28,
      \ap_return_0_preg_reg[7]_0\ => p_src_mat_rows_c_i_U_n_29,
      \ap_return_0_preg_reg[8]_0\ => p_src_mat_rows_c_i_U_n_30,
      \ap_return_0_preg_reg[9]_0\ => p_src_mat_rows_c_i_U_n_31,
      ap_return_1_preg(15 downto 0) => ap_return_1_preg(15 downto 0),
      \ap_return_1_preg_reg[0]_0\ => p_src_mat_cols_c_i_U_n_21,
      \ap_return_1_preg_reg[10]_0\ => p_src_mat_cols_c_i_U_n_31,
      \ap_return_1_preg_reg[11]_0\ => p_src_mat_cols_c_i_U_n_32,
      \ap_return_1_preg_reg[12]_0\ => p_src_mat_cols_c_i_U_n_33,
      \ap_return_1_preg_reg[13]_0\ => p_src_mat_cols_c_i_U_n_34,
      \ap_return_1_preg_reg[14]_0\ => p_src_mat_cols_c_i_U_n_35,
      \ap_return_1_preg_reg[15]_0\ => p_src_mat_cols_c_i_U_n_36,
      \ap_return_1_preg_reg[1]_0\ => p_src_mat_cols_c_i_U_n_22,
      \ap_return_1_preg_reg[2]_0\ => p_src_mat_cols_c_i_U_n_23,
      \ap_return_1_preg_reg[3]_0\ => p_src_mat_cols_c_i_U_n_24,
      \ap_return_1_preg_reg[4]_0\ => p_src_mat_cols_c_i_U_n_25,
      \ap_return_1_preg_reg[5]_0\ => p_src_mat_cols_c_i_U_n_26,
      \ap_return_1_preg_reg[6]_0\ => p_src_mat_cols_c_i_U_n_27,
      \ap_return_1_preg_reg[7]_0\ => p_src_mat_cols_c_i_U_n_28,
      \ap_return_1_preg_reg[8]_0\ => p_src_mat_cols_c_i_U_n_29,
      \ap_return_1_preg_reg[9]_0\ => p_src_mat_cols_c_i_U_n_30,
      ap_rst_n_inv => ap_rst_n_inv,
      colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
      p_src_mat_cols_c_i_empty_n => p_src_mat_cols_c_i_empty_n,
      p_src_mat_rows_c_i_empty_n => p_src_mat_rows_c_i_empty_n
    );
colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc
     port map (
      D(63 downto 0) => D(63 downto 0),
      E(0) => E(0),
      Q(0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      \SRL_SIG_reg[1][0]\ => ap_sync_reg_channel_write_low_th_2_2_reg_n_3,
      \ap_CS_fsm_reg[0]_0\ => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_176,
      \ap_CS_fsm_reg[3]_0\(0) => Q(0),
      \ap_CS_fsm_reg[3]_1\(0) => \ap_CS_fsm_reg[3]\(0),
      ap_clk => ap_clk,
      ap_done_reg_reg_0 => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139,
      ap_done_reg_reg_1 => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_180,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter3_reg_0 => ap_enable_reg_pp0_iter3_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_177,
      ap_rst_n_1 => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_178,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_high_th_0_0 => ap_sync_channel_write_high_th_0_0,
      ap_sync_channel_write_high_th_0_1 => ap_sync_channel_write_high_th_0_1,
      ap_sync_channel_write_high_th_0_2 => ap_sync_channel_write_high_th_0_2,
      ap_sync_channel_write_high_th_1_0 => ap_sync_channel_write_high_th_1_0,
      ap_sync_channel_write_high_th_1_1 => ap_sync_channel_write_high_th_1_1,
      ap_sync_channel_write_high_th_1_2 => ap_sync_channel_write_high_th_1_2,
      ap_sync_channel_write_high_th_2_0 => ap_sync_channel_write_high_th_2_0,
      ap_sync_channel_write_high_th_2_1 => ap_sync_channel_write_high_th_2_1,
      ap_sync_channel_write_high_th_2_2 => ap_sync_channel_write_high_th_2_2,
      ap_sync_channel_write_low_th_0_0 => ap_sync_channel_write_low_th_0_0,
      ap_sync_channel_write_low_th_0_1 => ap_sync_channel_write_low_th_0_1,
      ap_sync_channel_write_low_th_0_2 => ap_sync_channel_write_low_th_0_2,
      ap_sync_channel_write_low_th_1_0 => ap_sync_channel_write_low_th_1_0,
      ap_sync_channel_write_low_th_1_1 => ap_sync_channel_write_low_th_1_1,
      ap_sync_channel_write_low_th_1_2 => ap_sync_channel_write_low_th_1_2,
      ap_sync_channel_write_low_th_2_0 => ap_sync_channel_write_low_th_2_0,
      ap_sync_channel_write_low_th_2_1 => ap_sync_channel_write_low_th_2_1,
      ap_sync_channel_write_low_th_2_2 => ap_sync_channel_write_low_th_2_2,
      ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready => ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready,
      ap_sync_reg_channel_write_high_th_0_0 => ap_sync_reg_channel_write_high_th_0_0,
      ap_sync_reg_channel_write_high_th_0_1 => ap_sync_reg_channel_write_high_th_0_1,
      ap_sync_reg_channel_write_high_th_0_2 => ap_sync_reg_channel_write_high_th_0_2,
      ap_sync_reg_channel_write_high_th_1_0 => ap_sync_reg_channel_write_high_th_1_0,
      ap_sync_reg_channel_write_high_th_1_1 => ap_sync_reg_channel_write_high_th_1_1,
      ap_sync_reg_channel_write_high_th_1_2 => ap_sync_reg_channel_write_high_th_1_2,
      ap_sync_reg_channel_write_high_th_2_0 => ap_sync_reg_channel_write_high_th_2_0,
      ap_sync_reg_channel_write_high_th_2_1 => ap_sync_reg_channel_write_high_th_2_1,
      ap_sync_reg_channel_write_high_th_2_2 => ap_sync_reg_channel_write_high_th_2_2,
      ap_sync_reg_channel_write_low_th_0_0 => ap_sync_reg_channel_write_low_th_0_0,
      ap_sync_reg_channel_write_low_th_0_1 => ap_sync_reg_channel_write_low_th_0_1,
      ap_sync_reg_channel_write_low_th_0_2 => ap_sync_reg_channel_write_low_th_0_2,
      ap_sync_reg_channel_write_low_th_1_0 => ap_sync_reg_channel_write_low_th_1_0,
      ap_sync_reg_channel_write_low_th_1_1 => ap_sync_reg_channel_write_low_th_1_1,
      ap_sync_reg_channel_write_low_th_1_2 => ap_sync_reg_channel_write_low_th_1_2,
      ap_sync_reg_channel_write_low_th_2_0 => ap_sync_reg_channel_write_low_th_2_0,
      ap_sync_reg_channel_write_low_th_2_1 => ap_sync_reg_channel_write_low_th_2_1,
      ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg => \^ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_loop_vitis_loop_138_1_proc_u0_ap_ready\,
      ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg_0(0) => \^shiftreg_ce\,
      ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg => start_once_reg_reg,
      ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_n_3,
      colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
      colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read,
      colorthresholding_9_0_3_2160_3840_1_U0_ap_start => colorthresholding_9_0_3_2160_3840_1_U0_ap_start,
      colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      gmem0_ARREADY => gmem0_ARREADY,
      \gmem0_addr_2_reg_760_reg[63]_0\(63 downto 0) => \gmem0_addr_2_reg_760_reg[63]\(63 downto 0),
      gmem1_ARREADY => gmem1_ARREADY,
      high_th_0_0_full_n => high_th_0_0_full_n,
      high_th_0_1_full_n => high_th_0_1_full_n,
      high_th_0_2_full_n => high_th_0_2_full_n,
      high_th_1_0_full_n => high_th_1_0_full_n,
      high_th_1_1_full_n => high_th_1_1_full_n,
      high_th_1_2_empty_n => high_th_1_2_empty_n,
      high_th_1_2_full_n => high_th_1_2_full_n,
      \high_th_2_0_1_fu_114_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_3(7 downto 0),
      \high_th_2_0_2_fu_118_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_9(7 downto 0),
      \high_th_2_0_fu_82_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_15(7 downto 0),
      high_th_2_0_full_n => high_th_2_0_full_n,
      \high_th_2_1_1_fu_110_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_10(7 downto 0),
      \high_th_2_1_2_fu_126_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_4(7 downto 0),
      high_th_2_1_empty_n => high_th_2_1_empty_n,
      \high_th_2_1_fu_74_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_16(7 downto 0),
      high_th_2_1_full_n => high_th_2_1_full_n,
      \high_th_2_2_1_fu_106_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_11(7 downto 0),
      \high_th_2_2_2_fu_138_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_5(7 downto 0),
      \high_th_2_2_fu_70_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_17(7 downto 0),
      \high_th_2_2_fu_70_reg[7]_1\(7 downto 0) => \high_th_2_2_fu_70_reg[7]\(7 downto 0),
      high_th_2_2_full_n => high_th_2_2_full_n,
      high_thresh_c_i_empty_n => high_thresh_c_i_empty_n,
      \high_thresh_read_reg_732_reg[63]_0\(63 downto 0) => high_thresh_c_i_dout(63 downto 0),
      \j_reg_238_reg[0]_0\ => \j_reg_238_reg[0]\,
      low_th_0_0_full_n => low_th_0_0_full_n,
      low_th_0_1_full_n => low_th_0_1_full_n,
      low_th_0_2_full_n => low_th_0_2_full_n,
      low_th_1_0_full_n => low_th_1_0_full_n,
      low_th_1_1_full_n => low_th_1_1_full_n,
      low_th_1_2_full_n => low_th_1_2_full_n,
      \low_th_2_0_1_fu_98_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_12(7 downto 0),
      \low_th_2_0_2_fu_134_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_6(7 downto 0),
      \low_th_2_0_fu_78_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_0(7 downto 0),
      low_th_2_0_full_n => low_th_2_0_full_n,
      \low_th_2_1_1_fu_94_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_13(7 downto 0),
      \low_th_2_1_2_fu_130_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_7(7 downto 0),
      \low_th_2_1_fu_90_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_1(7 downto 0),
      low_th_2_1_full_n => low_th_2_1_full_n,
      \low_th_2_2_1_fu_102_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_2(7 downto 0),
      \low_th_2_2_2_fu_122_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_8(7 downto 0),
      \low_th_2_2_fu_86_reg[7]_0\(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_14(7 downto 0),
      \low_th_2_2_fu_86_reg[7]_1\(7 downto 0) => \low_th_2_2_fu_86_reg[7]\(7 downto 0),
      low_th_2_2_full_n => low_th_2_2_full_n,
      low_thresh_c_i_empty_n => low_thresh_c_i_empty_n,
      \low_thresh_read_reg_725_reg[63]_0\(63 downto 0) => low_thresh_c_i_dout(63 downto 0),
      s_ready_t_reg(0) => s_ready_t_reg(0),
      shiftReg_ce => shiftReg_ce_17,
      shiftReg_ce_0 => shiftReg_ce_16,
      shiftReg_ce_1 => shiftReg_ce_15,
      shiftReg_ce_10 => shiftReg_ce_6,
      shiftReg_ce_11 => shiftReg_ce_5,
      shiftReg_ce_12 => shiftReg_ce_4,
      shiftReg_ce_13 => shiftReg_ce_3,
      shiftReg_ce_14 => shiftReg_ce_2,
      shiftReg_ce_15 => shiftReg_ce_1,
      shiftReg_ce_16 => shiftReg_ce_0,
      shiftReg_ce_2 => shiftReg_ce_14,
      shiftReg_ce_3 => shiftReg_ce_13,
      shiftReg_ce_4 => shiftReg_ce_12,
      shiftReg_ce_5 => shiftReg_ce_11,
      shiftReg_ce_6 => shiftReg_ce_10,
      shiftReg_ce_7 => shiftReg_ce_9,
      shiftReg_ce_8 => shiftReg_ce_8,
      shiftReg_ce_9 => shiftReg_ce_7
    );
colorthresholding_9_0_3_2160_3840_1_entry12_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_entry12
     port map (
      E(0) => colorthresholding_9_0_3_2160_3840_1_entry12_U0_n_4,
      Q(0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      \SRL_SIG_reg[1][0]\ => start_once_reg_reg,
      \SRL_SIG_reg[1][0]_0\ => high_thresh_c_i_U_n_4,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready => \^ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_loop_vitis_loop_138_1_proc_u0_ap_ready\,
      ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg(0) => \^shiftreg_ce\,
      ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_0(0) => colorthresholding_9_0_3_2160_3840_1_entry12_U0_n_6,
      colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
      colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read,
      int_ap_ready_reg => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_n_3,
      int_ap_ready_reg_0 => int_ap_ready_reg,
      p_src_mat_cols_c_i_empty_n => p_src_mat_cols_c_i_empty_n,
      p_src_mat_rows_c_i_empty_n => p_src_mat_rows_c_i_empty_n,
      start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n => start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => high_thresh_c_i_U_n_69
    );
high_th_0_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S
     port map (
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_3(7 downto 0),
      DI(3) => high_th_0_0_U_n_9,
      DI(2) => high_th_0_0_U_n_10,
      DI(1) => high_th_0_0_U_n_11,
      DI(0) => high_th_0_0_U_n_12,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => high_th_0_0_U_n_5,
      S(2) => high_th_0_0_U_n_6,
      S(1) => high_th_0_0_U_n_7,
      S(0) => high_th_0_0_U_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_high_th_0_0 => ap_sync_reg_channel_write_high_th_0_0,
      high_th_0_0_empty_n => high_th_0_0_empty_n,
      high_th_0_0_full_n => high_th_0_0_full_n,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_28,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce_0
    );
high_th_0_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_14
     port map (
      CO(0) => icmp_ln890_fu_305_p2,
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_4(7 downto 0),
      DI(3) => high_th_0_1_U_n_9,
      DI(2) => high_th_0_1_U_n_10,
      DI(1) => high_th_0_1_U_n_11,
      DI(0) => high_th_0_1_U_n_12,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => high_th_0_1_U_n_5,
      S(2) => high_th_0_1_U_n_6,
      S(1) => high_th_0_1_U_n_7,
      S(0) => high_th_0_1_U_n_8,
      and_ln1348_1_fu_373_p2 => and_ln1348_1_fu_373_p2,
      \and_ln1348_1_reg_709_reg[0]\(0) => icmp_ln890_1_fu_327_p2,
      \and_ln1348_1_reg_709_reg[0]_0\(0) => icmp_ln56_2_fu_316_p2,
      \and_ln1348_1_reg_709_reg[0]_1\(0) => icmp_ln56_1_fu_294_p2,
      \and_ln1348_1_reg_709_reg[0]_2\(0) => icmp_ln56_fu_283_p2,
      \and_ln1348_1_reg_709_reg[0]_3\(0) => icmp_ln56_3_fu_338_p2,
      \ap_CS_fsm[1]_i_2__1\ => high_th_2_0_U_n_13,
      \ap_CS_fsm[1]_i_2__1_0\ => high_th_2_2_U_n_13,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_high_th_0_1 => ap_sync_reg_channel_write_high_th_0_1,
      high_th_0_0_empty_n => high_th_0_0_empty_n,
      high_th_0_1_empty_n => high_th_0_1_empty_n,
      high_th_0_1_full_n => high_th_0_1_full_n,
      high_th_1_0_empty_n => high_th_1_0_empty_n,
      high_th_1_1_empty_n => high_th_1_1_empty_n,
      internal_empty_n_reg_0 => high_th_0_1_U_n_14,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_29,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(15 downto 8),
      shiftReg_ce => shiftReg_ce_2
    );
high_th_0_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_15
     port map (
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_5(7 downto 0),
      DI(3) => high_th_0_2_U_n_9,
      DI(2) => high_th_0_2_U_n_10,
      DI(1) => high_th_0_2_U_n_11,
      DI(0) => high_th_0_2_U_n_12,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => high_th_0_2_U_n_5,
      S(2) => high_th_0_2_U_n_6,
      S(1) => high_th_0_2_U_n_7,
      S(0) => high_th_0_2_U_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_high_th_0_2 => ap_sync_reg_channel_write_high_th_0_2,
      high_th_0_2_empty_n => high_th_0_2_empty_n,
      high_th_0_2_full_n => high_th_0_2_full_n,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_30,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(23 downto 16),
      shiftReg_ce => shiftReg_ce_3
    );
high_th_1_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_16
     port map (
      CO(0) => icmp_ln56_5_fu_390_p2,
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_9(7 downto 0),
      DI(3) => high_th_1_0_U_n_9,
      DI(2) => high_th_1_0_U_n_10,
      DI(1) => high_th_1_0_U_n_11,
      DI(0) => high_th_1_0_U_n_12,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => high_th_1_0_U_n_5,
      S(2) => high_th_1_0_U_n_6,
      S(1) => high_th_1_0_U_n_7,
      S(0) => high_th_1_0_U_n_8,
      and_ln1348_3_fu_469_p2 => and_ln1348_3_fu_469_p2,
      \and_ln1348_3_reg_714_reg[0]\(0) => icmp_ln56_6_fu_412_p2,
      \and_ln1348_3_reg_714_reg[0]_0\(0) => icmp_ln56_7_fu_434_p2,
      \and_ln1348_3_reg_714_reg[0]_1\(0) => icmp_ln890_2_fu_401_p2,
      \and_ln1348_3_reg_714_reg[0]_2\(0) => icmp_ln890_3_fu_423_p2,
      \and_ln1348_3_reg_714_reg[0]_3\(0) => icmp_ln56_4_fu_379_p2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_high_th_1_0 => ap_sync_reg_channel_write_high_th_1_0,
      high_th_1_0_empty_n => high_th_1_0_empty_n,
      high_th_1_0_full_n => high_th_1_0_full_n,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_34,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce_4
    );
high_th_1_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_17
     port map (
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_10(7 downto 0),
      DI(3) => high_th_1_1_U_n_9,
      DI(2) => high_th_1_1_U_n_10,
      DI(1) => high_th_1_1_U_n_11,
      DI(0) => high_th_1_1_U_n_12,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => high_th_1_1_U_n_5,
      S(2) => high_th_1_1_U_n_6,
      S(1) => high_th_1_1_U_n_7,
      S(0) => high_th_1_1_U_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_high_th_1_1 => ap_sync_reg_channel_write_high_th_1_1,
      high_th_1_0_empty_n => high_th_1_0_empty_n,
      high_th_1_1_empty_n => high_th_1_1_empty_n,
      high_th_1_1_full_n => high_th_1_1_full_n,
      internal_empty_n_reg_0 => high_th_1_1_U_n_13,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_35,
      low_th_0_0_empty_n => low_th_0_0_empty_n,
      low_th_0_2_empty_n => low_th_0_2_empty_n,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(15 downto 8),
      shiftReg_ce => shiftReg_ce_5
    );
high_th_1_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_18
     port map (
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_11(7 downto 0),
      DI(3) => high_th_1_2_U_n_9,
      DI(2) => high_th_1_2_U_n_10,
      DI(1) => high_th_1_2_U_n_11,
      DI(0) => high_th_1_2_U_n_12,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => high_th_1_2_U_n_5,
      S(2) => high_th_1_2_U_n_6,
      S(1) => high_th_1_2_U_n_7,
      S(0) => high_th_1_2_U_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      high_th_1_2_empty_n => high_th_1_2_empty_n,
      high_th_1_2_full_n => high_th_1_2_full_n,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_36,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(23 downto 16),
      shiftReg_ce => shiftReg_ce_7
    );
high_th_2_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_19
     port map (
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_15(7 downto 0),
      DI(3) => high_th_2_0_U_n_9,
      DI(2) => high_th_2_0_U_n_10,
      DI(1) => high_th_2_0_U_n_11,
      DI(0) => high_th_2_0_U_n_12,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => high_th_2_0_U_n_5,
      S(2) => high_th_2_0_U_n_6,
      S(1) => high_th_2_0_U_n_7,
      S(0) => high_th_2_0_U_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      high_th_1_2_empty_n => high_th_1_2_empty_n,
      high_th_2_0_empty_n => high_th_2_0_empty_n,
      high_th_2_0_full_n => high_th_2_0_full_n,
      img_height_loc_i_channel_empty_n => img_height_loc_i_channel_empty_n,
      internal_empty_n_reg_0 => high_th_2_0_U_n_13,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_40,
      low_th_0_0_empty_n => low_th_0_0_empty_n,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce_8
    );
high_th_2_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_20
     port map (
      CO(0) => icmp_ln890_4_fu_497_p2,
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_16(7 downto 0),
      DI(3) => high_th_2_1_U_n_9,
      DI(2) => high_th_2_1_U_n_10,
      DI(1) => high_th_2_1_U_n_11,
      DI(0) => high_th_2_1_U_n_12,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => high_th_2_1_U_n_5,
      S(2) => high_th_2_1_U_n_6,
      S(1) => high_th_2_1_U_n_7,
      S(0) => high_th_2_1_U_n_8,
      and_ln1348_5_fu_565_p2 => and_ln1348_5_fu_565_p2,
      \and_ln1348_5_reg_719_reg[0]\(0) => icmp_ln890_5_fu_519_p2,
      \and_ln1348_5_reg_719_reg[0]_0\(0) => icmp_ln56_10_fu_508_p2,
      \and_ln1348_5_reg_719_reg[0]_1\(0) => icmp_ln56_9_fu_486_p2,
      \and_ln1348_5_reg_719_reg[0]_2\(0) => icmp_ln56_8_fu_475_p2,
      \and_ln1348_5_reg_719_reg[0]_3\(0) => icmp_ln56_11_fu_530_p2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      high_th_2_1_empty_n => high_th_2_1_empty_n,
      high_th_2_1_full_n => high_th_2_1_full_n,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_41,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(15 downto 8),
      shiftReg_ce => shiftReg_ce_9
    );
high_th_2_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_21
     port map (
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_17(7 downto 0),
      DI(3) => high_th_2_2_U_n_9,
      DI(2) => high_th_2_2_U_n_10,
      DI(1) => high_th_2_2_U_n_11,
      DI(0) => high_th_2_2_U_n_12,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => high_th_2_2_U_n_5,
      S(2) => high_th_2_2_U_n_6,
      S(1) => high_th_2_2_U_n_7,
      S(0) => high_th_2_2_U_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      high_th_0_2_empty_n => high_th_0_2_empty_n,
      high_th_2_1_empty_n => high_th_2_1_empty_n,
      high_th_2_2_empty_n => high_th_2_2_empty_n,
      high_th_2_2_full_n => high_th_2_2_full_n,
      img_width_loc_i_channel_empty_n => img_width_loc_i_channel_empty_n,
      internal_empty_n_reg_0 => high_th_2_2_U_n_13,
      internal_empty_n_reg_1 => high_th_2_2_U_n_14,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_42,
      low_th_0_1_empty_n => low_th_0_1_empty_n,
      low_th_2_0_empty_n => low_th_2_0_empty_n,
      low_th_2_2_empty_n => low_th_2_2_empty_n,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(23 downto 16),
      shiftReg_ce => shiftReg_ce_6
    );
high_thresh_c_i_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S
     port map (
      E(0) => \^shiftreg_ce\,
      \SRL_SIG_reg[0][63]\(63 downto 0) => high_thresh_c_i_dout(63 downto 0),
      \SRL_SIG_reg[0][63]_0\(63 downto 0) => \SRL_SIG_reg[0][63]_0\(63 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read,
      high_thresh_c_empty_n => high_thresh_c_empty_n,
      high_thresh_c_i_empty_n => high_thresh_c_i_empty_n,
      internal_full_n_reg_0 => high_thresh_c_i_U_n_4,
      internal_full_n_reg_1 => high_thresh_c_i_U_n_69,
      \mOutPtr_reg[0]_0\(0) => colorthresholding_9_0_3_2160_3840_1_entry12_U0_n_6,
      rgb2hsv_cols_c_empty_n => rgb2hsv_cols_c_empty_n,
      rgb2hsv_rows_c_empty_n => rgb2hsv_rows_c_empty_n,
      start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n => start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => p_src_mat_cols_c_i_U_n_4,
      start_once_reg_reg_0 => start_once_reg_reg,
      start_once_reg_reg_1 => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_n_3
    );
img_height_loc_i_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S
     port map (
      A(15 downto 0) => img_height_loc_i_channel_dout(15 downto 0),
      D(15 downto 0) => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_return_0(15 downto 0),
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg => ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3,
      ap_done_reg_reg_0 => p_src_mat_rows_c_i_U_n_21,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => img_height_loc_i_channel_U_n_5,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_img_height_loc_i_channel => ap_sync_reg_channel_write_img_height_loc_i_channel,
      colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
      img_height_loc_i_channel_empty_n => img_height_loc_i_channel_empty_n,
      img_height_loc_i_channel_full_n => img_height_loc_i_channel_full_n,
      img_width_loc_i_channel_full_n => img_width_loc_i_channel_full_n,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_43,
      p_src_mat_cols_c_i_empty_n => p_src_mat_cols_c_i_empty_n,
      p_src_mat_rows_c_i_empty_n => p_src_mat_rows_c_i_empty_n
    );
img_width_loc_i_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_22
     port map (
      B(15 downto 0) => img_width_loc_i_channel_dout(15 downto 0),
      D(15 downto 0) => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_return_1(15 downto 0),
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      \SRL_SIG_reg[0][15]\ => ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3,
      \ap_CS_fsm_reg[1]\ => high_th_0_1_U_n_14,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
      high_th_0_2_empty_n => high_th_0_2_empty_n,
      img_width_loc_i_channel_empty_n => img_width_loc_i_channel_empty_n,
      img_width_loc_i_channel_full_n => img_width_loc_i_channel_full_n,
      internal_empty_n_reg_0 => img_width_loc_i_channel_U_n_5,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_44,
      low_th_0_2_empty_n => low_th_0_2_empty_n,
      low_th_1_0_empty_n => low_th_1_0_empty_n,
      low_th_1_1_empty_n => low_th_1_1_empty_n,
      low_th_1_2_empty_n => low_th_1_2_empty_n,
      low_th_2_1_empty_n => low_th_2_1_empty_n,
      low_th_2_2_empty_n => low_th_2_2_empty_n,
      p_src_mat_cols_c_i_empty_n => p_src_mat_cols_c_i_empty_n,
      p_src_mat_rows_c_i_empty_n => p_src_mat_rows_c_i_empty_n
    );
low_th_0_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_23
     port map (
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_0(7 downto 0),
      DI(3) => low_th_0_0_U_n_5,
      DI(2) => low_th_0_0_U_n_6,
      DI(1) => low_th_0_0_U_n_7,
      DI(0) => low_th_0_0_U_n_8,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => low_th_0_0_U_n_9,
      S(2) => low_th_0_0_U_n_10,
      S(1) => low_th_0_0_U_n_11,
      S(0) => low_th_0_0_U_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_24,
      low_th_0_0_empty_n => low_th_0_0_empty_n,
      low_th_0_0_full_n => low_th_0_0_full_n,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce_11
    );
low_th_0_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_24
     port map (
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_1(7 downto 0),
      DI(3) => low_th_0_1_U_n_5,
      DI(2) => low_th_0_1_U_n_6,
      DI(1) => low_th_0_1_U_n_7,
      DI(0) => low_th_0_1_U_n_8,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => low_th_0_1_U_n_9,
      S(2) => low_th_0_1_U_n_10,
      S(1) => low_th_0_1_U_n_11,
      S(0) => low_th_0_1_U_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      high_th_0_1_empty_n => high_th_0_1_empty_n,
      int_ap_idle_i_3 => high_th_1_1_U_n_13,
      internal_empty_n_reg_0 => low_th_0_1_U_n_13,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_26,
      low_th_0_1_empty_n => low_th_0_1_empty_n,
      low_th_0_1_full_n => low_th_0_1_full_n,
      low_th_1_0_empty_n => low_th_1_0_empty_n,
      low_th_1_1_empty_n => low_th_1_1_empty_n,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(15 downto 8),
      shiftReg_ce => shiftReg_ce_16
    );
low_th_0_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_25
     port map (
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_2(7 downto 0),
      DI(3) => low_th_0_2_U_n_5,
      DI(2) => low_th_0_2_U_n_6,
      DI(1) => low_th_0_2_U_n_7,
      DI(0) => low_th_0_2_U_n_8,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => low_th_0_2_U_n_9,
      S(2) => low_th_0_2_U_n_10,
      S(1) => low_th_0_2_U_n_11,
      S(0) => low_th_0_2_U_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_27,
      low_th_0_2_empty_n => low_th_0_2_empty_n,
      low_th_0_2_full_n => low_th_0_2_full_n,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(23 downto 16),
      shiftReg_ce => shiftReg_ce_17
    );
low_th_1_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_26
     port map (
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_6(7 downto 0),
      DI(3) => low_th_1_0_U_n_5,
      DI(2) => low_th_1_0_U_n_6,
      DI(1) => low_th_1_0_U_n_7,
      DI(0) => low_th_1_0_U_n_8,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => low_th_1_0_U_n_9,
      S(2) => low_th_1_0_U_n_10,
      S(1) => low_th_1_0_U_n_11,
      S(0) => low_th_1_0_U_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_31,
      low_th_1_0_empty_n => low_th_1_0_empty_n,
      low_th_1_0_full_n => low_th_1_0_full_n,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce_10
    );
low_th_1_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_27
     port map (
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_7(7 downto 0),
      DI(3) => low_th_1_1_U_n_5,
      DI(2) => low_th_1_1_U_n_6,
      DI(1) => low_th_1_1_U_n_7,
      DI(0) => low_th_1_1_U_n_8,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => low_th_1_1_U_n_9,
      S(2) => low_th_1_1_U_n_10,
      S(1) => low_th_1_1_U_n_11,
      S(0) => low_th_1_1_U_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_low_th_1_1 => ap_sync_reg_channel_write_low_th_1_1,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_32,
      low_th_1_1_empty_n => low_th_1_1_empty_n,
      low_th_1_1_full_n => low_th_1_1_full_n,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(15 downto 8),
      shiftReg_ce => shiftReg_ce_12
    );
low_th_1_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_28
     port map (
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_8(7 downto 0),
      DI(3) => low_th_1_2_U_n_5,
      DI(2) => low_th_1_2_U_n_6,
      DI(1) => low_th_1_2_U_n_7,
      DI(0) => low_th_1_2_U_n_8,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => low_th_1_2_U_n_9,
      S(2) => low_th_1_2_U_n_10,
      S(1) => low_th_1_2_U_n_11,
      S(0) => low_th_1_2_U_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_low_th_1_2 => ap_sync_reg_channel_write_low_th_1_2,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_33,
      low_th_1_2_empty_n => low_th_1_2_empty_n,
      low_th_1_2_full_n => low_th_1_2_full_n,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(23 downto 16),
      shiftReg_ce => shiftReg_ce_15
    );
low_th_2_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_29
     port map (
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_12(7 downto 0),
      DI(3) => low_th_2_0_U_n_5,
      DI(2) => low_th_2_0_U_n_6,
      DI(1) => low_th_2_0_U_n_7,
      DI(0) => low_th_2_0_U_n_8,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => low_th_2_0_U_n_9,
      S(2) => low_th_2_0_U_n_10,
      S(1) => low_th_2_0_U_n_11,
      S(0) => low_th_2_0_U_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_low_th_2_0 => ap_sync_reg_channel_write_low_th_2_0,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_37,
      low_th_2_0_empty_n => low_th_2_0_empty_n,
      low_th_2_0_full_n => low_th_2_0_full_n,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce_14
    );
low_th_2_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_30
     port map (
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_13(7 downto 0),
      DI(3) => low_th_2_1_U_n_5,
      DI(2) => low_th_2_1_U_n_6,
      DI(1) => low_th_2_1_U_n_7,
      DI(0) => low_th_2_1_U_n_8,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => low_th_2_1_U_n_9,
      S(2) => low_th_2_1_U_n_10,
      S(1) => low_th_2_1_U_n_11,
      S(0) => low_th_2_1_U_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_low_th_2_1 => ap_sync_reg_channel_write_low_th_2_1,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_38,
      low_th_2_1_empty_n => low_th_2_1_empty_n,
      low_th_2_1_full_n => low_th_2_1_full_n,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(15 downto 8),
      shiftReg_ce => shiftReg_ce_13
    );
low_th_2_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_31
     port map (
      D(7 downto 0) => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_return_14(7 downto 0),
      DI(3) => low_th_2_2_U_n_5,
      DI(2) => low_th_2_2_U_n_6,
      DI(1) => low_th_2_2_U_n_7,
      DI(0) => low_th_2_2_U_n_8,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => low_th_2_2_U_n_9,
      S(2) => low_th_2_2_U_n_10,
      S(1) => low_th_2_2_U_n_11,
      S(0) => low_th_2_2_U_n_12,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_39,
      low_th_2_2_empty_n => low_th_2_2_empty_n,
      low_th_2_2_full_n => low_th_2_2_full_n,
      \mOutPtr_reg[0]_0\ => ap_sync_reg_channel_write_low_th_2_2_reg_n_3,
      \mOutPtr_reg[0]_1\ => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_139,
      rgb2hsv_data_dout(7 downto 0) => rgb2hsv_data_dout(23 downto 16),
      shiftReg_ce => shiftReg_ce_1
    );
low_thresh_c_i_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d2_S_32
     port map (
      E(0) => \^shiftreg_ce\,
      \SRL_SIG_reg[0][63]\(63 downto 0) => low_thresh_c_i_dout(63 downto 0),
      \SRL_SIG_reg[0][63]_0\(63 downto 0) => \SRL_SIG_reg[0][63]\(63 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_high_thresh_read,
      low_thresh_c_i_empty_n => low_thresh_c_i_empty_n,
      low_thresh_c_i_full_n => low_thresh_c_i_full_n,
      \mOutPtr_reg[1]_0\(0) => colorthresholding_9_0_3_2160_3840_1_entry12_U0_n_6
    );
p_src_mat_cols_c_i_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_33
     port map (
      D(15 downto 0) => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_return_1(15 downto 0),
      E(0) => colorthresholding_9_0_3_2160_3840_1_entry12_U0_n_4,
      \SRL_SIG_reg[0][0]\ => p_src_mat_cols_c_i_U_n_21,
      \SRL_SIG_reg[0][10]\ => p_src_mat_cols_c_i_U_n_31,
      \SRL_SIG_reg[0][11]\ => p_src_mat_cols_c_i_U_n_32,
      \SRL_SIG_reg[0][12]\ => p_src_mat_cols_c_i_U_n_33,
      \SRL_SIG_reg[0][13]\ => p_src_mat_cols_c_i_U_n_34,
      \SRL_SIG_reg[0][14]\ => p_src_mat_cols_c_i_U_n_35,
      \SRL_SIG_reg[0][15]\ => p_src_mat_cols_c_i_U_n_36,
      \SRL_SIG_reg[0][15]_0\(0) => \^shiftreg_ce\,
      \SRL_SIG_reg[0][15]_1\ => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_n_4,
      \SRL_SIG_reg[0][15]_2\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      \SRL_SIG_reg[0][1]\ => p_src_mat_cols_c_i_U_n_22,
      \SRL_SIG_reg[0][2]\ => p_src_mat_cols_c_i_U_n_23,
      \SRL_SIG_reg[0][3]\ => p_src_mat_cols_c_i_U_n_24,
      \SRL_SIG_reg[0][4]\ => p_src_mat_cols_c_i_U_n_25,
      \SRL_SIG_reg[0][5]\ => p_src_mat_cols_c_i_U_n_26,
      \SRL_SIG_reg[0][6]\ => p_src_mat_cols_c_i_U_n_27,
      \SRL_SIG_reg[0][7]\ => p_src_mat_cols_c_i_U_n_28,
      \SRL_SIG_reg[0][8]\ => p_src_mat_cols_c_i_U_n_29,
      \SRL_SIG_reg[0][9]\ => p_src_mat_cols_c_i_U_n_30,
      ap_clk => ap_clk,
      ap_return_1_preg(15 downto 0) => ap_return_1_preg(15 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => p_src_mat_cols_c_i_U_n_4,
      low_thresh_c_empty_n => low_thresh_c_empty_n,
      low_thresh_c_i_full_n => low_thresh_c_i_full_n,
      p_src_mat_cols_c_i_empty_n => p_src_mat_cols_c_i_empty_n,
      p_src_mat_rows_c_i_full_n => p_src_mat_rows_c_i_full_n
    );
p_src_mat_rows_c_i_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w16_d2_S_34
     port map (
      D(15 downto 0) => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_return_0(15 downto 0),
      E(0) => colorthresholding_9_0_3_2160_3840_1_entry12_U0_n_4,
      \SRL_SIG_reg[0][0]\ => p_src_mat_rows_c_i_U_n_22,
      \SRL_SIG_reg[0][10]\ => p_src_mat_rows_c_i_U_n_32,
      \SRL_SIG_reg[0][11]\ => p_src_mat_rows_c_i_U_n_33,
      \SRL_SIG_reg[0][12]\ => p_src_mat_rows_c_i_U_n_34,
      \SRL_SIG_reg[0][13]\ => p_src_mat_rows_c_i_U_n_35,
      \SRL_SIG_reg[0][14]\ => p_src_mat_rows_c_i_U_n_36,
      \SRL_SIG_reg[0][15]\ => p_src_mat_rows_c_i_U_n_37,
      \SRL_SIG_reg[0][15]_0\ => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_n_4,
      \SRL_SIG_reg[0][1]\ => p_src_mat_rows_c_i_U_n_23,
      \SRL_SIG_reg[0][2]\ => p_src_mat_rows_c_i_U_n_24,
      \SRL_SIG_reg[0][3]\ => p_src_mat_rows_c_i_U_n_25,
      \SRL_SIG_reg[0][4]\ => p_src_mat_rows_c_i_U_n_26,
      \SRL_SIG_reg[0][5]\ => p_src_mat_rows_c_i_U_n_27,
      \SRL_SIG_reg[0][6]\ => p_src_mat_rows_c_i_U_n_28,
      \SRL_SIG_reg[0][7]\ => p_src_mat_rows_c_i_U_n_29,
      \SRL_SIG_reg[0][8]\ => p_src_mat_rows_c_i_U_n_30,
      \SRL_SIG_reg[0][9]\ => p_src_mat_rows_c_i_U_n_31,
      \SRL_SIG_reg[1][0]\(0) => \^shiftreg_ce\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_return_0_preg(15 downto 0) => ap_return_0_preg(15 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => p_src_mat_rows_c_i_U_n_38,
      ap_rst_n_1 => p_src_mat_rows_c_i_U_n_39,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_img_height_loc_i_channel => ap_sync_reg_channel_write_img_height_loc_i_channel,
      ap_sync_reg_channel_write_img_width_loc_i_channel_reg => ap_sync_reg_channel_write_img_width_loc_i_channel_reg_n_3,
      colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
      img_height_loc_i_channel_full_n => img_height_loc_i_channel_full_n,
      img_width_loc_i_channel_full_n => img_width_loc_i_channel_full_n,
      internal_empty_n_reg_0 => p_src_mat_rows_c_i_U_n_21,
      \out\(15 downto 0) => \out\(15 downto 0),
      p_src_mat_cols_c_i_empty_n => p_src_mat_cols_c_i_empty_n,
      p_src_mat_rows_c_i_empty_n => p_src_mat_rows_c_i_empty_n,
      p_src_mat_rows_c_i_full_n => p_src_mat_rows_c_i_full_n
    );
start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2dEe
     port map (
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      bgr2hsv_9_2160_3840_1_U0_ap_idle => bgr2hsv_9_2160_3840_1_U0_ap_idle,
      colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_ap_start,
      high_th_0_0_empty_n => high_th_0_0_empty_n,
      high_th_2_0_empty_n => high_th_2_0_empty_n,
      img_height_loc_i_channel_empty_n => img_height_loc_i_channel_empty_n,
      int_ap_idle_i_3_0 => colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_n_176,
      int_ap_idle_reg => low_th_0_1_U_n_13,
      int_ap_idle_reg_0 => high_th_2_2_U_n_14,
      int_ap_idle_reg_1 => int_ap_idle_reg,
      int_ap_idle_reg_2(0) => int_ap_idle_reg_0(0),
      int_ap_idle_reg_3 => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_45,
      int_ap_idle_reg_4 => int_ap_idle_reg_1,
      internal_empty_n_reg_0 => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_entry12_U0_ap_ready_reg_n_3,
      low_th_1_2_empty_n => low_th_1_2_empty_n,
      low_th_2_0_empty_n => low_th_2_0_empty_n,
      low_th_2_1_empty_n => low_th_2_1_empty_n,
      \mOutPtr_reg[0]_0\ => start_once_reg_reg,
      \mOutPtr_reg[1]_0\ => colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_n_4,
      start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n => start_for_colorthresholding_9_0_3_2160_3840_1_Block_colorthresholding_9_0_3_2160_3840_1_exit_proc_U0_full_n,
      start_once_reg => start_once_reg,
      xfMat2axis_24_0_2160_3840_1_U0_ap_start => xfMat2axis_24_0_2160_3840_1_U0_ap_start
    );
xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_xFInRange_9_0_2160_3840_15_0_1_9_1_3_s
     port map (
      A(15 downto 0) => img_height_loc_i_channel_dout(15 downto 0),
      B(15 downto 0) => img_width_loc_i_channel_dout(15 downto 0),
      CO(0) => icmp_ln890_fu_305_p2,
      DI(3) => low_th_0_1_U_n_5,
      DI(2) => low_th_0_1_U_n_6,
      DI(1) => low_th_0_1_U_n_7,
      DI(0) => low_th_0_1_U_n_8,
      Q(0) => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_ap_ready,
      S(3) => low_th_0_1_U_n_9,
      S(2) => low_th_0_1_U_n_10,
      S(1) => low_th_0_1_U_n_11,
      S(0) => low_th_0_1_U_n_12,
      \SRL_SIG_reg[0]_1\(0) => \SRL_SIG_reg[0]_1\(0),
      \SRL_SIG_reg[1][6]\(0) => icmp_ln56_2_fu_316_p2,
      \SRL_SIG_reg[1][6]_0\(0) => icmp_ln56_fu_283_p2,
      \SRL_SIG_reg[1][6]_1\(0) => icmp_ln56_3_fu_338_p2,
      \SRL_SIG_reg[1][6]_10\(0) => icmp_ln56_10_fu_508_p2,
      \SRL_SIG_reg[1][6]_11\(0) => icmp_ln56_8_fu_475_p2,
      \SRL_SIG_reg[1][6]_12\(0) => icmp_ln56_11_fu_530_p2,
      \SRL_SIG_reg[1][6]_13\(0) => icmp_ln890_5_fu_519_p2,
      \SRL_SIG_reg[1][6]_14\(0) => icmp_ln890_4_fu_497_p2,
      \SRL_SIG_reg[1][6]_15\(0) => icmp_ln56_9_fu_486_p2,
      \SRL_SIG_reg[1][6]_2\(0) => icmp_ln890_1_fu_327_p2,
      \SRL_SIG_reg[1][6]_3\(0) => icmp_ln56_1_fu_294_p2,
      \SRL_SIG_reg[1][6]_4\(0) => icmp_ln56_7_fu_434_p2,
      \SRL_SIG_reg[1][6]_5\(0) => icmp_ln890_3_fu_423_p2,
      \SRL_SIG_reg[1][6]_6\(0) => icmp_ln56_4_fu_379_p2,
      \SRL_SIG_reg[1][6]_7\(0) => icmp_ln56_6_fu_412_p2,
      \SRL_SIG_reg[1][6]_8\(0) => icmp_ln56_5_fu_390_p2,
      \SRL_SIG_reg[1][6]_9\(0) => icmp_ln890_2_fu_401_p2,
      and_ln1348_1_fu_373_p2 => and_ln1348_1_fu_373_p2,
      \and_ln1348_1_reg_709[0]_i_2\(3) => low_th_0_0_U_n_5,
      \and_ln1348_1_reg_709[0]_i_2\(2) => low_th_0_0_U_n_6,
      \and_ln1348_1_reg_709[0]_i_2\(1) => low_th_0_0_U_n_7,
      \and_ln1348_1_reg_709[0]_i_2\(0) => low_th_0_0_U_n_8,
      \and_ln1348_1_reg_709[0]_i_2_0\(3) => low_th_0_0_U_n_9,
      \and_ln1348_1_reg_709[0]_i_2_0\(2) => low_th_0_0_U_n_10,
      \and_ln1348_1_reg_709[0]_i_2_0\(1) => low_th_0_0_U_n_11,
      \and_ln1348_1_reg_709[0]_i_2_0\(0) => low_th_0_0_U_n_12,
      \and_ln1348_1_reg_709[0]_i_2_1\(3) => low_th_0_2_U_n_5,
      \and_ln1348_1_reg_709[0]_i_2_1\(2) => low_th_0_2_U_n_6,
      \and_ln1348_1_reg_709[0]_i_2_1\(1) => low_th_0_2_U_n_7,
      \and_ln1348_1_reg_709[0]_i_2_1\(0) => low_th_0_2_U_n_8,
      \and_ln1348_1_reg_709[0]_i_2_2\(3) => low_th_0_2_U_n_9,
      \and_ln1348_1_reg_709[0]_i_2_2\(2) => low_th_0_2_U_n_10,
      \and_ln1348_1_reg_709[0]_i_2_2\(1) => low_th_0_2_U_n_11,
      \and_ln1348_1_reg_709[0]_i_2_2\(0) => low_th_0_2_U_n_12,
      \and_ln1348_1_reg_709[0]_i_2_3\(3) => high_th_0_2_U_n_9,
      \and_ln1348_1_reg_709[0]_i_2_3\(2) => high_th_0_2_U_n_10,
      \and_ln1348_1_reg_709[0]_i_2_3\(1) => high_th_0_2_U_n_11,
      \and_ln1348_1_reg_709[0]_i_2_3\(0) => high_th_0_2_U_n_12,
      \and_ln1348_1_reg_709[0]_i_2_4\(3) => high_th_0_2_U_n_5,
      \and_ln1348_1_reg_709[0]_i_2_4\(2) => high_th_0_2_U_n_6,
      \and_ln1348_1_reg_709[0]_i_2_4\(1) => high_th_0_2_U_n_7,
      \and_ln1348_1_reg_709[0]_i_2_4\(0) => high_th_0_2_U_n_8,
      \and_ln1348_1_reg_709[0]_i_2_5\(3) => high_th_0_1_U_n_9,
      \and_ln1348_1_reg_709[0]_i_2_5\(2) => high_th_0_1_U_n_10,
      \and_ln1348_1_reg_709[0]_i_2_5\(1) => high_th_0_1_U_n_11,
      \and_ln1348_1_reg_709[0]_i_2_5\(0) => high_th_0_1_U_n_12,
      \and_ln1348_1_reg_709[0]_i_2_6\(3) => high_th_0_1_U_n_5,
      \and_ln1348_1_reg_709[0]_i_2_6\(2) => high_th_0_1_U_n_6,
      \and_ln1348_1_reg_709[0]_i_2_6\(1) => high_th_0_1_U_n_7,
      \and_ln1348_1_reg_709[0]_i_2_6\(0) => high_th_0_1_U_n_8,
      \and_ln1348_1_reg_709[0]_i_2_7\(3) => high_th_0_0_U_n_9,
      \and_ln1348_1_reg_709[0]_i_2_7\(2) => high_th_0_0_U_n_10,
      \and_ln1348_1_reg_709[0]_i_2_7\(1) => high_th_0_0_U_n_11,
      \and_ln1348_1_reg_709[0]_i_2_7\(0) => high_th_0_0_U_n_12,
      \and_ln1348_1_reg_709[0]_i_2_8\(3) => high_th_0_0_U_n_5,
      \and_ln1348_1_reg_709[0]_i_2_8\(2) => high_th_0_0_U_n_6,
      \and_ln1348_1_reg_709[0]_i_2_8\(1) => high_th_0_0_U_n_7,
      \and_ln1348_1_reg_709[0]_i_2_8\(0) => high_th_0_0_U_n_8,
      and_ln1348_3_fu_469_p2 => and_ln1348_3_fu_469_p2,
      \and_ln1348_3_reg_714[0]_i_2\(3) => low_th_1_2_U_n_5,
      \and_ln1348_3_reg_714[0]_i_2\(2) => low_th_1_2_U_n_6,
      \and_ln1348_3_reg_714[0]_i_2\(1) => low_th_1_2_U_n_7,
      \and_ln1348_3_reg_714[0]_i_2\(0) => low_th_1_2_U_n_8,
      \and_ln1348_3_reg_714[0]_i_2_0\(3) => low_th_1_2_U_n_9,
      \and_ln1348_3_reg_714[0]_i_2_0\(2) => low_th_1_2_U_n_10,
      \and_ln1348_3_reg_714[0]_i_2_0\(1) => low_th_1_2_U_n_11,
      \and_ln1348_3_reg_714[0]_i_2_0\(0) => low_th_1_2_U_n_12,
      \and_ln1348_3_reg_714[0]_i_2_1\(3) => high_th_1_2_U_n_9,
      \and_ln1348_3_reg_714[0]_i_2_1\(2) => high_th_1_2_U_n_10,
      \and_ln1348_3_reg_714[0]_i_2_1\(1) => high_th_1_2_U_n_11,
      \and_ln1348_3_reg_714[0]_i_2_1\(0) => high_th_1_2_U_n_12,
      \and_ln1348_3_reg_714[0]_i_2_10\(3) => high_th_1_1_U_n_5,
      \and_ln1348_3_reg_714[0]_i_2_10\(2) => high_th_1_1_U_n_6,
      \and_ln1348_3_reg_714[0]_i_2_10\(1) => high_th_1_1_U_n_7,
      \and_ln1348_3_reg_714[0]_i_2_10\(0) => high_th_1_1_U_n_8,
      \and_ln1348_3_reg_714[0]_i_2_2\(3) => high_th_1_2_U_n_5,
      \and_ln1348_3_reg_714[0]_i_2_2\(2) => high_th_1_2_U_n_6,
      \and_ln1348_3_reg_714[0]_i_2_2\(1) => high_th_1_2_U_n_7,
      \and_ln1348_3_reg_714[0]_i_2_2\(0) => high_th_1_2_U_n_8,
      \and_ln1348_3_reg_714[0]_i_2_3\(3) => low_th_1_0_U_n_5,
      \and_ln1348_3_reg_714[0]_i_2_3\(2) => low_th_1_0_U_n_6,
      \and_ln1348_3_reg_714[0]_i_2_3\(1) => low_th_1_0_U_n_7,
      \and_ln1348_3_reg_714[0]_i_2_3\(0) => low_th_1_0_U_n_8,
      \and_ln1348_3_reg_714[0]_i_2_4\(3) => low_th_1_0_U_n_9,
      \and_ln1348_3_reg_714[0]_i_2_4\(2) => low_th_1_0_U_n_10,
      \and_ln1348_3_reg_714[0]_i_2_4\(1) => low_th_1_0_U_n_11,
      \and_ln1348_3_reg_714[0]_i_2_4\(0) => low_th_1_0_U_n_12,
      \and_ln1348_3_reg_714[0]_i_2_5\(3) => low_th_1_1_U_n_5,
      \and_ln1348_3_reg_714[0]_i_2_5\(2) => low_th_1_1_U_n_6,
      \and_ln1348_3_reg_714[0]_i_2_5\(1) => low_th_1_1_U_n_7,
      \and_ln1348_3_reg_714[0]_i_2_5\(0) => low_th_1_1_U_n_8,
      \and_ln1348_3_reg_714[0]_i_2_6\(3) => low_th_1_1_U_n_9,
      \and_ln1348_3_reg_714[0]_i_2_6\(2) => low_th_1_1_U_n_10,
      \and_ln1348_3_reg_714[0]_i_2_6\(1) => low_th_1_1_U_n_11,
      \and_ln1348_3_reg_714[0]_i_2_6\(0) => low_th_1_1_U_n_12,
      \and_ln1348_3_reg_714[0]_i_2_7\(3) => high_th_1_0_U_n_9,
      \and_ln1348_3_reg_714[0]_i_2_7\(2) => high_th_1_0_U_n_10,
      \and_ln1348_3_reg_714[0]_i_2_7\(1) => high_th_1_0_U_n_11,
      \and_ln1348_3_reg_714[0]_i_2_7\(0) => high_th_1_0_U_n_12,
      \and_ln1348_3_reg_714[0]_i_2_8\(3) => high_th_1_0_U_n_5,
      \and_ln1348_3_reg_714[0]_i_2_8\(2) => high_th_1_0_U_n_6,
      \and_ln1348_3_reg_714[0]_i_2_8\(1) => high_th_1_0_U_n_7,
      \and_ln1348_3_reg_714[0]_i_2_8\(0) => high_th_1_0_U_n_8,
      \and_ln1348_3_reg_714[0]_i_2_9\(3) => high_th_1_1_U_n_9,
      \and_ln1348_3_reg_714[0]_i_2_9\(2) => high_th_1_1_U_n_10,
      \and_ln1348_3_reg_714[0]_i_2_9\(1) => high_th_1_1_U_n_11,
      \and_ln1348_3_reg_714[0]_i_2_9\(0) => high_th_1_1_U_n_12,
      and_ln1348_5_fu_565_p2 => and_ln1348_5_fu_565_p2,
      \and_ln1348_5_reg_719[0]_i_2\(3) => low_th_2_1_U_n_5,
      \and_ln1348_5_reg_719[0]_i_2\(2) => low_th_2_1_U_n_6,
      \and_ln1348_5_reg_719[0]_i_2\(1) => low_th_2_1_U_n_7,
      \and_ln1348_5_reg_719[0]_i_2\(0) => low_th_2_1_U_n_8,
      \and_ln1348_5_reg_719[0]_i_2_0\(3) => low_th_2_1_U_n_9,
      \and_ln1348_5_reg_719[0]_i_2_0\(2) => low_th_2_1_U_n_10,
      \and_ln1348_5_reg_719[0]_i_2_0\(1) => low_th_2_1_U_n_11,
      \and_ln1348_5_reg_719[0]_i_2_0\(0) => low_th_2_1_U_n_12,
      \and_ln1348_5_reg_719[0]_i_2_1\(3) => low_th_2_0_U_n_5,
      \and_ln1348_5_reg_719[0]_i_2_1\(2) => low_th_2_0_U_n_6,
      \and_ln1348_5_reg_719[0]_i_2_1\(1) => low_th_2_0_U_n_7,
      \and_ln1348_5_reg_719[0]_i_2_1\(0) => low_th_2_0_U_n_8,
      \and_ln1348_5_reg_719[0]_i_2_10\(3) => high_th_2_0_U_n_5,
      \and_ln1348_5_reg_719[0]_i_2_10\(2) => high_th_2_0_U_n_6,
      \and_ln1348_5_reg_719[0]_i_2_10\(1) => high_th_2_0_U_n_7,
      \and_ln1348_5_reg_719[0]_i_2_10\(0) => high_th_2_0_U_n_8,
      \and_ln1348_5_reg_719[0]_i_2_2\(3) => low_th_2_0_U_n_9,
      \and_ln1348_5_reg_719[0]_i_2_2\(2) => low_th_2_0_U_n_10,
      \and_ln1348_5_reg_719[0]_i_2_2\(1) => low_th_2_0_U_n_11,
      \and_ln1348_5_reg_719[0]_i_2_2\(0) => low_th_2_0_U_n_12,
      \and_ln1348_5_reg_719[0]_i_2_3\(3) => low_th_2_2_U_n_5,
      \and_ln1348_5_reg_719[0]_i_2_3\(2) => low_th_2_2_U_n_6,
      \and_ln1348_5_reg_719[0]_i_2_3\(1) => low_th_2_2_U_n_7,
      \and_ln1348_5_reg_719[0]_i_2_3\(0) => low_th_2_2_U_n_8,
      \and_ln1348_5_reg_719[0]_i_2_4\(3) => low_th_2_2_U_n_9,
      \and_ln1348_5_reg_719[0]_i_2_4\(2) => low_th_2_2_U_n_10,
      \and_ln1348_5_reg_719[0]_i_2_4\(1) => low_th_2_2_U_n_11,
      \and_ln1348_5_reg_719[0]_i_2_4\(0) => low_th_2_2_U_n_12,
      \and_ln1348_5_reg_719[0]_i_2_5\(3) => high_th_2_2_U_n_9,
      \and_ln1348_5_reg_719[0]_i_2_5\(2) => high_th_2_2_U_n_10,
      \and_ln1348_5_reg_719[0]_i_2_5\(1) => high_th_2_2_U_n_11,
      \and_ln1348_5_reg_719[0]_i_2_5\(0) => high_th_2_2_U_n_12,
      \and_ln1348_5_reg_719[0]_i_2_6\(3) => high_th_2_2_U_n_5,
      \and_ln1348_5_reg_719[0]_i_2_6\(2) => high_th_2_2_U_n_6,
      \and_ln1348_5_reg_719[0]_i_2_6\(1) => high_th_2_2_U_n_7,
      \and_ln1348_5_reg_719[0]_i_2_6\(0) => high_th_2_2_U_n_8,
      \and_ln1348_5_reg_719[0]_i_2_7\(3) => high_th_2_1_U_n_9,
      \and_ln1348_5_reg_719[0]_i_2_7\(2) => high_th_2_1_U_n_10,
      \and_ln1348_5_reg_719[0]_i_2_7\(1) => high_th_2_1_U_n_11,
      \and_ln1348_5_reg_719[0]_i_2_7\(0) => high_th_2_1_U_n_12,
      \and_ln1348_5_reg_719[0]_i_2_8\(3) => high_th_2_1_U_n_5,
      \and_ln1348_5_reg_719[0]_i_2_8\(2) => high_th_2_1_U_n_6,
      \and_ln1348_5_reg_719[0]_i_2_8\(1) => high_th_2_1_U_n_7,
      \and_ln1348_5_reg_719[0]_i_2_8\(0) => high_th_2_1_U_n_8,
      \and_ln1348_5_reg_719[0]_i_2_9\(3) => high_th_2_0_U_n_9,
      \and_ln1348_5_reg_719[0]_i_2_9\(2) => high_th_2_0_U_n_10,
      \and_ln1348_5_reg_719[0]_i_2_9\(1) => high_th_2_0_U_n_11,
      \and_ln1348_5_reg_719[0]_i_2_9\(0) => high_th_2_0_U_n_12,
      \and_ln1348_5_reg_719_reg[0]_0\ => \and_ln1348_5_reg_719_reg[0]\,
      \ap_CS_fsm_reg[0]_0\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_45,
      \ap_CS_fsm_reg[1]_0\ => img_width_loc_i_channel_U_n_5,
      \ap_CS_fsm_reg[5]_0\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_24,
      \ap_CS_fsm_reg[5]_1\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_26,
      \ap_CS_fsm_reg[5]_10\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_35,
      \ap_CS_fsm_reg[5]_11\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_36,
      \ap_CS_fsm_reg[5]_12\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_37,
      \ap_CS_fsm_reg[5]_13\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_38,
      \ap_CS_fsm_reg[5]_14\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_39,
      \ap_CS_fsm_reg[5]_15\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_40,
      \ap_CS_fsm_reg[5]_16\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_41,
      \ap_CS_fsm_reg[5]_17\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_42,
      \ap_CS_fsm_reg[5]_18\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_43,
      \ap_CS_fsm_reg[5]_19\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_44,
      \ap_CS_fsm_reg[5]_2\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_27,
      \ap_CS_fsm_reg[5]_3\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_28,
      \ap_CS_fsm_reg[5]_4\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_29,
      \ap_CS_fsm_reg[5]_5\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_30,
      \ap_CS_fsm_reg[5]_6\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_31,
      \ap_CS_fsm_reg[5]_7\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_32,
      \ap_CS_fsm_reg[5]_8\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_33,
      \ap_CS_fsm_reg[5]_9\ => xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0_n_34,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      high_th_0_0_empty_n => high_th_0_0_empty_n,
      high_th_0_1_empty_n => high_th_0_1_empty_n,
      high_th_0_2_empty_n => high_th_0_2_empty_n,
      high_th_1_0_empty_n => high_th_1_0_empty_n,
      high_th_1_1_empty_n => high_th_1_1_empty_n,
      high_th_1_2_empty_n => high_th_1_2_empty_n,
      high_th_2_0_empty_n => high_th_2_0_empty_n,
      high_th_2_1_empty_n => high_th_2_1_empty_n,
      high_th_2_2_empty_n => high_th_2_2_empty_n,
      \icmp_ln92_reg_705_pp0_iter1_reg_reg[0]_0\ => icmp_ln92_reg_705_pp0_iter1_reg,
      \icmp_ln92_reg_705_reg[0]_0\ => \icmp_ln92_reg_705_reg[0]\,
      \icmp_ln92_reg_705_reg[0]_1\ => \icmp_ln92_reg_705_reg[0]_0\,
      imgHelper1_data_empty_n => imgHelper1_data_empty_n,
      imgHelper1_data_full_n => imgHelper1_data_full_n,
      img_height_loc_i_channel_empty_n => img_height_loc_i_channel_empty_n,
      img_width_loc_i_channel_empty_n => img_width_loc_i_channel_empty_n,
      internal_empty_n_reg => internal_empty_n_reg,
      internal_empty_n_reg_0 => internal_empty_n_reg_0,
      internal_empty_n_reg_1 => internal_empty_n_reg_1,
      low_th_0_0_empty_n => low_th_0_0_empty_n,
      low_th_0_1_empty_n => low_th_0_1_empty_n,
      low_th_0_2_empty_n => low_th_0_2_empty_n,
      low_th_1_0_empty_n => low_th_1_0_empty_n,
      low_th_1_1_empty_n => low_th_1_1_empty_n,
      low_th_1_2_empty_n => low_th_1_2_empty_n,
      low_th_2_0_empty_n => low_th_2_0_empty_n,
      low_th_2_1_empty_n => low_th_2_1_empty_n,
      low_th_2_2_empty_n => low_th_2_2_empty_n,
      mOutPtr110_out => mOutPtr110_out,
      mOutPtr110_out_0 => mOutPtr110_out_0,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      rgb2hsv_data_empty_n => rgb2hsv_data_empty_n,
      xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read => xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel is
  port (
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem0_AWVALID : out STD_LOGIC;
    m_axi_gmem0_AWREADY : in STD_LOGIC;
    m_axi_gmem0_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem0_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_WVALID : out STD_LOGIC;
    m_axi_gmem0_WREADY : in STD_LOGIC;
    m_axi_gmem0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_WLAST : out STD_LOGIC;
    m_axi_gmem0_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem0_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    m_axi_gmem0_RREADY : out STD_LOGIC;
    m_axi_gmem0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_RLAST : in STD_LOGIC;
    m_axi_gmem0_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BVALID : in STD_LOGIC;
    m_axi_gmem0_BREADY : out STD_LOGIC;
    m_axi_gmem0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    src_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    src_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    src_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    dst_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dst_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dst_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_TVALID : in STD_LOGIC;
    src_TREADY : out STD_LOGIC;
    dst_TVALID : out STD_LOGIC;
    dst_TREADY : in STD_LOGIC
  );
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 64;
  attribute C_M_AXI_ARUSER_WIDTH : integer;
  attribute C_M_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_M_AXI_AWUSER_WIDTH : integer;
  attribute C_M_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_M_AXI_BUSER_WIDTH : integer;
  attribute C_M_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 32;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 64;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_M_AXI_GMEM0_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM0_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is "4'b0011";
  attribute C_M_AXI_GMEM0_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM0_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 32;
  attribute C_M_AXI_GMEM0_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_M_AXI_GMEM0_PROT_VALUE : string;
  attribute C_M_AXI_GMEM0_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is "3'b000";
  attribute C_M_AXI_GMEM0_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_M_AXI_GMEM0_USER_VALUE : integer;
  attribute C_M_AXI_GMEM0_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 0;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 4;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 64;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is "4'b0011";
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : string;
  attribute C_M_AXI_GMEM1_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is "3'b000";
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 0;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 4;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_M_AXI_ID_WIDTH : integer;
  attribute C_M_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_M_AXI_RUSER_WIDTH : integer;
  attribute C_M_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 4;
  attribute C_M_AXI_WUSER_WIDTH : integer;
  attribute C_M_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 1;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 32;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 4;
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel is
  signal \<const0>\ : STD_LOGIC;
  signal Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_n_4 : STD_LOGIC;
  signal Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_n_5 : STD_LOGIC;
  signal \SRL_SIG_reg[0]_6\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal add_ln157_1_fu_537_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal add_ln157_fu_488_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state1_7 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg_n_3 : STD_LOGIC;
  signal axis2xfMat_24_9_2160_3840_1_U0_ap_ready : STD_LOGIC;
  signal axis2xfMat_24_9_2160_3840_1_U0_ap_start : STD_LOGIC;
  signal axis2xfMat_24_9_2160_3840_1_U0_imgInput_4139_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axis2xfMat_24_9_2160_3840_1_U0_img_cols_read : STD_LOGIC;
  signal axis2xfMat_24_9_2160_3840_1_U0_n_10 : STD_LOGIC;
  signal axis2xfMat_24_9_2160_3840_1_U0_n_11 : STD_LOGIC;
  signal axis2xfMat_24_9_2160_3840_1_U0_n_12 : STD_LOGIC;
  signal axis2xfMat_24_9_2160_3840_1_U0_n_14 : STD_LOGIC;
  signal axis2xfMat_24_9_2160_3840_1_U0_n_15 : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_ap_idle : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_ap_ready : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_ap_start : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_imgInput_4139_read : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_n_47 : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_n_55 : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_n_57 : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_rgb2hsv_4140_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \bus_read/rs_rreq/load_p2\ : STD_LOGIC;
  signal \bus_read/rs_rreq/load_p2_4\ : STD_LOGIC;
  signal \colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0/ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_U0_ap_start : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_U0_n_11 : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_U0_n_142 : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_U0_n_145 : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_U0_n_146 : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_U0_n_150 : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_U0_n_151 : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_U0_n_4 : STD_LOGIC;
  signal colorthresholding_9_0_3_2160_3840_1_U0_n_6 : STD_LOGIC;
  signal cols : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal control_s_axi_U_n_3 : STD_LOGIC;
  signal control_s_axi_U_n_5 : STD_LOGIC;
  signal control_s_axi_U_n_6 : STD_LOGIC;
  signal \^dst_tdata\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gmem0_ARREADY : STD_LOGIC;
  signal gmem0_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem0_RVALID : STD_LOGIC;
  signal gmem1_ARREADY : STD_LOGIC;
  signal gmem1_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem1_RVALID : STD_LOGIC;
  signal gmem1_m_axi_U_n_70 : STD_LOGIC;
  signal high_thresh : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal high_thresh_c_dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal high_thresh_c_empty_n : STD_LOGIC;
  signal high_thresh_c_full_n : STD_LOGIC;
  signal icmp_ln81_fu_161_p2 : STD_LOGIC;
  signal imgHelper1_cols_c_U_n_10 : STD_LOGIC;
  signal imgHelper1_cols_c_U_n_11 : STD_LOGIC;
  signal imgHelper1_cols_c_U_n_12 : STD_LOGIC;
  signal imgHelper1_cols_c_U_n_13 : STD_LOGIC;
  signal imgHelper1_cols_c_U_n_14 : STD_LOGIC;
  signal imgHelper1_cols_c_U_n_15 : STD_LOGIC;
  signal imgHelper1_cols_c_U_n_3 : STD_LOGIC;
  signal imgHelper1_cols_c_U_n_4 : STD_LOGIC;
  signal imgHelper1_cols_c_U_n_7 : STD_LOGIC;
  signal imgHelper1_cols_c_U_n_8 : STD_LOGIC;
  signal imgHelper1_cols_c_U_n_9 : STD_LOGIC;
  signal imgHelper1_cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgHelper1_cols_c_empty_n : STD_LOGIC;
  signal imgHelper1_data_dout : STD_LOGIC_VECTOR ( 7 to 7 );
  signal imgHelper1_data_empty_n : STD_LOGIC;
  signal imgHelper1_data_full_n : STD_LOGIC;
  signal imgHelper1_rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgHelper1_rows_c_empty_n : STD_LOGIC;
  signal imgHelper1_rows_c_full_n : STD_LOGIC;
  signal imgInput_cols_c12_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgInput_cols_c12_empty_n : STD_LOGIC;
  signal imgInput_cols_c12_full_n : STD_LOGIC;
  signal imgInput_cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgInput_cols_c_empty_n : STD_LOGIC;
  signal imgInput_cols_c_full_n : STD_LOGIC;
  signal imgInput_data_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal imgInput_data_empty_n : STD_LOGIC;
  signal imgInput_data_full_n : STD_LOGIC;
  signal imgInput_rows_c11_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgInput_rows_c11_empty_n : STD_LOGIC;
  signal imgInput_rows_c11_full_n : STD_LOGIC;
  signal imgInput_rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgInput_rows_c_empty_n : STD_LOGIC;
  signal imgInput_rows_c_full_n : STD_LOGIC;
  signal low_thresh : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal low_thresh_c_dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal low_thresh_c_empty_n : STD_LOGIC;
  signal low_thresh_c_full_n : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal mOutPtr110_out_2 : STD_LOGIC;
  signal mOutPtr110_out_3 : STD_LOGIC;
  signal mOutPtr110_out_5 : STD_LOGIC;
  signal \^m_axi_gmem0_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem0_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem1_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem1_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal p_reg_reg_i_64_n_4 : STD_LOGIC;
  signal p_reg_reg_i_64_n_6 : STD_LOGIC;
  signal p_reg_reg_i_65_n_4 : STD_LOGIC;
  signal p_reg_reg_i_65_n_6 : STD_LOGIC;
  signal p_reg_reg_i_66_n_3 : STD_LOGIC;
  signal p_reg_reg_i_66_n_4 : STD_LOGIC;
  signal p_reg_reg_i_66_n_5 : STD_LOGIC;
  signal p_reg_reg_i_66_n_6 : STD_LOGIC;
  signal p_reg_reg_i_67_n_3 : STD_LOGIC;
  signal p_reg_reg_i_67_n_4 : STD_LOGIC;
  signal p_reg_reg_i_67_n_5 : STD_LOGIC;
  signal p_reg_reg_i_67_n_6 : STD_LOGIC;
  signal p_reg_reg_i_68_n_3 : STD_LOGIC;
  signal p_reg_reg_i_68_n_4 : STD_LOGIC;
  signal p_reg_reg_i_68_n_5 : STD_LOGIC;
  signal p_reg_reg_i_68_n_6 : STD_LOGIC;
  signal p_reg_reg_i_70_n_3 : STD_LOGIC;
  signal p_reg_reg_i_70_n_4 : STD_LOGIC;
  signal p_reg_reg_i_70_n_5 : STD_LOGIC;
  signal p_reg_reg_i_70_n_6 : STD_LOGIC;
  signal p_reg_reg_i_73_n_3 : STD_LOGIC;
  signal p_reg_reg_i_75_n_3 : STD_LOGIC;
  signal p_reg_reg_i_76_n_3 : STD_LOGIC;
  signal p_reg_reg_i_77_n_3 : STD_LOGIC;
  signal p_reg_reg_i_78_n_3 : STD_LOGIC;
  signal p_reg_reg_i_79_n_3 : STD_LOGIC;
  signal p_reg_reg_i_80_n_3 : STD_LOGIC;
  signal p_reg_reg_i_81_n_3 : STD_LOGIC;
  signal p_reg_reg_i_82_n_3 : STD_LOGIC;
  signal p_reg_reg_i_83_n_3 : STD_LOGIC;
  signal p_reg_reg_i_84_n_3 : STD_LOGIC;
  signal p_reg_reg_i_85_n_3 : STD_LOGIC;
  signal p_reg_reg_i_86_n_3 : STD_LOGIC;
  signal p_reg_reg_i_87_n_3 : STD_LOGIC;
  signal p_reg_reg_i_92_n_3 : STD_LOGIC;
  signal p_reg_reg_i_93_n_3 : STD_LOGIC;
  signal p_reg_reg_i_94_n_3 : STD_LOGIC;
  signal \p_src_mat_cols_c_i_U/shiftReg_ce\ : STD_LOGIC;
  signal rgb2hsv_cols_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rgb2hsv_cols_c_empty_n : STD_LOGIC;
  signal rgb2hsv_cols_c_full_n : STD_LOGIC;
  signal rgb2hsv_data_U_n_3 : STD_LOGIC;
  signal rgb2hsv_data_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal rgb2hsv_data_empty_n : STD_LOGIC;
  signal rgb2hsv_data_full_n : STD_LOGIC;
  signal rgb2hsv_rows_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rgb2hsv_rows_c_empty_n : STD_LOGIC;
  signal rgb2hsv_rows_c_full_n : STD_LOGIC;
  signal rows : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sext_ln157_2_fu_521_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal sext_ln157_fu_472_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_1 : STD_LOGIC;
  signal start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n : STD_LOGIC;
  signal start_for_bgr2hsv_9_2160_3840_1_U0_U_n_5 : STD_LOGIC;
  signal start_for_bgr2hsv_9_2160_3840_1_U0_U_n_6 : STD_LOGIC;
  signal start_for_bgr2hsv_9_2160_3840_1_U0_full_n : STD_LOGIC;
  signal start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_0 : STD_LOGIC;
  signal \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln92_reg_705_pp0_iter1_reg\ : STD_LOGIC;
  signal xfMat2axis_24_0_2160_3840_1_U0_ap_done : STD_LOGIC;
  signal xfMat2axis_24_0_2160_3840_1_U0_ap_start : STD_LOGIC;
  signal xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read : STD_LOGIC;
  signal xfMat2axis_24_0_2160_3840_1_U0_img_cols_read : STD_LOGIC;
  signal NLW_p_reg_reg_i_64_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_i_64_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_p_reg_reg_i_65_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_i_65_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  dst_TDATA(23) <= \<const0>\;
  dst_TDATA(22) <= \<const0>\;
  dst_TDATA(21) <= \<const0>\;
  dst_TDATA(20) <= \<const0>\;
  dst_TDATA(19) <= \<const0>\;
  dst_TDATA(18) <= \<const0>\;
  dst_TDATA(17) <= \<const0>\;
  dst_TDATA(16) <= \<const0>\;
  dst_TDATA(15) <= \<const0>\;
  dst_TDATA(14) <= \<const0>\;
  dst_TDATA(13) <= \<const0>\;
  dst_TDATA(12) <= \<const0>\;
  dst_TDATA(11) <= \<const0>\;
  dst_TDATA(10) <= \<const0>\;
  dst_TDATA(9) <= \<const0>\;
  dst_TDATA(8) <= \<const0>\;
  dst_TDATA(7) <= \^dst_tdata\(0);
  dst_TDATA(6) <= \^dst_tdata\(0);
  dst_TDATA(5) <= \^dst_tdata\(0);
  dst_TDATA(4) <= \^dst_tdata\(0);
  dst_TDATA(3) <= \^dst_tdata\(0);
  dst_TDATA(2) <= \^dst_tdata\(0);
  dst_TDATA(1) <= \^dst_tdata\(0);
  dst_TDATA(0) <= \^dst_tdata\(0);
  dst_TDEST(0) <= \<const0>\;
  dst_TID(0) <= \<const0>\;
  dst_TKEEP(2) <= \<const0>\;
  dst_TKEEP(1) <= \<const0>\;
  dst_TKEEP(0) <= \<const0>\;
  dst_TSTRB(2) <= \<const0>\;
  dst_TSTRB(1) <= \<const0>\;
  dst_TSTRB(0) <= \<const0>\;
  dst_TUSER(0) <= \<const0>\;
  m_axi_gmem0_ARADDR(63 downto 2) <= \^m_axi_gmem0_araddr\(63 downto 2);
  m_axi_gmem0_ARADDR(1) <= \<const0>\;
  m_axi_gmem0_ARADDR(0) <= \<const0>\;
  m_axi_gmem0_ARBURST(1) <= \<const0>\;
  m_axi_gmem0_ARBURST(0) <= \<const0>\;
  m_axi_gmem0_ARCACHE(3) <= \<const0>\;
  m_axi_gmem0_ARCACHE(2) <= \<const0>\;
  m_axi_gmem0_ARCACHE(1) <= \<const0>\;
  m_axi_gmem0_ARCACHE(0) <= \<const0>\;
  m_axi_gmem0_ARID(0) <= \<const0>\;
  m_axi_gmem0_ARLEN(7) <= \<const0>\;
  m_axi_gmem0_ARLEN(6) <= \<const0>\;
  m_axi_gmem0_ARLEN(5) <= \<const0>\;
  m_axi_gmem0_ARLEN(4) <= \<const0>\;
  m_axi_gmem0_ARLEN(3 downto 0) <= \^m_axi_gmem0_arlen\(3 downto 0);
  m_axi_gmem0_ARLOCK(1) <= \<const0>\;
  m_axi_gmem0_ARLOCK(0) <= \<const0>\;
  m_axi_gmem0_ARPROT(2) <= \<const0>\;
  m_axi_gmem0_ARPROT(1) <= \<const0>\;
  m_axi_gmem0_ARPROT(0) <= \<const0>\;
  m_axi_gmem0_ARQOS(3) <= \<const0>\;
  m_axi_gmem0_ARQOS(2) <= \<const0>\;
  m_axi_gmem0_ARQOS(1) <= \<const0>\;
  m_axi_gmem0_ARQOS(0) <= \<const0>\;
  m_axi_gmem0_ARREGION(3) <= \<const0>\;
  m_axi_gmem0_ARREGION(2) <= \<const0>\;
  m_axi_gmem0_ARREGION(1) <= \<const0>\;
  m_axi_gmem0_ARREGION(0) <= \<const0>\;
  m_axi_gmem0_ARSIZE(2) <= \<const0>\;
  m_axi_gmem0_ARSIZE(1) <= \<const0>\;
  m_axi_gmem0_ARSIZE(0) <= \<const0>\;
  m_axi_gmem0_ARUSER(0) <= \<const0>\;
  m_axi_gmem0_AWADDR(63) <= \<const0>\;
  m_axi_gmem0_AWADDR(62) <= \<const0>\;
  m_axi_gmem0_AWADDR(61) <= \<const0>\;
  m_axi_gmem0_AWADDR(60) <= \<const0>\;
  m_axi_gmem0_AWADDR(59) <= \<const0>\;
  m_axi_gmem0_AWADDR(58) <= \<const0>\;
  m_axi_gmem0_AWADDR(57) <= \<const0>\;
  m_axi_gmem0_AWADDR(56) <= \<const0>\;
  m_axi_gmem0_AWADDR(55) <= \<const0>\;
  m_axi_gmem0_AWADDR(54) <= \<const0>\;
  m_axi_gmem0_AWADDR(53) <= \<const0>\;
  m_axi_gmem0_AWADDR(52) <= \<const0>\;
  m_axi_gmem0_AWADDR(51) <= \<const0>\;
  m_axi_gmem0_AWADDR(50) <= \<const0>\;
  m_axi_gmem0_AWADDR(49) <= \<const0>\;
  m_axi_gmem0_AWADDR(48) <= \<const0>\;
  m_axi_gmem0_AWADDR(47) <= \<const0>\;
  m_axi_gmem0_AWADDR(46) <= \<const0>\;
  m_axi_gmem0_AWADDR(45) <= \<const0>\;
  m_axi_gmem0_AWADDR(44) <= \<const0>\;
  m_axi_gmem0_AWADDR(43) <= \<const0>\;
  m_axi_gmem0_AWADDR(42) <= \<const0>\;
  m_axi_gmem0_AWADDR(41) <= \<const0>\;
  m_axi_gmem0_AWADDR(40) <= \<const0>\;
  m_axi_gmem0_AWADDR(39) <= \<const0>\;
  m_axi_gmem0_AWADDR(38) <= \<const0>\;
  m_axi_gmem0_AWADDR(37) <= \<const0>\;
  m_axi_gmem0_AWADDR(36) <= \<const0>\;
  m_axi_gmem0_AWADDR(35) <= \<const0>\;
  m_axi_gmem0_AWADDR(34) <= \<const0>\;
  m_axi_gmem0_AWADDR(33) <= \<const0>\;
  m_axi_gmem0_AWADDR(32) <= \<const0>\;
  m_axi_gmem0_AWADDR(31) <= \<const0>\;
  m_axi_gmem0_AWADDR(30) <= \<const0>\;
  m_axi_gmem0_AWADDR(29) <= \<const0>\;
  m_axi_gmem0_AWADDR(28) <= \<const0>\;
  m_axi_gmem0_AWADDR(27) <= \<const0>\;
  m_axi_gmem0_AWADDR(26) <= \<const0>\;
  m_axi_gmem0_AWADDR(25) <= \<const0>\;
  m_axi_gmem0_AWADDR(24) <= \<const0>\;
  m_axi_gmem0_AWADDR(23) <= \<const0>\;
  m_axi_gmem0_AWADDR(22) <= \<const0>\;
  m_axi_gmem0_AWADDR(21) <= \<const0>\;
  m_axi_gmem0_AWADDR(20) <= \<const0>\;
  m_axi_gmem0_AWADDR(19) <= \<const0>\;
  m_axi_gmem0_AWADDR(18) <= \<const0>\;
  m_axi_gmem0_AWADDR(17) <= \<const0>\;
  m_axi_gmem0_AWADDR(16) <= \<const0>\;
  m_axi_gmem0_AWADDR(15) <= \<const0>\;
  m_axi_gmem0_AWADDR(14) <= \<const0>\;
  m_axi_gmem0_AWADDR(13) <= \<const0>\;
  m_axi_gmem0_AWADDR(12) <= \<const0>\;
  m_axi_gmem0_AWADDR(11) <= \<const0>\;
  m_axi_gmem0_AWADDR(10) <= \<const0>\;
  m_axi_gmem0_AWADDR(9) <= \<const0>\;
  m_axi_gmem0_AWADDR(8) <= \<const0>\;
  m_axi_gmem0_AWADDR(7) <= \<const0>\;
  m_axi_gmem0_AWADDR(6) <= \<const0>\;
  m_axi_gmem0_AWADDR(5) <= \<const0>\;
  m_axi_gmem0_AWADDR(4) <= \<const0>\;
  m_axi_gmem0_AWADDR(3) <= \<const0>\;
  m_axi_gmem0_AWADDR(2) <= \<const0>\;
  m_axi_gmem0_AWADDR(1) <= \<const0>\;
  m_axi_gmem0_AWADDR(0) <= \<const0>\;
  m_axi_gmem0_AWBURST(1) <= \<const0>\;
  m_axi_gmem0_AWBURST(0) <= \<const0>\;
  m_axi_gmem0_AWCACHE(3) <= \<const0>\;
  m_axi_gmem0_AWCACHE(2) <= \<const0>\;
  m_axi_gmem0_AWCACHE(1) <= \<const0>\;
  m_axi_gmem0_AWCACHE(0) <= \<const0>\;
  m_axi_gmem0_AWID(0) <= \<const0>\;
  m_axi_gmem0_AWLEN(7) <= \<const0>\;
  m_axi_gmem0_AWLEN(6) <= \<const0>\;
  m_axi_gmem0_AWLEN(5) <= \<const0>\;
  m_axi_gmem0_AWLEN(4) <= \<const0>\;
  m_axi_gmem0_AWLEN(3) <= \<const0>\;
  m_axi_gmem0_AWLEN(2) <= \<const0>\;
  m_axi_gmem0_AWLEN(1) <= \<const0>\;
  m_axi_gmem0_AWLEN(0) <= \<const0>\;
  m_axi_gmem0_AWLOCK(1) <= \<const0>\;
  m_axi_gmem0_AWLOCK(0) <= \<const0>\;
  m_axi_gmem0_AWPROT(2) <= \<const0>\;
  m_axi_gmem0_AWPROT(1) <= \<const0>\;
  m_axi_gmem0_AWPROT(0) <= \<const0>\;
  m_axi_gmem0_AWQOS(3) <= \<const0>\;
  m_axi_gmem0_AWQOS(2) <= \<const0>\;
  m_axi_gmem0_AWQOS(1) <= \<const0>\;
  m_axi_gmem0_AWQOS(0) <= \<const0>\;
  m_axi_gmem0_AWREGION(3) <= \<const0>\;
  m_axi_gmem0_AWREGION(2) <= \<const0>\;
  m_axi_gmem0_AWREGION(1) <= \<const0>\;
  m_axi_gmem0_AWREGION(0) <= \<const0>\;
  m_axi_gmem0_AWSIZE(2) <= \<const0>\;
  m_axi_gmem0_AWSIZE(1) <= \<const0>\;
  m_axi_gmem0_AWSIZE(0) <= \<const0>\;
  m_axi_gmem0_AWUSER(0) <= \<const0>\;
  m_axi_gmem0_AWVALID <= \<const0>\;
  m_axi_gmem0_BREADY <= \<const0>\;
  m_axi_gmem0_WDATA(31) <= \<const0>\;
  m_axi_gmem0_WDATA(30) <= \<const0>\;
  m_axi_gmem0_WDATA(29) <= \<const0>\;
  m_axi_gmem0_WDATA(28) <= \<const0>\;
  m_axi_gmem0_WDATA(27) <= \<const0>\;
  m_axi_gmem0_WDATA(26) <= \<const0>\;
  m_axi_gmem0_WDATA(25) <= \<const0>\;
  m_axi_gmem0_WDATA(24) <= \<const0>\;
  m_axi_gmem0_WDATA(23) <= \<const0>\;
  m_axi_gmem0_WDATA(22) <= \<const0>\;
  m_axi_gmem0_WDATA(21) <= \<const0>\;
  m_axi_gmem0_WDATA(20) <= \<const0>\;
  m_axi_gmem0_WDATA(19) <= \<const0>\;
  m_axi_gmem0_WDATA(18) <= \<const0>\;
  m_axi_gmem0_WDATA(17) <= \<const0>\;
  m_axi_gmem0_WDATA(16) <= \<const0>\;
  m_axi_gmem0_WDATA(15) <= \<const0>\;
  m_axi_gmem0_WDATA(14) <= \<const0>\;
  m_axi_gmem0_WDATA(13) <= \<const0>\;
  m_axi_gmem0_WDATA(12) <= \<const0>\;
  m_axi_gmem0_WDATA(11) <= \<const0>\;
  m_axi_gmem0_WDATA(10) <= \<const0>\;
  m_axi_gmem0_WDATA(9) <= \<const0>\;
  m_axi_gmem0_WDATA(8) <= \<const0>\;
  m_axi_gmem0_WDATA(7) <= \<const0>\;
  m_axi_gmem0_WDATA(6) <= \<const0>\;
  m_axi_gmem0_WDATA(5) <= \<const0>\;
  m_axi_gmem0_WDATA(4) <= \<const0>\;
  m_axi_gmem0_WDATA(3) <= \<const0>\;
  m_axi_gmem0_WDATA(2) <= \<const0>\;
  m_axi_gmem0_WDATA(1) <= \<const0>\;
  m_axi_gmem0_WDATA(0) <= \<const0>\;
  m_axi_gmem0_WID(0) <= \<const0>\;
  m_axi_gmem0_WLAST <= \<const0>\;
  m_axi_gmem0_WSTRB(3) <= \<const0>\;
  m_axi_gmem0_WSTRB(2) <= \<const0>\;
  m_axi_gmem0_WSTRB(1) <= \<const0>\;
  m_axi_gmem0_WSTRB(0) <= \<const0>\;
  m_axi_gmem0_WUSER(0) <= \<const0>\;
  m_axi_gmem0_WVALID <= \<const0>\;
  m_axi_gmem1_ARADDR(63 downto 2) <= \^m_axi_gmem1_araddr\(63 downto 2);
  m_axi_gmem1_ARADDR(1) <= \<const0>\;
  m_axi_gmem1_ARADDR(0) <= \<const0>\;
  m_axi_gmem1_ARBURST(1) <= \<const0>\;
  m_axi_gmem1_ARBURST(0) <= \<const0>\;
  m_axi_gmem1_ARCACHE(3) <= \<const0>\;
  m_axi_gmem1_ARCACHE(2) <= \<const0>\;
  m_axi_gmem1_ARCACHE(1) <= \<const0>\;
  m_axi_gmem1_ARCACHE(0) <= \<const0>\;
  m_axi_gmem1_ARID(0) <= \<const0>\;
  m_axi_gmem1_ARLEN(7) <= \<const0>\;
  m_axi_gmem1_ARLEN(6) <= \<const0>\;
  m_axi_gmem1_ARLEN(5) <= \<const0>\;
  m_axi_gmem1_ARLEN(4) <= \<const0>\;
  m_axi_gmem1_ARLEN(3 downto 0) <= \^m_axi_gmem1_arlen\(3 downto 0);
  m_axi_gmem1_ARLOCK(1) <= \<const0>\;
  m_axi_gmem1_ARLOCK(0) <= \<const0>\;
  m_axi_gmem1_ARPROT(2) <= \<const0>\;
  m_axi_gmem1_ARPROT(1) <= \<const0>\;
  m_axi_gmem1_ARPROT(0) <= \<const0>\;
  m_axi_gmem1_ARQOS(3) <= \<const0>\;
  m_axi_gmem1_ARQOS(2) <= \<const0>\;
  m_axi_gmem1_ARQOS(1) <= \<const0>\;
  m_axi_gmem1_ARQOS(0) <= \<const0>\;
  m_axi_gmem1_ARREGION(3) <= \<const0>\;
  m_axi_gmem1_ARREGION(2) <= \<const0>\;
  m_axi_gmem1_ARREGION(1) <= \<const0>\;
  m_axi_gmem1_ARREGION(0) <= \<const0>\;
  m_axi_gmem1_ARSIZE(2) <= \<const0>\;
  m_axi_gmem1_ARSIZE(1) <= \<const0>\;
  m_axi_gmem1_ARSIZE(0) <= \<const0>\;
  m_axi_gmem1_ARUSER(0) <= \<const0>\;
  m_axi_gmem1_AWADDR(63) <= \<const0>\;
  m_axi_gmem1_AWADDR(62) <= \<const0>\;
  m_axi_gmem1_AWADDR(61) <= \<const0>\;
  m_axi_gmem1_AWADDR(60) <= \<const0>\;
  m_axi_gmem1_AWADDR(59) <= \<const0>\;
  m_axi_gmem1_AWADDR(58) <= \<const0>\;
  m_axi_gmem1_AWADDR(57) <= \<const0>\;
  m_axi_gmem1_AWADDR(56) <= \<const0>\;
  m_axi_gmem1_AWADDR(55) <= \<const0>\;
  m_axi_gmem1_AWADDR(54) <= \<const0>\;
  m_axi_gmem1_AWADDR(53) <= \<const0>\;
  m_axi_gmem1_AWADDR(52) <= \<const0>\;
  m_axi_gmem1_AWADDR(51) <= \<const0>\;
  m_axi_gmem1_AWADDR(50) <= \<const0>\;
  m_axi_gmem1_AWADDR(49) <= \<const0>\;
  m_axi_gmem1_AWADDR(48) <= \<const0>\;
  m_axi_gmem1_AWADDR(47) <= \<const0>\;
  m_axi_gmem1_AWADDR(46) <= \<const0>\;
  m_axi_gmem1_AWADDR(45) <= \<const0>\;
  m_axi_gmem1_AWADDR(44) <= \<const0>\;
  m_axi_gmem1_AWADDR(43) <= \<const0>\;
  m_axi_gmem1_AWADDR(42) <= \<const0>\;
  m_axi_gmem1_AWADDR(41) <= \<const0>\;
  m_axi_gmem1_AWADDR(40) <= \<const0>\;
  m_axi_gmem1_AWADDR(39) <= \<const0>\;
  m_axi_gmem1_AWADDR(38) <= \<const0>\;
  m_axi_gmem1_AWADDR(37) <= \<const0>\;
  m_axi_gmem1_AWADDR(36) <= \<const0>\;
  m_axi_gmem1_AWADDR(35) <= \<const0>\;
  m_axi_gmem1_AWADDR(34) <= \<const0>\;
  m_axi_gmem1_AWADDR(33) <= \<const0>\;
  m_axi_gmem1_AWADDR(32) <= \<const0>\;
  m_axi_gmem1_AWADDR(31) <= \<const0>\;
  m_axi_gmem1_AWADDR(30) <= \<const0>\;
  m_axi_gmem1_AWADDR(29) <= \<const0>\;
  m_axi_gmem1_AWADDR(28) <= \<const0>\;
  m_axi_gmem1_AWADDR(27) <= \<const0>\;
  m_axi_gmem1_AWADDR(26) <= \<const0>\;
  m_axi_gmem1_AWADDR(25) <= \<const0>\;
  m_axi_gmem1_AWADDR(24) <= \<const0>\;
  m_axi_gmem1_AWADDR(23) <= \<const0>\;
  m_axi_gmem1_AWADDR(22) <= \<const0>\;
  m_axi_gmem1_AWADDR(21) <= \<const0>\;
  m_axi_gmem1_AWADDR(20) <= \<const0>\;
  m_axi_gmem1_AWADDR(19) <= \<const0>\;
  m_axi_gmem1_AWADDR(18) <= \<const0>\;
  m_axi_gmem1_AWADDR(17) <= \<const0>\;
  m_axi_gmem1_AWADDR(16) <= \<const0>\;
  m_axi_gmem1_AWADDR(15) <= \<const0>\;
  m_axi_gmem1_AWADDR(14) <= \<const0>\;
  m_axi_gmem1_AWADDR(13) <= \<const0>\;
  m_axi_gmem1_AWADDR(12) <= \<const0>\;
  m_axi_gmem1_AWADDR(11) <= \<const0>\;
  m_axi_gmem1_AWADDR(10) <= \<const0>\;
  m_axi_gmem1_AWADDR(9) <= \<const0>\;
  m_axi_gmem1_AWADDR(8) <= \<const0>\;
  m_axi_gmem1_AWADDR(7) <= \<const0>\;
  m_axi_gmem1_AWADDR(6) <= \<const0>\;
  m_axi_gmem1_AWADDR(5) <= \<const0>\;
  m_axi_gmem1_AWADDR(4) <= \<const0>\;
  m_axi_gmem1_AWADDR(3) <= \<const0>\;
  m_axi_gmem1_AWADDR(2) <= \<const0>\;
  m_axi_gmem1_AWADDR(1) <= \<const0>\;
  m_axi_gmem1_AWADDR(0) <= \<const0>\;
  m_axi_gmem1_AWBURST(1) <= \<const0>\;
  m_axi_gmem1_AWBURST(0) <= \<const0>\;
  m_axi_gmem1_AWCACHE(3) <= \<const0>\;
  m_axi_gmem1_AWCACHE(2) <= \<const0>\;
  m_axi_gmem1_AWCACHE(1) <= \<const0>\;
  m_axi_gmem1_AWCACHE(0) <= \<const0>\;
  m_axi_gmem1_AWID(0) <= \<const0>\;
  m_axi_gmem1_AWLEN(7) <= \<const0>\;
  m_axi_gmem1_AWLEN(6) <= \<const0>\;
  m_axi_gmem1_AWLEN(5) <= \<const0>\;
  m_axi_gmem1_AWLEN(4) <= \<const0>\;
  m_axi_gmem1_AWLEN(3) <= \<const0>\;
  m_axi_gmem1_AWLEN(2) <= \<const0>\;
  m_axi_gmem1_AWLEN(1) <= \<const0>\;
  m_axi_gmem1_AWLEN(0) <= \<const0>\;
  m_axi_gmem1_AWLOCK(1) <= \<const0>\;
  m_axi_gmem1_AWLOCK(0) <= \<const0>\;
  m_axi_gmem1_AWPROT(2) <= \<const0>\;
  m_axi_gmem1_AWPROT(1) <= \<const0>\;
  m_axi_gmem1_AWPROT(0) <= \<const0>\;
  m_axi_gmem1_AWQOS(3) <= \<const0>\;
  m_axi_gmem1_AWQOS(2) <= \<const0>\;
  m_axi_gmem1_AWQOS(1) <= \<const0>\;
  m_axi_gmem1_AWQOS(0) <= \<const0>\;
  m_axi_gmem1_AWREGION(3) <= \<const0>\;
  m_axi_gmem1_AWREGION(2) <= \<const0>\;
  m_axi_gmem1_AWREGION(1) <= \<const0>\;
  m_axi_gmem1_AWREGION(0) <= \<const0>\;
  m_axi_gmem1_AWSIZE(2) <= \<const0>\;
  m_axi_gmem1_AWSIZE(1) <= \<const0>\;
  m_axi_gmem1_AWSIZE(0) <= \<const0>\;
  m_axi_gmem1_AWUSER(0) <= \<const0>\;
  m_axi_gmem1_AWVALID <= \<const0>\;
  m_axi_gmem1_BREADY <= \<const0>\;
  m_axi_gmem1_WDATA(31) <= \<const0>\;
  m_axi_gmem1_WDATA(30) <= \<const0>\;
  m_axi_gmem1_WDATA(29) <= \<const0>\;
  m_axi_gmem1_WDATA(28) <= \<const0>\;
  m_axi_gmem1_WDATA(27) <= \<const0>\;
  m_axi_gmem1_WDATA(26) <= \<const0>\;
  m_axi_gmem1_WDATA(25) <= \<const0>\;
  m_axi_gmem1_WDATA(24) <= \<const0>\;
  m_axi_gmem1_WDATA(23) <= \<const0>\;
  m_axi_gmem1_WDATA(22) <= \<const0>\;
  m_axi_gmem1_WDATA(21) <= \<const0>\;
  m_axi_gmem1_WDATA(20) <= \<const0>\;
  m_axi_gmem1_WDATA(19) <= \<const0>\;
  m_axi_gmem1_WDATA(18) <= \<const0>\;
  m_axi_gmem1_WDATA(17) <= \<const0>\;
  m_axi_gmem1_WDATA(16) <= \<const0>\;
  m_axi_gmem1_WDATA(15) <= \<const0>\;
  m_axi_gmem1_WDATA(14) <= \<const0>\;
  m_axi_gmem1_WDATA(13) <= \<const0>\;
  m_axi_gmem1_WDATA(12) <= \<const0>\;
  m_axi_gmem1_WDATA(11) <= \<const0>\;
  m_axi_gmem1_WDATA(10) <= \<const0>\;
  m_axi_gmem1_WDATA(9) <= \<const0>\;
  m_axi_gmem1_WDATA(8) <= \<const0>\;
  m_axi_gmem1_WDATA(7) <= \<const0>\;
  m_axi_gmem1_WDATA(6) <= \<const0>\;
  m_axi_gmem1_WDATA(5) <= \<const0>\;
  m_axi_gmem1_WDATA(4) <= \<const0>\;
  m_axi_gmem1_WDATA(3) <= \<const0>\;
  m_axi_gmem1_WDATA(2) <= \<const0>\;
  m_axi_gmem1_WDATA(1) <= \<const0>\;
  m_axi_gmem1_WDATA(0) <= \<const0>\;
  m_axi_gmem1_WID(0) <= \<const0>\;
  m_axi_gmem1_WLAST <= \<const0>\;
  m_axi_gmem1_WSTRB(3) <= \<const0>\;
  m_axi_gmem1_WSTRB(2) <= \<const0>\;
  m_axi_gmem1_WSTRB(1) <= \<const0>\;
  m_axi_gmem1_WSTRB(0) <= \<const0>\;
  m_axi_gmem1_WUSER(0) <= \<const0>\;
  m_axi_gmem1_WVALID <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready,
      start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n => start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
      start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n => start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_n_4,
      start_once_reg_reg_1 => Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_n_5,
      start_once_reg_reg_2 => control_s_axi_U_n_5
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => imgHelper1_cols_c_U_n_13,
      Q => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => imgHelper1_cols_c_U_n_14,
      Q => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg_n_3,
      R => '0'
    );
axis2xfMat_24_9_2160_3840_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_axis2xfMat_24_9_2160_3840_1_s
     port map (
      \B_V_data_1_state_reg[1]\ => src_TREADY,
      CO(0) => icmp_ln81_fu_161_p2,
      D(31 downto 0) => imgInput_cols_c_dout(31 downto 0),
      E(0) => shiftReg_ce,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[0]_0\ => start_for_bgr2hsv_9_2160_3840_1_U0_U_n_5,
      \ap_CS_fsm_reg[2]_0\ => axis2xfMat_24_9_2160_3840_1_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_V_reg_213_reg[23]_0\(23 downto 0) => axis2xfMat_24_9_2160_3840_1_U0_imgInput_4139_din(23 downto 0),
      axis2xfMat_24_9_2160_3840_1_U0_ap_ready => axis2xfMat_24_9_2160_3840_1_U0_ap_ready,
      axis2xfMat_24_9_2160_3840_1_U0_ap_start => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      axis2xfMat_24_9_2160_3840_1_U0_img_cols_read => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      \i_reg_129_reg[0]_0\ => start_for_bgr2hsv_9_2160_3840_1_U0_U_n_6,
      imgInput_cols_c12_full_n => imgInput_cols_c12_full_n,
      imgInput_cols_c_empty_n => imgInput_cols_c_empty_n,
      imgInput_data_full_n => imgInput_data_full_n,
      imgInput_rows_c11_full_n => imgInput_rows_c11_full_n,
      imgInput_rows_c_empty_n => imgInput_rows_c_empty_n,
      internal_full_n_reg => axis2xfMat_24_9_2160_3840_1_U0_n_11,
      internal_full_n_reg_0 => axis2xfMat_24_9_2160_3840_1_U0_n_12,
      internal_full_n_reg_1 => axis2xfMat_24_9_2160_3840_1_U0_n_15,
      internal_full_n_reg_2 => control_s_axi_U_n_3,
      mOutPtr110_out => mOutPtr110_out,
      \rows_reg_185_reg[31]_0\(31 downto 0) => imgInput_rows_c_dout(31 downto 0),
      src_TDATA(23 downto 0) => src_TDATA(23 downto 0),
      src_TVALID => src_TVALID,
      start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n => start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
      start_for_bgr2hsv_9_2160_3840_1_U0_full_n => start_for_bgr2hsv_9_2160_3840_1_U0_full_n,
      start_once_reg => start_once_reg_0,
      start_once_reg_0 => start_once_reg,
      start_once_reg_reg_0 => axis2xfMat_24_9_2160_3840_1_U0_n_14
    );
bgr2hsv_9_2160_3840_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s
     port map (
      CO(0) => bgr2hsv_9_2160_3840_1_U0_n_47,
      D(23 downto 0) => bgr2hsv_9_2160_3840_1_U0_rgb2hsv_4140_din(23 downto 0),
      E(0) => shiftReg_ce_1,
      Q(1) => bgr2hsv_9_2160_3840_1_U0_ap_ready,
      Q(0) => ap_CS_fsm_state1,
      add_ln157_1_fu_537_p2(9 downto 0) => add_ln157_1_fu_537_p2(10 downto 1),
      add_ln157_fu_488_p2(9 downto 0) => add_ln157_fu_488_p2(9 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => bgr2hsv_9_2160_3840_1_U0_n_57,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bgr2hsv_9_2160_3840_1_U0_ap_idle => bgr2hsv_9_2160_3840_1_U0_ap_idle,
      bgr2hsv_9_2160_3840_1_U0_ap_start => bgr2hsv_9_2160_3840_1_U0_ap_start,
      bgr2hsv_9_2160_3840_1_U0_imgInput_4139_read => bgr2hsv_9_2160_3840_1_U0_imgInput_4139_read,
      bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read => bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
      imgInput_cols_c12_dout(31 downto 0) => imgInput_cols_c12_dout(31 downto 0),
      imgInput_cols_c12_empty_n => imgInput_cols_c12_empty_n,
      imgInput_data_dout(23 downto 0) => imgInput_data_dout(23 downto 0),
      imgInput_data_empty_n => imgInput_data_empty_n,
      imgInput_rows_c11_dout(31 downto 0) => imgInput_rows_c11_dout(31 downto 0),
      imgInput_rows_c11_empty_n => imgInput_rows_c11_empty_n,
      p_0_in(7 downto 0) => p_0_in(9 downto 2),
      p_reg_reg_i_26_0(0) => p_reg_reg_i_64_n_4,
      p_reg_reg_i_26_1(0) => p_reg_reg_i_65_n_4,
      rgb2hsv_data_full_n => rgb2hsv_data_full_n,
      sext_ln157_fu_472_p1(7 downto 0) => sext_ln157_fu_472_p1(7 downto 0),
      \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0\(6 downto 0) => sext_ln157_2_fu_521_p1(7 downto 1),
      \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_1\(0) => bgr2hsv_9_2160_3840_1_U0_n_55
    );
colorthresholding_9_0_3_2160_3840_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_colorthresholding_9_0_3_2160_3840_1_s
     port map (
      D(63 downto 0) => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARADDR(63 downto 0),
      E(0) => \bus_read/rs_rreq/load_p2_4\,
      Q(0) => gmem1_RVALID,
      \SRL_SIG_reg[0][15]\(15 downto 0) => rgb2hsv_cols_c_dout(15 downto 0),
      \SRL_SIG_reg[0][63]\(63 downto 0) => low_thresh_c_dout(63 downto 0),
      \SRL_SIG_reg[0][63]_0\(63 downto 0) => high_thresh_c_dout(63 downto 0),
      \SRL_SIG_reg[0]_1\(0) => \SRL_SIG_reg[0]_6\(7),
      \and_ln1348_5_reg_719_reg[0]\ => colorthresholding_9_0_3_2160_3840_1_U0_n_146,
      \ap_CS_fsm_reg[3]\(0) => gmem0_RVALID,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0/ap_enable_reg_pp0_iter1\,
      ap_enable_reg_pp0_iter2_reg => colorthresholding_9_0_3_2160_3840_1_U0_n_6,
      ap_enable_reg_pp0_iter3_reg => colorthresholding_9_0_3_2160_3840_1_U0_n_4,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready => ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      bgr2hsv_9_2160_3840_1_U0_ap_idle => bgr2hsv_9_2160_3840_1_U0_ap_idle,
      colorthresholding_9_0_3_2160_3840_1_U0_ap_start => colorthresholding_9_0_3_2160_3840_1_U0_ap_start,
      colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      gmem0_ARREADY => gmem0_ARREADY,
      \gmem0_addr_2_reg_760_reg[63]\(63 downto 0) => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_ARADDR(63 downto 0),
      gmem1_ARREADY => gmem1_ARREADY,
      \high_th_2_2_fu_70_reg[7]\(7 downto 0) => gmem1_RDATA(7 downto 0),
      high_thresh_c_empty_n => high_thresh_c_empty_n,
      icmp_ln92_reg_705_pp0_iter1_reg => \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln92_reg_705_pp0_iter1_reg\,
      \icmp_ln92_reg_705_reg[0]\ => colorthresholding_9_0_3_2160_3840_1_U0_n_11,
      \icmp_ln92_reg_705_reg[0]_0\ => colorthresholding_9_0_3_2160_3840_1_U0_n_145,
      imgHelper1_data_empty_n => imgHelper1_data_empty_n,
      imgHelper1_data_full_n => imgHelper1_data_full_n,
      int_ap_idle_reg => control_s_axi_U_n_6,
      int_ap_idle_reg_0(0) => ap_CS_fsm_state1_7,
      int_ap_idle_reg_1 => axis2xfMat_24_9_2160_3840_1_U0_n_15,
      int_ap_ready_reg => imgHelper1_cols_c_U_n_15,
      internal_empty_n_reg => colorthresholding_9_0_3_2160_3840_1_U0_n_142,
      internal_empty_n_reg_0 => colorthresholding_9_0_3_2160_3840_1_U0_n_150,
      internal_empty_n_reg_1 => colorthresholding_9_0_3_2160_3840_1_U0_n_151,
      \j_reg_238_reg[0]\ => gmem1_m_axi_U_n_70,
      \low_th_2_2_fu_86_reg[7]\(7 downto 0) => gmem0_RDATA(7 downto 0),
      low_thresh_c_empty_n => low_thresh_c_empty_n,
      mOutPtr110_out => mOutPtr110_out_3,
      mOutPtr110_out_0 => mOutPtr110_out_2,
      \mOutPtr_reg[0]\ => bgr2hsv_9_2160_3840_1_U0_n_57,
      \mOutPtr_reg[0]_0\ => rgb2hsv_data_U_n_3,
      \out\(15 downto 0) => rgb2hsv_rows_c_dout(15 downto 0),
      rgb2hsv_cols_c_empty_n => rgb2hsv_cols_c_empty_n,
      rgb2hsv_data_dout(23 downto 0) => rgb2hsv_data_dout(23 downto 0),
      rgb2hsv_data_empty_n => rgb2hsv_data_empty_n,
      rgb2hsv_rows_c_empty_n => rgb2hsv_rows_c_empty_n,
      s_ready_t_reg(0) => \bus_read/rs_rreq/load_p2\,
      shiftReg_ce => \p_src_mat_cols_c_i_U/shiftReg_ce\,
      start_once_reg_reg => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg_n_3,
      xfMat2axis_24_0_2160_3840_1_U0_ap_start => xfMat2axis_24_0_2160_3840_1_U0_ap_start,
      xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read => xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read
    );
control_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_control_s_axi
     port map (
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready,
      ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg => control_s_axi_U_n_3,
      ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg_0 => control_s_axi_U_n_5,
      ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready,
      ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0_ap_ready_reg => ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg_n_3,
      ap_sync_reg_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready_reg => control_s_axi_U_n_6,
      colorthresholding_9_0_3_2160_3840_1_U0_ap_start => colorthresholding_9_0_3_2160_3840_1_U0_ap_start,
      cols(31 downto 0) => cols(31 downto 0),
      high_thresh(63 downto 0) => high_thresh(63 downto 0),
      interrupt => interrupt,
      low_thresh(63 downto 0) => low_thresh(63 downto 0),
      rows(31 downto 0) => rows(31 downto 0),
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n => start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
      start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n => start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => imgHelper1_cols_c_U_n_4,
      xfMat2axis_24_0_2160_3840_1_U0_ap_done => xfMat2axis_24_0_2160_3840_1_U0_ap_done
    );
gmem0_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem0_m_axi
     port map (
      D(32) => m_axi_gmem0_RLAST,
      D(31 downto 0) => m_axi_gmem0_RDATA(31 downto 0),
      E(0) => \bus_read/rs_rreq/load_p2_4\,
      Q(0) => gmem0_RVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      \could_multi_bursts.ARVALID_Dummy_reg\ => m_axi_gmem0_ARVALID,
      \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0) => \^m_axi_gmem0_arlen\(3 downto 0),
      \data_p1_reg[7]\(7 downto 0) => gmem0_RDATA(7 downto 0),
      \data_p2_reg[63]\(63 downto 0) => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_ARADDR(63 downto 0),
      full_n_reg => m_axi_gmem0_RREADY,
      gmem0_ARREADY => gmem0_ARREADY,
      m_axi_gmem0_ARADDR(61 downto 0) => \^m_axi_gmem0_araddr\(63 downto 2),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID
    );
gmem1_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_gmem1_m_axi
     port map (
      D(32) => m_axi_gmem1_RLAST,
      D(31 downto 0) => m_axi_gmem1_RDATA(31 downto 0),
      E(0) => \bus_read/rs_rreq/load_p2\,
      Q(0) => gmem1_RVALID,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => \colorthresholding_9_0_3_2160_3840_1_Loop_VITIS_LOOP_138_1_proc_U0/ap_enable_reg_pp0_iter1\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem0_RREADY,
      colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARVALID,
      \could_multi_bursts.ARVALID_Dummy_reg\ => m_axi_gmem1_ARVALID,
      \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0) => \^m_axi_gmem1_arlen\(3 downto 0),
      \data_p1_reg[7]\(7 downto 0) => gmem1_RDATA(7 downto 0),
      \data_p2_reg[63]\(63 downto 0) => colorthresholding_9_0_3_2160_3840_1_U0_m_axi_gmem1_ARADDR(63 downto 0),
      full_n_reg => m_axi_gmem1_RREADY,
      gmem0_ARREADY => gmem0_ARREADY,
      gmem1_ARREADY => gmem1_ARREADY,
      \j_reg_238_reg[0]\(0) => gmem0_RVALID,
      \j_reg_238_reg[0]_0\ => colorthresholding_9_0_3_2160_3840_1_U0_n_4,
      m_axi_gmem1_ARADDR(61 downto 0) => \^m_axi_gmem1_araddr\(63 downto 2),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      \state_reg[0]\ => gmem1_m_axi_U_n_70
    );
high_thresh_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      high_thresh_c_empty_n => high_thresh_c_empty_n,
      high_thresh_c_full_n => high_thresh_c_full_n,
      \in\(63 downto 0) => high_thresh(63 downto 0),
      \mOutPtr_reg[0]_0\ => imgHelper1_cols_c_U_n_4,
      \mOutPtr_reg[2]_0\ => imgHelper1_cols_c_U_n_12,
      \out\(63 downto 0) => high_thresh_c_dout(63 downto 0),
      shiftReg_ce => \p_src_mat_cols_c_i_U/shiftReg_ce\
    );
imgHelper1_cols_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S
     port map (
      E(0) => imgHelper1_cols_c_U_n_3,
      Q(0) => ap_CS_fsm_state1_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => imgHelper1_cols_c_U_n_14,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready => ap_sync_colorthresholding_9_0_3_2160_3840_1_U0_ap_ready,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready => ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready,
      ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg => imgHelper1_cols_c_U_n_13,
      ap_sync_reg_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_ap_ready_reg_0 => imgHelper1_cols_c_U_n_15,
      high_thresh_c_full_n => high_thresh_c_full_n,
      imgHelper1_cols_c_empty_n => imgHelper1_cols_c_empty_n,
      imgHelper1_rows_c_empty_n => imgHelper1_rows_c_empty_n,
      imgHelper1_rows_c_full_n => imgHelper1_rows_c_full_n,
      imgInput_cols_c_full_n => imgInput_cols_c_full_n,
      imgInput_rows_c_full_n => imgInput_rows_c_full_n,
      \in\(31 downto 0) => cols(31 downto 0),
      internal_full_n_reg_0 => imgHelper1_cols_c_U_n_4,
      internal_full_n_reg_1 => imgHelper1_cols_c_U_n_7,
      internal_full_n_reg_2 => imgHelper1_cols_c_U_n_8,
      internal_full_n_reg_3 => imgHelper1_cols_c_U_n_9,
      internal_full_n_reg_4 => imgHelper1_cols_c_U_n_10,
      internal_full_n_reg_5 => imgHelper1_cols_c_U_n_11,
      internal_full_n_reg_6 => imgHelper1_cols_c_U_n_12,
      low_thresh_c_full_n => low_thresh_c_full_n,
      mOutPtr110_out => mOutPtr110_out_5,
      \mOutPtr_reg[3]_0\ => control_s_axi_U_n_3,
      \out\(31 downto 0) => imgHelper1_cols_c_dout(31 downto 0),
      rgb2hsv_cols_c_full_n => rgb2hsv_cols_c_full_n,
      rgb2hsv_rows_c_full_n => rgb2hsv_rows_c_full_n,
      xfMat2axis_24_0_2160_3840_1_U0_ap_start => xfMat2axis_24_0_2160_3840_1_U0_ap_start,
      xfMat2axis_24_0_2160_3840_1_U0_img_cols_read => xfMat2axis_24_0_2160_3840_1_U0_img_cols_read
    );
imgHelper1_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w8_d2_S_x
     port map (
      \SRL_SIG_reg[0][7]\ => colorthresholding_9_0_3_2160_3840_1_U0_n_146,
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_6\(7),
      \SRL_SIG_reg[1][0]\ => colorthresholding_9_0_3_2160_3840_1_U0_n_6,
      \SRL_SIG_reg[1][0]_0\ => colorthresholding_9_0_3_2160_3840_1_U0_n_11,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln92_reg_705_pp0_iter1_reg => \xFInRange_9_0_2160_3840_15_0_1_9_1_3_U0/icmp_ln92_reg_705_pp0_iter1_reg\,
      imgHelper1_data_dout(0) => imgHelper1_data_dout(7),
      imgHelper1_data_empty_n => imgHelper1_data_empty_n,
      imgHelper1_data_full_n => imgHelper1_data_full_n,
      internal_full_n_reg_0 => colorthresholding_9_0_3_2160_3840_1_U0_n_151,
      mOutPtr110_out => mOutPtr110_out_2,
      \mOutPtr_reg[0]_0\ => colorthresholding_9_0_3_2160_3840_1_U0_n_145,
      xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read => xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read
    );
imgHelper1_rows_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d5_S_0
     port map (
      E(0) => imgHelper1_cols_c_U_n_3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      imgHelper1_rows_c_empty_n => imgHelper1_rows_c_empty_n,
      imgHelper1_rows_c_full_n => imgHelper1_rows_c_full_n,
      \in\(31 downto 0) => rows(31 downto 0),
      internal_full_n_reg_0 => imgHelper1_cols_c_U_n_4,
      mOutPtr110_out => mOutPtr110_out_5,
      \out\(31 downto 0) => imgHelper1_rows_c_dout(31 downto 0),
      xfMat2axis_24_0_2160_3840_1_U0_img_cols_read => xfMat2axis_24_0_2160_3840_1_U0_img_cols_read
    );
imgInput_cols_c12_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S
     port map (
      D(31 downto 0) => imgInput_cols_c_dout(31 downto 0),
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axis2xfMat_24_9_2160_3840_1_U0_img_cols_read => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      bgr2hsv_9_2160_3840_1_U0_ap_start => bgr2hsv_9_2160_3840_1_U0_ap_start,
      bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read => bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
      imgInput_cols_c12_dout(31 downto 0) => imgInput_cols_c12_dout(31 downto 0),
      imgInput_cols_c12_empty_n => imgInput_cols_c12_empty_n,
      imgInput_cols_c12_full_n => imgInput_cols_c12_full_n,
      imgInput_rows_c11_empty_n => imgInput_rows_c11_empty_n,
      internal_empty_n_reg_0 => axis2xfMat_24_9_2160_3840_1_U0_n_12
    );
imgInput_cols_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_1
     port map (
      D(31 downto 0) => imgInput_cols_c_dout(31 downto 0),
      \SRL_SIG_reg[1][0]\ => imgHelper1_cols_c_U_n_4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axis2xfMat_24_9_2160_3840_1_U0_img_cols_read => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      if_din(31 downto 0) => cols(31 downto 0),
      imgInput_cols_c_empty_n => imgInput_cols_c_empty_n,
      imgInput_cols_c_full_n => imgInput_cols_c_full_n,
      internal_empty_n_reg_0 => imgHelper1_cols_c_U_n_8
    );
imgInput_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S
     port map (
      D(23 downto 0) => axis2xfMat_24_9_2160_3840_1_U0_imgInput_4139_din(23 downto 0),
      E(0) => shiftReg_ce,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bgr2hsv_9_2160_3840_1_U0_imgInput_4139_read => bgr2hsv_9_2160_3840_1_U0_imgInput_4139_read,
      imgInput_data_dout(23 downto 0) => imgInput_data_dout(23 downto 0),
      imgInput_data_empty_n => imgInput_data_empty_n,
      imgInput_data_full_n => imgInput_data_full_n,
      \mOutPtr_reg[0]_0\ => axis2xfMat_24_9_2160_3840_1_U0_n_10
    );
imgInput_rows_c11_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_2
     port map (
      D(31 downto 0) => imgInput_rows_c_dout(31 downto 0),
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axis2xfMat_24_9_2160_3840_1_U0_img_cols_read => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      bgr2hsv_9_2160_3840_1_U0_ap_start => bgr2hsv_9_2160_3840_1_U0_ap_start,
      bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read => bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
      imgInput_cols_c12_empty_n => imgInput_cols_c12_empty_n,
      imgInput_rows_c11_dout(31 downto 0) => imgInput_rows_c11_dout(31 downto 0),
      imgInput_rows_c11_empty_n => imgInput_rows_c11_empty_n,
      imgInput_rows_c11_full_n => imgInput_rows_c11_full_n,
      internal_empty_n_reg_0 => axis2xfMat_24_9_2160_3840_1_U0_n_11
    );
imgInput_rows_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_3
     port map (
      D(31 downto 0) => imgInput_rows_c_dout(31 downto 0),
      \SRL_SIG_reg[1][0]\ => imgHelper1_cols_c_U_n_4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axis2xfMat_24_9_2160_3840_1_U0_img_cols_read => axis2xfMat_24_9_2160_3840_1_U0_img_cols_read,
      if_din(31 downto 0) => rows(31 downto 0),
      imgInput_rows_c_empty_n => imgInput_rows_c_empty_n,
      imgInput_rows_c_full_n => imgInput_rows_c_full_n,
      internal_empty_n_reg_0 => imgHelper1_cols_c_U_n_7
    );
low_thresh_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w64_d4_S_4
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(63 downto 0) => low_thresh(63 downto 0),
      low_thresh_c_empty_n => low_thresh_c_empty_n,
      low_thresh_c_full_n => low_thresh_c_full_n,
      \mOutPtr_reg[0]_0\ => imgHelper1_cols_c_U_n_4,
      \mOutPtr_reg[2]_0\ => imgHelper1_cols_c_U_n_9,
      \out\(63 downto 0) => low_thresh_c_dout(63 downto 0),
      shiftReg_ce => \p_src_mat_cols_c_i_U/shiftReg_ce\
    );
p_reg_reg_i_64: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_68_n_3,
      CO(3) => NLW_p_reg_reg_i_64_CO_UNCONNECTED(3),
      CO(2) => p_reg_reg_i_64_n_4,
      CO(1) => NLW_p_reg_reg_i_64_CO_UNCONNECTED(1),
      CO(0) => p_reg_reg_i_64_n_6,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => bgr2hsv_9_2160_3840_1_U0_n_47,
      DI(0) => p_0_in(9),
      O(3 downto 2) => NLW_p_reg_reg_i_64_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => add_ln157_fu_488_p2(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => sext_ln157_fu_472_p1(8),
      S(0) => p_reg_reg_i_73_n_3
    );
p_reg_reg_i_65: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_66_n_3,
      CO(3) => NLW_p_reg_reg_i_65_CO_UNCONNECTED(3),
      CO(2) => p_reg_reg_i_65_n_4,
      CO(1) => NLW_p_reg_reg_i_65_CO_UNCONNECTED(1),
      CO(0) => p_reg_reg_i_65_n_6,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in(9),
      DI(0) => bgr2hsv_9_2160_3840_1_U0_n_55,
      O(3 downto 2) => NLW_p_reg_reg_i_65_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => add_ln157_1_fu_537_p2(10 downto 9),
      S(3 downto 2) => B"01",
      S(1) => p_reg_reg_i_75_n_3,
      S(0) => p_reg_reg_i_76_n_3
    );
p_reg_reg_i_66: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_67_n_3,
      CO(3) => p_reg_reg_i_66_n_3,
      CO(2) => p_reg_reg_i_66_n_4,
      CO(1) => p_reg_reg_i_66_n_5,
      CO(0) => p_reg_reg_i_66_n_6,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(8 downto 5),
      O(3 downto 0) => add_ln157_1_fu_537_p2(8 downto 5),
      S(3) => p_reg_reg_i_77_n_3,
      S(2) => p_reg_reg_i_78_n_3,
      S(1) => p_reg_reg_i_79_n_3,
      S(0) => p_reg_reg_i_80_n_3
    );
p_reg_reg_i_67: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_67_n_3,
      CO(2) => p_reg_reg_i_67_n_4,
      CO(1) => p_reg_reg_i_67_n_5,
      CO(0) => p_reg_reg_i_67_n_6,
      CYINIT => '0',
      DI(3 downto 1) => p_0_in(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => add_ln157_1_fu_537_p2(4 downto 1),
      S(3) => p_reg_reg_i_81_n_3,
      S(2) => p_reg_reg_i_82_n_3,
      S(1) => p_reg_reg_i_83_n_3,
      S(0) => sext_ln157_2_fu_521_p1(1)
    );
p_reg_reg_i_68: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_70_n_3,
      CO(3) => p_reg_reg_i_68_n_3,
      CO(2) => p_reg_reg_i_68_n_4,
      CO(1) => p_reg_reg_i_68_n_5,
      CO(0) => p_reg_reg_i_68_n_6,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(8 downto 5),
      O(3 downto 0) => add_ln157_fu_488_p2(7 downto 4),
      S(3) => p_reg_reg_i_84_n_3,
      S(2) => p_reg_reg_i_85_n_3,
      S(1) => p_reg_reg_i_86_n_3,
      S(0) => p_reg_reg_i_87_n_3
    );
p_reg_reg_i_70: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_70_n_3,
      CO(2) => p_reg_reg_i_70_n_4,
      CO(1) => p_reg_reg_i_70_n_5,
      CO(0) => p_reg_reg_i_70_n_6,
      CYINIT => '0',
      DI(3 downto 1) => p_0_in(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => add_ln157_fu_488_p2(3 downto 0),
      S(3) => p_reg_reg_i_92_n_3,
      S(2) => p_reg_reg_i_93_n_3,
      S(1) => p_reg_reg_i_94_n_3,
      S(0) => sext_ln157_fu_472_p1(0)
    );
p_reg_reg_i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bgr2hsv_9_2160_3840_1_U0_n_47,
      O => sext_ln157_fu_472_p1(8)
    );
p_reg_reg_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bgr2hsv_9_2160_3840_1_U0_n_47,
      I1 => p_0_in(9),
      O => p_reg_reg_i_73_n_3
    );
p_reg_reg_i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(9),
      O => p_reg_reg_i_75_n_3
    );
p_reg_reg_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bgr2hsv_9_2160_3840_1_U0_n_55,
      I1 => p_0_in(9),
      O => p_reg_reg_i_76_n_3
    );
p_reg_reg_i_77: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bgr2hsv_9_2160_3840_1_U0_n_55,
      I1 => p_0_in(8),
      O => p_reg_reg_i_77_n_3
    );
p_reg_reg_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(7),
      I1 => sext_ln157_2_fu_521_p1(7),
      O => p_reg_reg_i_78_n_3
    );
p_reg_reg_i_79: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(6),
      I1 => sext_ln157_2_fu_521_p1(6),
      O => p_reg_reg_i_79_n_3
    );
p_reg_reg_i_80: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(5),
      I1 => sext_ln157_2_fu_521_p1(5),
      O => p_reg_reg_i_80_n_3
    );
p_reg_reg_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(4),
      I1 => sext_ln157_2_fu_521_p1(4),
      O => p_reg_reg_i_81_n_3
    );
p_reg_reg_i_82: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(3),
      I1 => sext_ln157_2_fu_521_p1(3),
      O => p_reg_reg_i_82_n_3
    );
p_reg_reg_i_83: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(2),
      I1 => sext_ln157_2_fu_521_p1(2),
      O => p_reg_reg_i_83_n_3
    );
p_reg_reg_i_84: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(8),
      I1 => sext_ln157_fu_472_p1(7),
      O => p_reg_reg_i_84_n_3
    );
p_reg_reg_i_85: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(7),
      I1 => sext_ln157_fu_472_p1(6),
      O => p_reg_reg_i_85_n_3
    );
p_reg_reg_i_86: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(6),
      I1 => sext_ln157_fu_472_p1(5),
      O => p_reg_reg_i_86_n_3
    );
p_reg_reg_i_87: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(5),
      I1 => sext_ln157_fu_472_p1(4),
      O => p_reg_reg_i_87_n_3
    );
p_reg_reg_i_92: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(4),
      I1 => sext_ln157_fu_472_p1(3),
      O => p_reg_reg_i_92_n_3
    );
p_reg_reg_i_93: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(3),
      I1 => sext_ln157_fu_472_p1(2),
      O => p_reg_reg_i_93_n_3
    );
p_reg_reg_i_94: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(2),
      I1 => sext_ln157_fu_472_p1(1),
      O => p_reg_reg_i_94_n_3
    );
rgb2hsv_cols_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(15 downto 0) => cols(15 downto 0),
      \mOutPtr_reg[0]_0\ => imgHelper1_cols_c_U_n_4,
      \mOutPtr_reg[2]_0\ => imgHelper1_cols_c_U_n_11,
      \out\(15 downto 0) => rgb2hsv_cols_c_dout(15 downto 0),
      rgb2hsv_cols_c_empty_n => rgb2hsv_cols_c_empty_n,
      rgb2hsv_cols_c_full_n => rgb2hsv_cols_c_full_n,
      shiftReg_ce => \p_src_mat_cols_c_i_U/shiftReg_ce\
    );
rgb2hsv_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_5
     port map (
      D(23 downto 0) => bgr2hsv_9_2160_3840_1_U0_rgb2hsv_4140_din(23 downto 0),
      E(0) => shiftReg_ce_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      mOutPtr110_out => mOutPtr110_out_3,
      \mOutPtr_reg[0]_0\ => rgb2hsv_data_U_n_3,
      \mOutPtr_reg[0]_1\ => colorthresholding_9_0_3_2160_3840_1_U0_n_142,
      \mOutPtr_reg[1]_0\ => colorthresholding_9_0_3_2160_3840_1_U0_n_150,
      rgb2hsv_data_dout(23 downto 0) => rgb2hsv_data_dout(23 downto 0),
      rgb2hsv_data_empty_n => rgb2hsv_data_empty_n,
      rgb2hsv_data_full_n => rgb2hsv_data_full_n
    );
rgb2hsv_rows_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_6
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(15 downto 0) => rows(15 downto 0),
      \mOutPtr_reg[0]_0\ => imgHelper1_cols_c_U_n_4,
      \mOutPtr_reg[2]_0\ => imgHelper1_cols_c_U_n_10,
      \out\(15 downto 0) => rgb2hsv_rows_c_dout(15 downto 0),
      rgb2hsv_rows_c_empty_n => rgb2hsv_rows_c_empty_n,
      rgb2hsv_rows_c_full_n => rgb2hsv_rows_c_full_n,
      shiftReg_ce => \p_src_mat_cols_c_i_U/shiftReg_ce\
    );
start_for_axis2xfMat_24_9_2160_3840_1_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0
     port map (
      CO(0) => icmp_ln81_fu_161_p2,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axis2xfMat_24_9_2160_3840_1_U0_ap_ready => axis2xfMat_24_9_2160_3840_1_U0_ap_ready,
      axis2xfMat_24_9_2160_3840_1_U0_ap_start => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[0]_0\ => control_s_axi_U_n_3,
      \mOutPtr_reg[1]_0\ => Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_n_5,
      start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n => start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
      start_once_reg => start_once_reg
    );
start_for_bgr2hsv_9_2160_3840_1_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_bgr2hsv_9_2160_3840_1_U0
     port map (
      Q(0) => bgr2hsv_9_2160_3840_1_U0_ap_ready,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axis2xfMat_24_9_2160_3840_1_U0_ap_start => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      bgr2hsv_9_2160_3840_1_U0_ap_start => bgr2hsv_9_2160_3840_1_U0_ap_start,
      imgInput_cols_c12_full_n => imgInput_cols_c12_full_n,
      imgInput_cols_c_empty_n => imgInput_cols_c_empty_n,
      imgInput_rows_c11_full_n => imgInput_rows_c11_full_n,
      imgInput_rows_c_empty_n => imgInput_rows_c_empty_n,
      internal_empty_n_reg_0 => start_for_bgr2hsv_9_2160_3840_1_U0_U_n_5,
      internal_full_n_reg_0 => start_for_bgr2hsv_9_2160_3840_1_U0_U_n_6,
      \mOutPtr_reg[1]_0\ => axis2xfMat_24_9_2160_3840_1_U0_n_14,
      start_for_bgr2hsv_9_2160_3840_1_U0_full_n => start_for_bgr2hsv_9_2160_3840_1_U0_full_n,
      start_once_reg => start_once_reg_0
    );
start_for_xfMat2axis_24_0_2160_3840_1_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_xfMat2axis_24_0_2160_3840_1_U0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_full_n_reg_0 => Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc16_U0_n_4,
      \mOutPtr_reg[0]_0\ => control_s_axi_U_n_3,
      start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n => start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n,
      start_once_reg => start_once_reg,
      xfMat2axis_24_0_2160_3840_1_U0_ap_done => xfMat2axis_24_0_2160_3840_1_U0_ap_done,
      xfMat2axis_24_0_2160_3840_1_U0_ap_start => xfMat2axis_24_0_2160_3840_1_U0_ap_start
    );
xfMat2axis_24_0_2160_3840_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_xfMat2axis_24_0_2160_3840_1_s
     port map (
      \B_V_data_1_state_reg[0]\ => dst_TVALID,
      D(31 downto 0) => imgHelper1_cols_c_dout(31 downto 0),
      Q(0) => ap_CS_fsm_state1_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_TDATA(0) => \^dst_tdata\(0),
      dst_TLAST(0) => dst_TLAST(0),
      dst_TREADY => dst_TREADY,
      imgHelper1_cols_c_empty_n => imgHelper1_cols_c_empty_n,
      imgHelper1_data_dout(0) => imgHelper1_data_dout(7),
      imgHelper1_data_empty_n => imgHelper1_data_empty_n,
      imgHelper1_rows_c_empty_n => imgHelper1_rows_c_empty_n,
      \rows_reg_210_reg[31]_0\(31 downto 0) => imgHelper1_rows_c_dout(31 downto 0),
      xfMat2axis_24_0_2160_3840_1_U0_ap_done => xfMat2axis_24_0_2160_3840_1_U0_ap_done,
      xfMat2axis_24_0_2160_3840_1_U0_ap_start => xfMat2axis_24_0_2160_3840_1_U0_ap_start,
      xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read => xfMat2axis_24_0_2160_3840_1_U0_imgHelper1_4141_read,
      xfMat2axis_24_0_2160_3840_1_U0_img_cols_read => xfMat2axis_24_0_2160_3840_1_U0_img_cols_read
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem0_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem0_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWVALID : out STD_LOGIC;
    m_axi_gmem0_AWREADY : in STD_LOGIC;
    m_axi_gmem0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_WLAST : out STD_LOGIC;
    m_axi_gmem0_WVALID : out STD_LOGIC;
    m_axi_gmem0_WREADY : in STD_LOGIC;
    m_axi_gmem0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BVALID : in STD_LOGIC;
    m_axi_gmem0_BREADY : out STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem0_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    m_axi_gmem0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RLAST : in STD_LOGIC;
    m_axi_gmem0_RVALID : in STD_LOGIC;
    m_axi_gmem0_RREADY : out STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    src_TVALID : in STD_LOGIC;
    src_TREADY : out STD_LOGIC;
    src_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    src_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    src_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    src_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TVALID : out STD_LOGIC;
    dst_TREADY : in STD_LOGIC;
    dst_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    dst_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dst_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dst_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "colordetect_colordetect_accel_0_0,colordetect_accel,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "colordetect_accel,Vivado 2020.2.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^dst_tdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^m_axi_gmem0_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem0_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem1_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem1_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem0_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem0_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem0_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem0_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem1_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dst_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal NLW_inst_dst_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dst_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dst_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_dst_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_dst_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem0_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem0_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem0_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem0_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem0_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem0_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem0_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem0_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_gmem0_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem0_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem0_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_gmem0_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem0_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem0_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem0_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem0_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_gmem0_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_gmem1_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_ARUSER_WIDTH : integer;
  attribute C_M_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_AWUSER_WIDTH : integer;
  attribute C_M_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_BUSER_WIDTH : integer;
  attribute C_M_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM0_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM0_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM0_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM0_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_PROT_VALUE : string;
  attribute C_M_AXI_GMEM0_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM0_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_USER_VALUE : integer;
  attribute C_M_AXI_GMEM0_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : string;
  attribute C_M_AXI_GMEM1_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_ID_WIDTH : integer;
  attribute C_M_AXI_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_RUSER_WIDTH : integer;
  attribute C_M_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_WUSER_WIDTH : integer;
  attribute C_M_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem0:m_axi_gmem1:src:dst, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dst_TREADY : signal is "xilinx.com:interface:axis:1.0 dst TREADY";
  attribute X_INTERFACE_INFO of dst_TVALID : signal is "xilinx.com:interface:axis:1.0 dst TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem0_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem0, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem1_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem1, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of src_TREADY : signal is "xilinx.com:interface:axis:1.0 src TREADY";
  attribute X_INTERFACE_INFO of src_TVALID : signal is "xilinx.com:interface:axis:1.0 src TVALID";
  attribute X_INTERFACE_INFO of dst_TDATA : signal is "xilinx.com:interface:axis:1.0 dst TDATA";
  attribute X_INTERFACE_INFO of dst_TDEST : signal is "xilinx.com:interface:axis:1.0 dst TDEST";
  attribute X_INTERFACE_PARAMETER of dst_TDEST : signal is "XIL_INTERFACENAME dst, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dst_TID : signal is "xilinx.com:interface:axis:1.0 dst TID";
  attribute X_INTERFACE_INFO of dst_TKEEP : signal is "xilinx.com:interface:axis:1.0 dst TKEEP";
  attribute X_INTERFACE_INFO of dst_TLAST : signal is "xilinx.com:interface:axis:1.0 dst TLAST";
  attribute X_INTERFACE_INFO of dst_TSTRB : signal is "xilinx.com:interface:axis:1.0 dst TSTRB";
  attribute X_INTERFACE_INFO of dst_TUSER : signal is "xilinx.com:interface:axis:1.0 dst TUSER";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
  attribute X_INTERFACE_INFO of src_TDATA : signal is "xilinx.com:interface:axis:1.0 src TDATA";
  attribute X_INTERFACE_INFO of src_TDEST : signal is "xilinx.com:interface:axis:1.0 src TDEST";
  attribute X_INTERFACE_PARAMETER of src_TDEST : signal is "XIL_INTERFACENAME src, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of src_TID : signal is "xilinx.com:interface:axis:1.0 src TID";
  attribute X_INTERFACE_INFO of src_TKEEP : signal is "xilinx.com:interface:axis:1.0 src TKEEP";
  attribute X_INTERFACE_INFO of src_TLAST : signal is "xilinx.com:interface:axis:1.0 src TLAST";
  attribute X_INTERFACE_INFO of src_TSTRB : signal is "xilinx.com:interface:axis:1.0 src TSTRB";
  attribute X_INTERFACE_INFO of src_TUSER : signal is "xilinx.com:interface:axis:1.0 src TUSER";
begin
  dst_TDATA(23) <= \<const0>\;
  dst_TDATA(22) <= \<const0>\;
  dst_TDATA(21) <= \<const0>\;
  dst_TDATA(20) <= \<const0>\;
  dst_TDATA(19) <= \<const0>\;
  dst_TDATA(18) <= \<const0>\;
  dst_TDATA(17) <= \<const0>\;
  dst_TDATA(16) <= \<const0>\;
  dst_TDATA(15) <= \<const0>\;
  dst_TDATA(14) <= \<const0>\;
  dst_TDATA(13) <= \<const0>\;
  dst_TDATA(12) <= \<const0>\;
  dst_TDATA(11) <= \<const0>\;
  dst_TDATA(10) <= \<const0>\;
  dst_TDATA(9) <= \<const0>\;
  dst_TDATA(8) <= \<const0>\;
  dst_TDATA(7 downto 0) <= \^dst_tdata\(7 downto 0);
  dst_TDEST(0) <= \<const0>\;
  dst_TID(0) <= \<const0>\;
  dst_TKEEP(2) <= \<const1>\;
  dst_TKEEP(1) <= \<const1>\;
  dst_TKEEP(0) <= \<const1>\;
  dst_TSTRB(2) <= \<const0>\;
  dst_TSTRB(1) <= \<const0>\;
  dst_TSTRB(0) <= \<const0>\;
  dst_TUSER(0) <= \<const0>\;
  m_axi_gmem0_ARADDR(63 downto 2) <= \^m_axi_gmem0_araddr\(63 downto 2);
  m_axi_gmem0_ARADDR(1) <= \<const0>\;
  m_axi_gmem0_ARADDR(0) <= \<const0>\;
  m_axi_gmem0_ARBURST(1) <= \<const0>\;
  m_axi_gmem0_ARBURST(0) <= \<const1>\;
  m_axi_gmem0_ARCACHE(3) <= \<const0>\;
  m_axi_gmem0_ARCACHE(2) <= \<const0>\;
  m_axi_gmem0_ARCACHE(1) <= \<const1>\;
  m_axi_gmem0_ARCACHE(0) <= \<const1>\;
  m_axi_gmem0_ARLEN(7) <= \<const0>\;
  m_axi_gmem0_ARLEN(6) <= \<const0>\;
  m_axi_gmem0_ARLEN(5) <= \<const0>\;
  m_axi_gmem0_ARLEN(4) <= \<const0>\;
  m_axi_gmem0_ARLEN(3 downto 0) <= \^m_axi_gmem0_arlen\(3 downto 0);
  m_axi_gmem0_ARLOCK(1) <= \<const0>\;
  m_axi_gmem0_ARLOCK(0) <= \<const0>\;
  m_axi_gmem0_ARPROT(2) <= \<const0>\;
  m_axi_gmem0_ARPROT(1) <= \<const0>\;
  m_axi_gmem0_ARPROT(0) <= \<const0>\;
  m_axi_gmem0_ARQOS(3) <= \<const0>\;
  m_axi_gmem0_ARQOS(2) <= \<const0>\;
  m_axi_gmem0_ARQOS(1) <= \<const0>\;
  m_axi_gmem0_ARQOS(0) <= \<const0>\;
  m_axi_gmem0_ARREGION(3) <= \<const0>\;
  m_axi_gmem0_ARREGION(2) <= \<const0>\;
  m_axi_gmem0_ARREGION(1) <= \<const0>\;
  m_axi_gmem0_ARREGION(0) <= \<const0>\;
  m_axi_gmem0_ARSIZE(2) <= \<const0>\;
  m_axi_gmem0_ARSIZE(1) <= \<const1>\;
  m_axi_gmem0_ARSIZE(0) <= \<const0>\;
  m_axi_gmem0_AWADDR(63) <= \<const0>\;
  m_axi_gmem0_AWADDR(62) <= \<const0>\;
  m_axi_gmem0_AWADDR(61) <= \<const0>\;
  m_axi_gmem0_AWADDR(60) <= \<const0>\;
  m_axi_gmem0_AWADDR(59) <= \<const0>\;
  m_axi_gmem0_AWADDR(58) <= \<const0>\;
  m_axi_gmem0_AWADDR(57) <= \<const0>\;
  m_axi_gmem0_AWADDR(56) <= \<const0>\;
  m_axi_gmem0_AWADDR(55) <= \<const0>\;
  m_axi_gmem0_AWADDR(54) <= \<const0>\;
  m_axi_gmem0_AWADDR(53) <= \<const0>\;
  m_axi_gmem0_AWADDR(52) <= \<const0>\;
  m_axi_gmem0_AWADDR(51) <= \<const0>\;
  m_axi_gmem0_AWADDR(50) <= \<const0>\;
  m_axi_gmem0_AWADDR(49) <= \<const0>\;
  m_axi_gmem0_AWADDR(48) <= \<const0>\;
  m_axi_gmem0_AWADDR(47) <= \<const0>\;
  m_axi_gmem0_AWADDR(46) <= \<const0>\;
  m_axi_gmem0_AWADDR(45) <= \<const0>\;
  m_axi_gmem0_AWADDR(44) <= \<const0>\;
  m_axi_gmem0_AWADDR(43) <= \<const0>\;
  m_axi_gmem0_AWADDR(42) <= \<const0>\;
  m_axi_gmem0_AWADDR(41) <= \<const0>\;
  m_axi_gmem0_AWADDR(40) <= \<const0>\;
  m_axi_gmem0_AWADDR(39) <= \<const0>\;
  m_axi_gmem0_AWADDR(38) <= \<const0>\;
  m_axi_gmem0_AWADDR(37) <= \<const0>\;
  m_axi_gmem0_AWADDR(36) <= \<const0>\;
  m_axi_gmem0_AWADDR(35) <= \<const0>\;
  m_axi_gmem0_AWADDR(34) <= \<const0>\;
  m_axi_gmem0_AWADDR(33) <= \<const0>\;
  m_axi_gmem0_AWADDR(32) <= \<const0>\;
  m_axi_gmem0_AWADDR(31) <= \<const0>\;
  m_axi_gmem0_AWADDR(30) <= \<const0>\;
  m_axi_gmem0_AWADDR(29) <= \<const0>\;
  m_axi_gmem0_AWADDR(28) <= \<const0>\;
  m_axi_gmem0_AWADDR(27) <= \<const0>\;
  m_axi_gmem0_AWADDR(26) <= \<const0>\;
  m_axi_gmem0_AWADDR(25) <= \<const0>\;
  m_axi_gmem0_AWADDR(24) <= \<const0>\;
  m_axi_gmem0_AWADDR(23) <= \<const0>\;
  m_axi_gmem0_AWADDR(22) <= \<const0>\;
  m_axi_gmem0_AWADDR(21) <= \<const0>\;
  m_axi_gmem0_AWADDR(20) <= \<const0>\;
  m_axi_gmem0_AWADDR(19) <= \<const0>\;
  m_axi_gmem0_AWADDR(18) <= \<const0>\;
  m_axi_gmem0_AWADDR(17) <= \<const0>\;
  m_axi_gmem0_AWADDR(16) <= \<const0>\;
  m_axi_gmem0_AWADDR(15) <= \<const0>\;
  m_axi_gmem0_AWADDR(14) <= \<const0>\;
  m_axi_gmem0_AWADDR(13) <= \<const0>\;
  m_axi_gmem0_AWADDR(12) <= \<const0>\;
  m_axi_gmem0_AWADDR(11) <= \<const0>\;
  m_axi_gmem0_AWADDR(10) <= \<const0>\;
  m_axi_gmem0_AWADDR(9) <= \<const0>\;
  m_axi_gmem0_AWADDR(8) <= \<const0>\;
  m_axi_gmem0_AWADDR(7) <= \<const0>\;
  m_axi_gmem0_AWADDR(6) <= \<const0>\;
  m_axi_gmem0_AWADDR(5) <= \<const0>\;
  m_axi_gmem0_AWADDR(4) <= \<const0>\;
  m_axi_gmem0_AWADDR(3) <= \<const0>\;
  m_axi_gmem0_AWADDR(2) <= \<const0>\;
  m_axi_gmem0_AWADDR(1) <= \<const0>\;
  m_axi_gmem0_AWADDR(0) <= \<const0>\;
  m_axi_gmem0_AWBURST(1) <= \<const0>\;
  m_axi_gmem0_AWBURST(0) <= \<const1>\;
  m_axi_gmem0_AWCACHE(3) <= \<const0>\;
  m_axi_gmem0_AWCACHE(2) <= \<const0>\;
  m_axi_gmem0_AWCACHE(1) <= \<const1>\;
  m_axi_gmem0_AWCACHE(0) <= \<const1>\;
  m_axi_gmem0_AWLEN(7) <= \<const0>\;
  m_axi_gmem0_AWLEN(6) <= \<const0>\;
  m_axi_gmem0_AWLEN(5) <= \<const0>\;
  m_axi_gmem0_AWLEN(4) <= \<const0>\;
  m_axi_gmem0_AWLEN(3) <= \<const0>\;
  m_axi_gmem0_AWLEN(2) <= \<const0>\;
  m_axi_gmem0_AWLEN(1) <= \<const0>\;
  m_axi_gmem0_AWLEN(0) <= \<const0>\;
  m_axi_gmem0_AWLOCK(1) <= \<const0>\;
  m_axi_gmem0_AWLOCK(0) <= \<const0>\;
  m_axi_gmem0_AWPROT(2) <= \<const0>\;
  m_axi_gmem0_AWPROT(1) <= \<const0>\;
  m_axi_gmem0_AWPROT(0) <= \<const0>\;
  m_axi_gmem0_AWQOS(3) <= \<const0>\;
  m_axi_gmem0_AWQOS(2) <= \<const0>\;
  m_axi_gmem0_AWQOS(1) <= \<const0>\;
  m_axi_gmem0_AWQOS(0) <= \<const0>\;
  m_axi_gmem0_AWREGION(3) <= \<const0>\;
  m_axi_gmem0_AWREGION(2) <= \<const0>\;
  m_axi_gmem0_AWREGION(1) <= \<const0>\;
  m_axi_gmem0_AWREGION(0) <= \<const0>\;
  m_axi_gmem0_AWSIZE(2) <= \<const0>\;
  m_axi_gmem0_AWSIZE(1) <= \<const1>\;
  m_axi_gmem0_AWSIZE(0) <= \<const0>\;
  m_axi_gmem0_AWVALID <= \<const0>\;
  m_axi_gmem0_BREADY <= \<const1>\;
  m_axi_gmem0_WDATA(31) <= \<const0>\;
  m_axi_gmem0_WDATA(30) <= \<const0>\;
  m_axi_gmem0_WDATA(29) <= \<const0>\;
  m_axi_gmem0_WDATA(28) <= \<const0>\;
  m_axi_gmem0_WDATA(27) <= \<const0>\;
  m_axi_gmem0_WDATA(26) <= \<const0>\;
  m_axi_gmem0_WDATA(25) <= \<const0>\;
  m_axi_gmem0_WDATA(24) <= \<const0>\;
  m_axi_gmem0_WDATA(23) <= \<const0>\;
  m_axi_gmem0_WDATA(22) <= \<const0>\;
  m_axi_gmem0_WDATA(21) <= \<const0>\;
  m_axi_gmem0_WDATA(20) <= \<const0>\;
  m_axi_gmem0_WDATA(19) <= \<const0>\;
  m_axi_gmem0_WDATA(18) <= \<const0>\;
  m_axi_gmem0_WDATA(17) <= \<const0>\;
  m_axi_gmem0_WDATA(16) <= \<const0>\;
  m_axi_gmem0_WDATA(15) <= \<const0>\;
  m_axi_gmem0_WDATA(14) <= \<const0>\;
  m_axi_gmem0_WDATA(13) <= \<const0>\;
  m_axi_gmem0_WDATA(12) <= \<const0>\;
  m_axi_gmem0_WDATA(11) <= \<const0>\;
  m_axi_gmem0_WDATA(10) <= \<const0>\;
  m_axi_gmem0_WDATA(9) <= \<const0>\;
  m_axi_gmem0_WDATA(8) <= \<const0>\;
  m_axi_gmem0_WDATA(7) <= \<const0>\;
  m_axi_gmem0_WDATA(6) <= \<const0>\;
  m_axi_gmem0_WDATA(5) <= \<const0>\;
  m_axi_gmem0_WDATA(4) <= \<const0>\;
  m_axi_gmem0_WDATA(3) <= \<const0>\;
  m_axi_gmem0_WDATA(2) <= \<const0>\;
  m_axi_gmem0_WDATA(1) <= \<const0>\;
  m_axi_gmem0_WDATA(0) <= \<const0>\;
  m_axi_gmem0_WLAST <= \<const0>\;
  m_axi_gmem0_WSTRB(3) <= \<const0>\;
  m_axi_gmem0_WSTRB(2) <= \<const0>\;
  m_axi_gmem0_WSTRB(1) <= \<const0>\;
  m_axi_gmem0_WSTRB(0) <= \<const0>\;
  m_axi_gmem0_WVALID <= \<const0>\;
  m_axi_gmem1_ARADDR(63 downto 2) <= \^m_axi_gmem1_araddr\(63 downto 2);
  m_axi_gmem1_ARADDR(1) <= \<const0>\;
  m_axi_gmem1_ARADDR(0) <= \<const0>\;
  m_axi_gmem1_ARBURST(1) <= \<const0>\;
  m_axi_gmem1_ARBURST(0) <= \<const1>\;
  m_axi_gmem1_ARCACHE(3) <= \<const0>\;
  m_axi_gmem1_ARCACHE(2) <= \<const0>\;
  m_axi_gmem1_ARCACHE(1) <= \<const1>\;
  m_axi_gmem1_ARCACHE(0) <= \<const1>\;
  m_axi_gmem1_ARLEN(7) <= \<const0>\;
  m_axi_gmem1_ARLEN(6) <= \<const0>\;
  m_axi_gmem1_ARLEN(5) <= \<const0>\;
  m_axi_gmem1_ARLEN(4) <= \<const0>\;
  m_axi_gmem1_ARLEN(3 downto 0) <= \^m_axi_gmem1_arlen\(3 downto 0);
  m_axi_gmem1_ARLOCK(1) <= \<const0>\;
  m_axi_gmem1_ARLOCK(0) <= \<const0>\;
  m_axi_gmem1_ARPROT(2) <= \<const0>\;
  m_axi_gmem1_ARPROT(1) <= \<const0>\;
  m_axi_gmem1_ARPROT(0) <= \<const0>\;
  m_axi_gmem1_ARQOS(3) <= \<const0>\;
  m_axi_gmem1_ARQOS(2) <= \<const0>\;
  m_axi_gmem1_ARQOS(1) <= \<const0>\;
  m_axi_gmem1_ARQOS(0) <= \<const0>\;
  m_axi_gmem1_ARREGION(3) <= \<const0>\;
  m_axi_gmem1_ARREGION(2) <= \<const0>\;
  m_axi_gmem1_ARREGION(1) <= \<const0>\;
  m_axi_gmem1_ARREGION(0) <= \<const0>\;
  m_axi_gmem1_ARSIZE(2) <= \<const0>\;
  m_axi_gmem1_ARSIZE(1) <= \<const1>\;
  m_axi_gmem1_ARSIZE(0) <= \<const0>\;
  m_axi_gmem1_AWADDR(63) <= \<const0>\;
  m_axi_gmem1_AWADDR(62) <= \<const0>\;
  m_axi_gmem1_AWADDR(61) <= \<const0>\;
  m_axi_gmem1_AWADDR(60) <= \<const0>\;
  m_axi_gmem1_AWADDR(59) <= \<const0>\;
  m_axi_gmem1_AWADDR(58) <= \<const0>\;
  m_axi_gmem1_AWADDR(57) <= \<const0>\;
  m_axi_gmem1_AWADDR(56) <= \<const0>\;
  m_axi_gmem1_AWADDR(55) <= \<const0>\;
  m_axi_gmem1_AWADDR(54) <= \<const0>\;
  m_axi_gmem1_AWADDR(53) <= \<const0>\;
  m_axi_gmem1_AWADDR(52) <= \<const0>\;
  m_axi_gmem1_AWADDR(51) <= \<const0>\;
  m_axi_gmem1_AWADDR(50) <= \<const0>\;
  m_axi_gmem1_AWADDR(49) <= \<const0>\;
  m_axi_gmem1_AWADDR(48) <= \<const0>\;
  m_axi_gmem1_AWADDR(47) <= \<const0>\;
  m_axi_gmem1_AWADDR(46) <= \<const0>\;
  m_axi_gmem1_AWADDR(45) <= \<const0>\;
  m_axi_gmem1_AWADDR(44) <= \<const0>\;
  m_axi_gmem1_AWADDR(43) <= \<const0>\;
  m_axi_gmem1_AWADDR(42) <= \<const0>\;
  m_axi_gmem1_AWADDR(41) <= \<const0>\;
  m_axi_gmem1_AWADDR(40) <= \<const0>\;
  m_axi_gmem1_AWADDR(39) <= \<const0>\;
  m_axi_gmem1_AWADDR(38) <= \<const0>\;
  m_axi_gmem1_AWADDR(37) <= \<const0>\;
  m_axi_gmem1_AWADDR(36) <= \<const0>\;
  m_axi_gmem1_AWADDR(35) <= \<const0>\;
  m_axi_gmem1_AWADDR(34) <= \<const0>\;
  m_axi_gmem1_AWADDR(33) <= \<const0>\;
  m_axi_gmem1_AWADDR(32) <= \<const0>\;
  m_axi_gmem1_AWADDR(31) <= \<const0>\;
  m_axi_gmem1_AWADDR(30) <= \<const0>\;
  m_axi_gmem1_AWADDR(29) <= \<const0>\;
  m_axi_gmem1_AWADDR(28) <= \<const0>\;
  m_axi_gmem1_AWADDR(27) <= \<const0>\;
  m_axi_gmem1_AWADDR(26) <= \<const0>\;
  m_axi_gmem1_AWADDR(25) <= \<const0>\;
  m_axi_gmem1_AWADDR(24) <= \<const0>\;
  m_axi_gmem1_AWADDR(23) <= \<const0>\;
  m_axi_gmem1_AWADDR(22) <= \<const0>\;
  m_axi_gmem1_AWADDR(21) <= \<const0>\;
  m_axi_gmem1_AWADDR(20) <= \<const0>\;
  m_axi_gmem1_AWADDR(19) <= \<const0>\;
  m_axi_gmem1_AWADDR(18) <= \<const0>\;
  m_axi_gmem1_AWADDR(17) <= \<const0>\;
  m_axi_gmem1_AWADDR(16) <= \<const0>\;
  m_axi_gmem1_AWADDR(15) <= \<const0>\;
  m_axi_gmem1_AWADDR(14) <= \<const0>\;
  m_axi_gmem1_AWADDR(13) <= \<const0>\;
  m_axi_gmem1_AWADDR(12) <= \<const0>\;
  m_axi_gmem1_AWADDR(11) <= \<const0>\;
  m_axi_gmem1_AWADDR(10) <= \<const0>\;
  m_axi_gmem1_AWADDR(9) <= \<const0>\;
  m_axi_gmem1_AWADDR(8) <= \<const0>\;
  m_axi_gmem1_AWADDR(7) <= \<const0>\;
  m_axi_gmem1_AWADDR(6) <= \<const0>\;
  m_axi_gmem1_AWADDR(5) <= \<const0>\;
  m_axi_gmem1_AWADDR(4) <= \<const0>\;
  m_axi_gmem1_AWADDR(3) <= \<const0>\;
  m_axi_gmem1_AWADDR(2) <= \<const0>\;
  m_axi_gmem1_AWADDR(1) <= \<const0>\;
  m_axi_gmem1_AWADDR(0) <= \<const0>\;
  m_axi_gmem1_AWBURST(1) <= \<const0>\;
  m_axi_gmem1_AWBURST(0) <= \<const1>\;
  m_axi_gmem1_AWCACHE(3) <= \<const0>\;
  m_axi_gmem1_AWCACHE(2) <= \<const0>\;
  m_axi_gmem1_AWCACHE(1) <= \<const1>\;
  m_axi_gmem1_AWCACHE(0) <= \<const1>\;
  m_axi_gmem1_AWLEN(7) <= \<const0>\;
  m_axi_gmem1_AWLEN(6) <= \<const0>\;
  m_axi_gmem1_AWLEN(5) <= \<const0>\;
  m_axi_gmem1_AWLEN(4) <= \<const0>\;
  m_axi_gmem1_AWLEN(3) <= \<const0>\;
  m_axi_gmem1_AWLEN(2) <= \<const0>\;
  m_axi_gmem1_AWLEN(1) <= \<const0>\;
  m_axi_gmem1_AWLEN(0) <= \<const0>\;
  m_axi_gmem1_AWLOCK(1) <= \<const0>\;
  m_axi_gmem1_AWLOCK(0) <= \<const0>\;
  m_axi_gmem1_AWPROT(2) <= \<const0>\;
  m_axi_gmem1_AWPROT(1) <= \<const0>\;
  m_axi_gmem1_AWPROT(0) <= \<const0>\;
  m_axi_gmem1_AWQOS(3) <= \<const0>\;
  m_axi_gmem1_AWQOS(2) <= \<const0>\;
  m_axi_gmem1_AWQOS(1) <= \<const0>\;
  m_axi_gmem1_AWQOS(0) <= \<const0>\;
  m_axi_gmem1_AWREGION(3) <= \<const0>\;
  m_axi_gmem1_AWREGION(2) <= \<const0>\;
  m_axi_gmem1_AWREGION(1) <= \<const0>\;
  m_axi_gmem1_AWREGION(0) <= \<const0>\;
  m_axi_gmem1_AWSIZE(2) <= \<const0>\;
  m_axi_gmem1_AWSIZE(1) <= \<const1>\;
  m_axi_gmem1_AWSIZE(0) <= \<const0>\;
  m_axi_gmem1_AWVALID <= \<const0>\;
  m_axi_gmem1_BREADY <= \<const1>\;
  m_axi_gmem1_WDATA(31) <= \<const0>\;
  m_axi_gmem1_WDATA(30) <= \<const0>\;
  m_axi_gmem1_WDATA(29) <= \<const0>\;
  m_axi_gmem1_WDATA(28) <= \<const0>\;
  m_axi_gmem1_WDATA(27) <= \<const0>\;
  m_axi_gmem1_WDATA(26) <= \<const0>\;
  m_axi_gmem1_WDATA(25) <= \<const0>\;
  m_axi_gmem1_WDATA(24) <= \<const0>\;
  m_axi_gmem1_WDATA(23) <= \<const0>\;
  m_axi_gmem1_WDATA(22) <= \<const0>\;
  m_axi_gmem1_WDATA(21) <= \<const0>\;
  m_axi_gmem1_WDATA(20) <= \<const0>\;
  m_axi_gmem1_WDATA(19) <= \<const0>\;
  m_axi_gmem1_WDATA(18) <= \<const0>\;
  m_axi_gmem1_WDATA(17) <= \<const0>\;
  m_axi_gmem1_WDATA(16) <= \<const0>\;
  m_axi_gmem1_WDATA(15) <= \<const0>\;
  m_axi_gmem1_WDATA(14) <= \<const0>\;
  m_axi_gmem1_WDATA(13) <= \<const0>\;
  m_axi_gmem1_WDATA(12) <= \<const0>\;
  m_axi_gmem1_WDATA(11) <= \<const0>\;
  m_axi_gmem1_WDATA(10) <= \<const0>\;
  m_axi_gmem1_WDATA(9) <= \<const0>\;
  m_axi_gmem1_WDATA(8) <= \<const0>\;
  m_axi_gmem1_WDATA(7) <= \<const0>\;
  m_axi_gmem1_WDATA(6) <= \<const0>\;
  m_axi_gmem1_WDATA(5) <= \<const0>\;
  m_axi_gmem1_WDATA(4) <= \<const0>\;
  m_axi_gmem1_WDATA(3) <= \<const0>\;
  m_axi_gmem1_WDATA(2) <= \<const0>\;
  m_axi_gmem1_WDATA(1) <= \<const0>\;
  m_axi_gmem1_WDATA(0) <= \<const0>\;
  m_axi_gmem1_WLAST <= \<const0>\;
  m_axi_gmem1_WSTRB(3) <= \<const0>\;
  m_axi_gmem1_WSTRB(2) <= \<const0>\;
  m_axi_gmem1_WSTRB(1) <= \<const0>\;
  m_axi_gmem1_WSTRB(0) <= \<const0>\;
  m_axi_gmem1_WVALID <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dst_TDATA(23 downto 8) => NLW_inst_dst_TDATA_UNCONNECTED(23 downto 8),
      dst_TDATA(7 downto 0) => \^dst_tdata\(7 downto 0),
      dst_TDEST(0) => NLW_inst_dst_TDEST_UNCONNECTED(0),
      dst_TID(0) => NLW_inst_dst_TID_UNCONNECTED(0),
      dst_TKEEP(2 downto 0) => NLW_inst_dst_TKEEP_UNCONNECTED(2 downto 0),
      dst_TLAST(0) => dst_TLAST(0),
      dst_TREADY => dst_TREADY,
      dst_TSTRB(2 downto 0) => NLW_inst_dst_TSTRB_UNCONNECTED(2 downto 0),
      dst_TUSER(0) => NLW_inst_dst_TUSER_UNCONNECTED(0),
      dst_TVALID => dst_TVALID,
      interrupt => interrupt,
      m_axi_gmem0_ARADDR(63 downto 2) => \^m_axi_gmem0_araddr\(63 downto 2),
      m_axi_gmem0_ARADDR(1 downto 0) => NLW_inst_m_axi_gmem0_ARADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem0_ARBURST(1 downto 0) => NLW_inst_m_axi_gmem0_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem0_ARCACHE(3 downto 0) => NLW_inst_m_axi_gmem0_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem0_ARID(0) => NLW_inst_m_axi_gmem0_ARID_UNCONNECTED(0),
      m_axi_gmem0_ARLEN(7 downto 4) => NLW_inst_m_axi_gmem0_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem0_ARLEN(3 downto 0) => \^m_axi_gmem0_arlen\(3 downto 0),
      m_axi_gmem0_ARLOCK(1 downto 0) => NLW_inst_m_axi_gmem0_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem0_ARPROT(2 downto 0) => NLW_inst_m_axi_gmem0_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem0_ARQOS(3 downto 0) => NLW_inst_m_axi_gmem0_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_ARREGION(3 downto 0) => NLW_inst_m_axi_gmem0_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem0_ARSIZE(2 downto 0) => NLW_inst_m_axi_gmem0_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem0_ARUSER(0) => NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED(0),
      m_axi_gmem0_ARVALID => m_axi_gmem0_ARVALID,
      m_axi_gmem0_AWADDR(63 downto 0) => NLW_inst_m_axi_gmem0_AWADDR_UNCONNECTED(63 downto 0),
      m_axi_gmem0_AWBURST(1 downto 0) => NLW_inst_m_axi_gmem0_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem0_AWCACHE(3 downto 0) => NLW_inst_m_axi_gmem0_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem0_AWID(0) => NLW_inst_m_axi_gmem0_AWID_UNCONNECTED(0),
      m_axi_gmem0_AWLEN(7 downto 0) => NLW_inst_m_axi_gmem0_AWLEN_UNCONNECTED(7 downto 0),
      m_axi_gmem0_AWLOCK(1 downto 0) => NLW_inst_m_axi_gmem0_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem0_AWPROT(2 downto 0) => NLW_inst_m_axi_gmem0_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem0_AWQOS(3 downto 0) => NLW_inst_m_axi_gmem0_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem0_AWREADY => '0',
      m_axi_gmem0_AWREGION(3 downto 0) => NLW_inst_m_axi_gmem0_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem0_AWSIZE(2 downto 0) => NLW_inst_m_axi_gmem0_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem0_AWUSER(0) => NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED(0),
      m_axi_gmem0_AWVALID => NLW_inst_m_axi_gmem0_AWVALID_UNCONNECTED,
      m_axi_gmem0_BID(0) => '0',
      m_axi_gmem0_BREADY => NLW_inst_m_axi_gmem0_BREADY_UNCONNECTED,
      m_axi_gmem0_BRESP(1 downto 0) => B"00",
      m_axi_gmem0_BUSER(0) => '0',
      m_axi_gmem0_BVALID => '0',
      m_axi_gmem0_RDATA(31 downto 0) => m_axi_gmem0_RDATA(31 downto 0),
      m_axi_gmem0_RID(0) => '0',
      m_axi_gmem0_RLAST => m_axi_gmem0_RLAST,
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RUSER(0) => '0',
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      m_axi_gmem0_WDATA(31 downto 0) => NLW_inst_m_axi_gmem0_WDATA_UNCONNECTED(31 downto 0),
      m_axi_gmem0_WID(0) => NLW_inst_m_axi_gmem0_WID_UNCONNECTED(0),
      m_axi_gmem0_WLAST => NLW_inst_m_axi_gmem0_WLAST_UNCONNECTED,
      m_axi_gmem0_WREADY => '0',
      m_axi_gmem0_WSTRB(3 downto 0) => NLW_inst_m_axi_gmem0_WSTRB_UNCONNECTED(3 downto 0),
      m_axi_gmem0_WUSER(0) => NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED(0),
      m_axi_gmem0_WVALID => NLW_inst_m_axi_gmem0_WVALID_UNCONNECTED,
      m_axi_gmem1_ARADDR(63 downto 2) => \^m_axi_gmem1_araddr\(63 downto 2),
      m_axi_gmem1_ARADDR(1 downto 0) => NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem1_ARBURST(1 downto 0) => NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem1_ARCACHE(3 downto 0) => NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem1_ARID(0) => NLW_inst_m_axi_gmem1_ARID_UNCONNECTED(0),
      m_axi_gmem1_ARLEN(7 downto 4) => NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem1_ARLEN(3 downto 0) => \^m_axi_gmem1_arlen\(3 downto 0),
      m_axi_gmem1_ARLOCK(1 downto 0) => NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem1_ARPROT(2 downto 0) => NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem1_ARQOS(3 downto 0) => NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_ARREGION(3 downto 0) => NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem1_ARSIZE(2 downto 0) => NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem1_ARUSER(0) => NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED(0),
      m_axi_gmem1_ARVALID => m_axi_gmem1_ARVALID,
      m_axi_gmem1_AWADDR(63 downto 0) => NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED(63 downto 0),
      m_axi_gmem1_AWBURST(1 downto 0) => NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem1_AWCACHE(3 downto 0) => NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem1_AWID(0) => NLW_inst_m_axi_gmem1_AWID_UNCONNECTED(0),
      m_axi_gmem1_AWLEN(7 downto 0) => NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED(7 downto 0),
      m_axi_gmem1_AWLOCK(1 downto 0) => NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem1_AWPROT(2 downto 0) => NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem1_AWQOS(3 downto 0) => NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem1_AWREADY => '0',
      m_axi_gmem1_AWREGION(3 downto 0) => NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem1_AWSIZE(2 downto 0) => NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem1_AWUSER(0) => NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED(0),
      m_axi_gmem1_AWVALID => NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED,
      m_axi_gmem1_BID(0) => '0',
      m_axi_gmem1_BREADY => NLW_inst_m_axi_gmem1_BREADY_UNCONNECTED,
      m_axi_gmem1_BRESP(1 downto 0) => B"00",
      m_axi_gmem1_BUSER(0) => '0',
      m_axi_gmem1_BVALID => '0',
      m_axi_gmem1_RDATA(31 downto 0) => m_axi_gmem1_RDATA(31 downto 0),
      m_axi_gmem1_RID(0) => '0',
      m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RUSER(0) => '0',
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      m_axi_gmem1_WDATA(31 downto 0) => NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED(31 downto 0),
      m_axi_gmem1_WID(0) => NLW_inst_m_axi_gmem1_WID_UNCONNECTED(0),
      m_axi_gmem1_WLAST => NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED,
      m_axi_gmem1_WREADY => '0',
      m_axi_gmem1_WSTRB(3 downto 0) => NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED(3 downto 0),
      m_axi_gmem1_WUSER(0) => NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED(0),
      m_axi_gmem1_WVALID => NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      src_TDATA(23 downto 0) => src_TDATA(23 downto 0),
      src_TDEST(0) => '0',
      src_TID(0) => '0',
      src_TKEEP(2 downto 0) => B"000",
      src_TLAST(0) => '0',
      src_TREADY => src_TREADY,
      src_TSTRB(2 downto 0) => B"000",
      src_TUSER(0) => '0',
      src_TVALID => src_TVALID
    );
end STRUCTURE;
