{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764363112092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764363112092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 15:51:52 2025 " "Processing started: Fri Nov 28 15:51:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764363112092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363112092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscvpc -c riscvpc " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscvpc -c riscvpc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363112092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764363112387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764363112387 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "vgaClock.qsys " "Elaborating Platform Designer system entity \"vgaClock.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764363118188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.28.15:52:00 Progress: Loading Single-Cycle/vgaClock.qsys " "2025.11.28.15:52:00 Progress: Loading Single-Cycle/vgaClock.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363120301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.28.15:52:00 Progress: Reading input file " "2025.11.28.15:52:00 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363120757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.28.15:52:00 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\] " "2025.11.28.15:52:00 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363120802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.28.15:52:00 Progress: Parameterizing module video_pll_0 " "2025.11.28.15:52:00 Progress: Parameterizing module video_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363120899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.28.15:52:00 Progress: Building connections " "2025.11.28.15:52:00 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363120901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.28.15:52:00 Progress: Parameterizing connections " "2025.11.28.15:52:00 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363120901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.28.15:52:00 Progress: Validating " "2025.11.28.15:52:00 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363120913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.28.15:52:03 Progress: Done reading input file " "2025.11.28.15:52:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363123087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VgaClock: Generating \"vgaClock\" for QUARTUS_SYNTH " "VgaClock: Generating \"vgaClock\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363124176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll_0: \"vgaClock\" instantiated altera_up_avalon_video_pll \"video_pll_0\" " "Video_pll_0: \"vgaClock\" instantiated altera_up_avalon_video_pll \"video_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363126529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll: \"video_pll_0\" instantiated altera_pll \"video_pll\" " "Video_pll: \"video_pll_0\" instantiated altera_pll \"video_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363126574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"video_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"video_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363126576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VgaClock: Done \"vgaClock\" with 4 modules, 5 files " "VgaClock: Done \"vgaClock\" with 4 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363126577 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "vgaClock.qsys " "Finished elaborating Platform Designer system entity \"vgaClock.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764363127336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/top_level.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764363127383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/pc.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764363127384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file registers_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registers_unit " "Found entity 1: registers_unit" {  } { { "registers_unit.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/registers_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764363127386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764363127387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/data_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764363127388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/control_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764363127389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/imm_gen.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764363127390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "branch_unit.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/branch_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764363127391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/instruction_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764363127392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color.sv 1 1 " "Found 1 design units, including 1 entities, in source file color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color " "Found entity 1: color" {  } { { "color.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/color.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764363127393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_1280x800.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_1280x800.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller_1280x800 " "Found entity 1: vga_controller_1280x800" {  } { { "vga_controller_1280x800.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/vga_controller_1280x800.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764363127394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/font_rom.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764363127396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1280x800.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock1280x800.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock1280x800 " "Found entity 1: clock1280x800" {  } { { "clock1280x800.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/clock1280x800.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764363127396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vgaclock/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vgaclock/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/vgaclock/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/db/ip/vgaclock/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764363127399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vgaclock/submodules/vgaclock_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vgaclock/submodules/vgaclock_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock_video_pll_0 " "Found entity 1: vgaClock_video_pll_0" {  } { { "db/ip/vgaclock/submodules/vgaclock_video_pll_0.v" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/db/ip/vgaclock/submodules/vgaclock_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764363127423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vgaclock/submodules/vgaclock_video_pll_0_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vgaclock/submodules/vgaclock_video_pll_0_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock_video_pll_0_video_pll " "Found entity 1: vgaClock_video_pll_0_video_pll" {  } { { "db/ip/vgaclock/submodules/vgaclock_video_pll_0_video_pll.v" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/db/ip/vgaclock/submodules/vgaclock_video_pll_0_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764363127424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vgaclock/vgaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vgaclock/vgaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock " "Found entity 1: vgaClock" {  } { { "db/ip/vgaclock/vgaclock.v" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/db/ip/vgaclock/vgaclock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764363127426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764363127462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_inst " "Elaborating entity \"pc\" for hierarchy \"pc:pc_inst\"" {  } { { "top_level.sv" "pc_inst" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/top_level.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764363127468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:imem_inst " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:imem_inst\"" {  } { { "top_level.sv" "imem_inst" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/top_level.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764363127469 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 31 instruction_memory.sv(14) " "Verilog HDL warning at instruction_memory.sv(14): number of words (20) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "instruction_memory.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/instruction_memory.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1764363127470 "|top_level|instruction_memory:imem_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instruction_memory.sv(10) " "Net \"mem.data_a\" at instruction_memory.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/instruction_memory.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764363127472 "|top_level|instruction_memory:imem_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instruction_memory.sv(10) " "Net \"mem.waddr_a\" at instruction_memory.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/instruction_memory.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764363127472 "|top_level|instruction_memory:imem_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instruction_memory.sv(10) " "Net \"mem.we_a\" at instruction_memory.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/instruction_memory.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764363127472 "|top_level|instruction_memory:imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_inst " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_inst\"" {  } { { "top_level.sv" "control_inst" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/top_level.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764363127489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:imm_gen_inst " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:imm_gen_inst\"" {  } { { "top_level.sv" "imm_gen_inst" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/top_level.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764363127506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_unit registers_unit:regfile_inst " "Elaborating entity \"registers_unit\" for hierarchy \"registers_unit:regfile_inst\"" {  } { { "top_level.sv" "regfile_inst" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/top_level.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764363127518 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i registers_unit.sv(24) " "Verilog HDL Always Construct warning at registers_unit.sv(24): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "registers_unit.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/registers_unit.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764363127523 "|top_level|registers_unit:regfile_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "top_level.sv" "alu_inst" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/top_level.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764363127605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_unit branch_unit:branch_unit_inst " "Elaborating entity \"branch_unit\" for hierarchy \"branch_unit:branch_unit_inst\"" {  } { { "top_level.sv" "branch_unit_inst" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/top_level.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764363127663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dmem_inst " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dmem_inst\"" {  } { { "top_level.sv" "dmem_inst" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/top_level.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764363127675 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:/Users/santi/OneDrive/Escritorio/Datos/Programacion/Assembler/program_data.hex data_memory.sv(27) " "Verilog HDL File I/O error at data_memory.sv(27): can't open Verilog Design File \"C:/Users/santi/OneDrive/Escritorio/Datos/Programacion/Assembler/program_data.hex\"" {  } { { "data_memory.sv" "" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/data_memory.sv" 27 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764363127677 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "data_memory:dmem_inst " "Can't elaborate user hierarchy \"data_memory:dmem_inst\"" {  } { { "top_level.sv" "dmem_inst" { Text "C:/Users/tomas/Documents/GitHub/Lab-1/Single-Cycle/top_level.sv" 206 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764363127678 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764363127789 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 28 15:52:07 2025 " "Processing ended: Fri Nov 28 15:52:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764363127789 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764363127789 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764363127789 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363127789 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764363128447 ""}
