(** Allow a hardcaml circuit to be defined as a hierarchy of modules, rather than just a
    single flat module. *)

open! Core0

(** Fold through every circuit and instantiation in a hierarchical design.

    [f] will be passed the corresponding circuit if it exists in the database, and a
    [Signal.instanation] specification, unless the top most module. *)
val fold
  :  Circuit.t
  -> Circuit_database.t
  -> init:'a
  -> f:('a -> Circuit.t option -> Signal.t Signal.Type.Inst.Instantiation.t option -> 'a)
  -> 'a

val print : Circuit.t -> Circuit_database.t -> unit

module How_to_instantiate : sig
  type t =
    | Inlined
    | Inlined_in_scope
    | Hierarchical
    | Hierarchical_or_inlined_by_scope
  [@@deriving sexp_of]
end

module Caller_signal_type : sig
  type 'signal t =
    | Clocked : Clocked_signal.t t
    | Signal : Signal.t t
end

(** Support for hierarchically structured Hardcaml designs. We extend the standard
    [Interface.Create_fn] pattern so that the create function also takes a [Scope.t]
    argument. This allows scoping of signal names and automatic recording of the design in
    a [Circuit_database.t].

    The scope argument controls construction of a flat or modular design as required for
    simulation or syntheis. *)
module In_scope (I : Interface.S) (O : Interface.S) : sig
  type create_fn = Scope.t -> Interface.Create_fn(I)(O).t

  (** Create a Hardcaml child design hierarchically, depending on [how_to_instantiate].

      - [Inlined] just calls the given [create_fn] and inlines the circuit.
      - [Inlined_in_scope] also inlines, but ensures naming is hierarchical
      - [Hierarchical] inserts an instantiation into the parent design and adds the
        circuit implementation into a [Circuit_database.t].
      - [Hierarchical_or_inlined_by_scope] will use the mode [Inline_in_scope] if
        [flatten_design] is true, or [Hierarchical] otherwise. This is the default mode.

      [input_attributes] and [output_attributes] are applied to ports if a hierarchical
      circuit is created and not if the circuit is inlined. [attributes] are applied to
      the instantiation itself.

      If [name] is provided, it will be speficy the name of the module(/entity). If [here]
      is provided the module name is automatically derived from the calling file name. If
      used multiple times in the same file, each module will have the same name. However,
      hardcaml will mangle those names to produce a legal circuit.

      Note - this is based an internal Jane Street compiler feature which automatically
      provides the [here] argument. When used with the public compiler [here] or [name]
      must be explicitly provided.

      The [instance] parameter can be used to specify the instantiation and scope name, if
      provided. Otherwise [name] (or [here]) is used as the scope name, and the
      instantiation name is derived automatically. [name]s are mangled so they form unique
      hierarchical paths to each instantiatiated design. *)
  val hierarchical
    :  ?config:Circuit.Config.t
    -> ?instance:string
    -> ?attributes:Rtl_attribute.t list
    -> ?input_attributes:Rtl_attribute.t list I.t
    -> ?output_attributes:Rtl_attribute.t list O.t
    -> ?how_to_instantiate:How_to_instantiate.t
    -> ?name:string
    -> ?here:Stdlib.Lexing.position
    -> scope:Scope.t
    -> create_fn
    -> Interface.Create_fn(I)(O).t

  (** Like [hierarchical], but can be called from a clocked or unclocked context.
      [caller_signal_type] specifies the type of caller.

      If called from a clocked context, the [input_domains] and [output_domains] arguments
      must be provided. Runtime output domains are inferred as much as possible from the
      input domain - where a domain exists only on the output, a new runtime domain is
      constructed. *)
  val hierarchical_unclocked
    :  ?config:Circuit.Config.t
    -> ?instance:string
    -> ?attributes:Rtl_attribute.t list
    -> ?input_attributes:Rtl_attribute.t list I.t
    -> ?output_attributes:Rtl_attribute.t list O.t
    -> ?how_to_instantiate:How_to_instantiate.t
    -> ?name:string
    -> ?input_domains:Clock_domain.t I.t
    -> ?output_domains:Clock_domain.t O.t
    -> caller_signal_type:'caller_signal Caller_signal_type.t
    -> ?here:Stdlib.Lexing.position
    -> scope:Scope.t
    -> create_fn
    -> 'caller_signal I.t
    -> 'caller_signal O.t

  (** Like [hierarchical_unclocked] expect the all inputs and outputs are expected to be
      in the same clock domain. *)
  val hierarchical_single_clock_domain
    :  ?config:Circuit.Config.t
    -> ?instance:string
    -> ?attributes:Rtl_attribute.t list
    -> ?input_attributes:Rtl_attribute.t list I.t
    -> ?output_attributes:Rtl_attribute.t list O.t
    -> ?how_to_instantiate:How_to_instantiate.t
    -> ?name:string
    -> caller_signal_type:'caller_signal Caller_signal_type.t
    -> ?here:Stdlib.Lexing.position
    -> scope:Scope.t
    -> create_fn
    -> 'caller_signal I.t
    -> 'caller_signal O.t
end

module In_clocked_scope
    (I : Interface.S_with_clock_domains)
    (O : Interface.S_with_clock_domains) : sig
  type create_fn = Scope.t -> Clocked_signal.t I.t -> Clocked_signal.t O.t

  (** Extends [In_scope.hierarchical] to instantiate a clocked design within a clocked or
      unclocked context.

      The input and output domain specification are provided by in the I and O interface
      functor arguments. *)
  val hierarchical
    :  ?config:Circuit.Config.t
    -> ?instance:string
    -> ?attributes:Rtl_attribute.t list
    -> ?input_attributes:Rtl_attribute.t list I.t
    -> ?output_attributes:Rtl_attribute.t list O.t
    -> ?how_to_instantiate:How_to_instantiate.t
    -> ?name:string
    -> caller_signal_type:'caller_signal Caller_signal_type.t
    -> ?here:Stdlib.Lexing.position
    -> scope:Scope.t
    -> create_fn
    -> 'caller_signal I.t
    -> 'caller_signal O.t
end
