{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720018970947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720018970953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 23:02:50 2024 " "Processing started: Wed Jul 03 23:02:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720018970953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018970953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bonus -c Bonus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bonus -c Bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018970953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720018971241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720018971241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_x-behav " "Found design unit 1: rom_x-behav" {  } { { "rom_x.vhd" "" { Text "F:/OcsilloscopeDisplay/rom_x.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720018979784 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_x " "Found entity 1: rom_x" {  } { { "rom_x.vhd" "" { Text "F:/OcsilloscopeDisplay/rom_x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720018979784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_y.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_y.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_y-behav " "Found design unit 1: rom_y-behav" {  } { { "rom_y.vhd" "" { Text "F:/OcsilloscopeDisplay/rom_y.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720018979786 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_y " "Found entity 1: rom_y" {  } { { "rom_y.vhd" "" { Text "F:/OcsilloscopeDisplay/rom_y.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720018979786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behav " "Found design unit 1: controller-behav" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720018979787 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720018979787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bonus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bonus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bonus-rtl " "Found design unit 1: Bonus-rtl" {  } { { "Bonus.vhd" "" { Text "F:/OcsilloscopeDisplay/Bonus.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720018979789 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bonus " "Found entity 1: Bonus" {  } { { "Bonus.vhd" "" { Text "F:/OcsilloscopeDisplay/Bonus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720018979789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979789 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rdwr1.vhd " "Can't analyze file -- file rdwr1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1720018979790 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rom.vhd " "Can't analyze file -- file rom.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1720018979791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encode-Behavioral " "Found design unit 1: encode-Behavioral" {  } { { "encode.vhd" "" { Text "F:/OcsilloscopeDisplay/encode.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720018979792 ""} { "Info" "ISGN_ENTITY_NAME" "1 encode " "Found entity 1: encode" {  } { { "encode.vhd" "" { Text "F:/OcsilloscopeDisplay/encode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720018979792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-Behavioral " "Found design unit 1: clock_divider-Behavioral" {  } { { "clock_divider.vhd" "" { Text "F:/OcsilloscopeDisplay/clock_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720018979797 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "F:/OcsilloscopeDisplay/clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720018979797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bonus " "Elaborating entity \"Bonus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720018979837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode encode:encoder_inst " "Elaborating entity \"encode\" for hierarchy \"encode:encoder_inst\"" {  } { { "Bonus.vhd" "encoder_inst" { Text "F:/OcsilloscopeDisplay/Bonus.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720018979838 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "combined_signal encode.vhd(17) " "VHDL Process Statement warning at encode.vhd(17): signal \"combined_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encode.vhd" "" { Text "F:/OcsilloscopeDisplay/encode.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720018979838 "|Bonus|encode:encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ctrl_inst " "Elaborating entity \"controller\" for hierarchy \"controller:ctrl_inst\"" {  } { { "Bonus.vhd" "ctrl_inst" { Text "F:/OcsilloscopeDisplay/Bonus.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720018979838 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_inside controller.vhd(115) " "VHDL Process Statement warning at controller.vhd(115): signal \"clk_inside\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_x controller.vhd(116) " "VHDL Process Statement warning at controller.vhd(116): signal \"start_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_addr_x controller.vhd(118) " "VHDL Process Statement warning at controller.vhd(118): signal \"rom_addr_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romStart controller.vhd(118) " "VHDL Process Statement warning at controller.vhd(118): signal \"romStart\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romStart controller.vhd(119) " "VHDL Process Statement warning at controller.vhd(119): signal \"romStart\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_addr_x controller.vhd(121) " "VHDL Process Statement warning at controller.vhd(121): signal \"rom_addr_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_y controller.vhd(125) " "VHDL Process Statement warning at controller.vhd(125): signal \"start_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_addr_y controller.vhd(127) " "VHDL Process Statement warning at controller.vhd(127): signal \"rom_addr_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romStart controller.vhd(127) " "VHDL Process Statement warning at controller.vhd(127): signal \"romStart\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romStart controller.vhd(128) " "VHDL Process Statement warning at controller.vhd(128): signal \"romStart\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_addr_y controller.vhd(130) " "VHDL Process Statement warning at controller.vhd(130): signal \"rom_addr_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rom_addr_x controller.vhd(108) " "VHDL Process Statement warning at controller.vhd(108): inferring latch(es) for signal or variable \"rom_addr_x\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rom_addr_y controller.vhd(108) " "VHDL Process Statement warning at controller.vhd(108): inferring latch(es) for signal or variable \"rom_addr_y\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_write_x controller.vhd(108) " "VHDL Process Statement warning at controller.vhd(108): inferring latch(es) for signal or variable \"start_write_x\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_write_y controller.vhd(108) " "VHDL Process Statement warning at controller.vhd(108): inferring latch(es) for signal or variable \"start_write_y\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_write_y controller.vhd(108) " "Inferred latch for \"start_write_y\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_write_x controller.vhd(108) " "Inferred latch for \"start_write_x\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[0\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[0\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[1\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[1\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[2\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[2\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[3\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[3\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[4\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[4\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[5\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[5\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[6\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[6\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[7\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[7\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[8\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[8\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[9\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[9\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[10\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[10\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[11\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[11\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[12\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[12\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[13\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[13\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[0\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[0\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[1\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[1\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[2\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[2\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[3\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[3\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[4\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[4\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[5\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[5\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[6\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[6\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[7\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[7\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[8\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[8\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[9\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[9\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[10\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[10\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[11\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[11\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[12\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[12\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[13\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[13\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018979840 "|Bonus|controller:ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_x controller:ctrl_inst\|rom_x:rom_x_inst " "Elaborating entity \"rom_x\" for hierarchy \"controller:ctrl_inst\|rom_x:rom_x_inst\"" {  } { { "controller.vhd" "rom_x_inst" { Text "F:/OcsilloscopeDisplay/controller.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720018979841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_y controller:ctrl_inst\|rom_y:rom_y_inst " "Elaborating entity \"rom_y\" for hierarchy \"controller:ctrl_inst\|rom_y:rom_y_inst\"" {  } { { "controller.vhd" "rom_y_inst" { Text "F:/OcsilloscopeDisplay/controller.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720018979842 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_write.vhd 2 1 " "Using design file i2c_write.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_write-behav " "Found design unit 1: i2c_write-behav" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720018979850 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_write " "Found entity 1: i2c_write" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720018979850 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720018979850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_write controller:ctrl_inst\|i2c_write:i2c_x_inst " "Elaborating entity \"i2c_write\" for hierarchy \"controller:ctrl_inst\|i2c_write:i2c_x_inst\"" {  } { { "controller.vhd" "i2c_x_inst" { Text "F:/OcsilloscopeDisplay/controller.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720018979851 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "scl_int i2c_write.vhd(22) " "VHDL Signal Declaration warning at i2c_write.vhd(22): used explicit default value for signal \"scl_int\" because signal was never assigned a value" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720018979851 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider controller:ctrl_inst\|clock_divider:clkd " "Elaborating entity \"clock_divider\" for hierarchy \"controller:ctrl_inst\|clock_divider:clkd\"" {  } { { "controller.vhd" "clkd" { Text "F:/OcsilloscopeDisplay/controller.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720018979852 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "controller:ctrl_inst\|rom_x:rom_x_inst\|rom_data " "RAM logic \"controller:ctrl_inst\|rom_x:rom_x_inst\|rom_data\" is uninferred because MIF is not supported for the selected family" {  } { { "rom_x.vhd" "rom_data" { Text "F:/OcsilloscopeDisplay/rom_x.vhd" 19 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1720018980129 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "controller:ctrl_inst\|rom_y:rom_y_inst\|rom_data " "RAM logic \"controller:ctrl_inst\|rom_y:rom_y_inst\|rom_data\" is uninferred because MIF is not supported for the selected family" {  } { { "rom_y.vhd" "rom_data" { Text "F:/OcsilloscopeDisplay/rom_y.vhd" 19 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1720018980129 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1720018980129 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:ctrl_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:ctrl_inst\|Mult1\"" {  } { { "controller.vhd" "Mult1" { Text "F:/OcsilloscopeDisplay/controller.vhd" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720018981870 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:ctrl_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:ctrl_inst\|Mult0\"" {  } { { "controller.vhd" "Mult0" { Text "F:/OcsilloscopeDisplay/controller.vhd" 127 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720018981870 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1720018981870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\"" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720018981903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:ctrl_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"controller:ctrl_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018981903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018981903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018981903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018981903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018981903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018981903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018981903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018981903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018981903 ""}  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720018981903 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core controller:ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quatus18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 128 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720018981930 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder controller:ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "f:/quatus18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 128 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720018981944 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] controller:ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/quatus18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 128 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720018981964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5vg " "Found entity 1: add_sub_5vg" {  } { { "db/add_sub_5vg.tdf" "" { Text "F:/OcsilloscopeDisplay/db/add_sub_5vg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720018981994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018981994 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:ctrl_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs controller:ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quatus18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 128 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720018982007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult0\"" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720018982012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:ctrl_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"controller:ctrl_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018982012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018982012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018982012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018982012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018982012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018982012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018982012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018982012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720018982012 ""}  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720018982012 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core controller:ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quatus18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 127 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720018982014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder controller:ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/quatus18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 127 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720018982016 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:ctrl_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs controller:ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quatus18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 127 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720018982022 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720018982169 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1720018982208 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1720018982208 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720018982448 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720018986670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720018986764 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720018986764 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "946 " "Implemented 946 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720018986809 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720018986809 ""} { "Info" "ICUT_CUT_TM_LCELLS" "934 " "Implemented 934 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720018986809 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720018986809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720018986820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 23:03:06 2024 " "Processing ended: Wed Jul 03 23:03:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720018986820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720018986820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720018986820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720018986820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1720018987945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720018987952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 23:03:07 2024 " "Processing started: Wed Jul 03 23:03:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720018987952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1720018987952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Bonus -c Bonus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Bonus -c Bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1720018987952 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1720018988030 ""}
{ "Info" "0" "" "Project  = Bonus" {  } {  } 0 0 "Project  = Bonus" 0 0 "Fitter" 0 0 1720018988031 ""}
{ "Info" "0" "" "Revision = Bonus" {  } {  } 0 0 "Revision = Bonus" 0 0 "Fitter" 0 0 1720018988031 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1720018988084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1720018988084 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Bonus 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Bonus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1720018988103 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720018988131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720018988131 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1720018988259 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720018988345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720018988345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720018988345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720018988345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720018988345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720018988345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720018988345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720018988345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720018988345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720018988345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720018988345 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1720018988345 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "f:/quatus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quatus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720018988348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "f:/quatus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quatus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 1129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720018988348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "f:/quatus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quatus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 1131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720018988348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "f:/quatus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quatus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 1133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720018988348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "f:/quatus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quatus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 1135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720018988348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "f:/quatus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quatus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 1137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720018988348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "f:/quatus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quatus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 1139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720018988348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "f:/quatus18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quatus18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720018988348 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1720018988348 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1720018988348 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1720018988348 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1720018988348 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1720018988348 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1720018988349 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "The Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1720018988809 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Bonus.sdc " "Synopsys Design Constraints File file not found: 'Bonus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1720018988810 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1720018988810 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1720018988814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1720018988815 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1720018988815 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720018988852 ""}  } { { "Bonus.vhd" "" { Text "F:/OcsilloscopeDisplay/Bonus.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 1114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720018988852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "Automatically promoted node controller:ctrl_inst\|clock_divider:clkd\|temp_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720018988852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:ctrl_inst\|clock_divider:clkd\|temp_clk~0 " "Destination node controller:ctrl_inst\|clock_divider:clkd\|temp_clk~0" {  } { { "clock_divider.vhd" "" { Text "F:/OcsilloscopeDisplay/clock_divider.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720018988852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:ctrl_inst\|start_write_x~0 " "Destination node controller:ctrl_inst\|start_write_x~0" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720018988852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:ctrl_inst\|rom_addr_y\[10\]~0 " "Destination node controller:ctrl_inst\|rom_addr_y\[10\]~0" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720018988852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCL_x~output " "Destination node SCL_x~output" {  } { { "Bonus.vhd" "" { Text "F:/OcsilloscopeDisplay/Bonus.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 1110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720018988852 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCL_y~output " "Destination node SCL_y~output" {  } { { "Bonus.vhd" "" { Text "F:/OcsilloscopeDisplay/Bonus.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720018988852 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1720018988852 ""}  } { { "clock_divider.vhd" "" { Text "F:/OcsilloscopeDisplay/clock_divider.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720018988852 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:ctrl_inst\|rom_addr_y\[10\]~0  " "Automatically promoted node controller:ctrl_inst\|rom_addr_y\[10\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720018988853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:ctrl_inst\|start_write_y " "Destination node controller:ctrl_inst\|start_write_y" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720018988853 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1720018988853 ""}  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720018988853 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:ctrl_inst\|start_write_x~0  " "Automatically promoted node controller:ctrl_inst\|start_write_x~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720018988853 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:ctrl_inst\|start_write_x " "Destination node controller:ctrl_inst\|start_write_x" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720018988853 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1720018988853 ""}  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720018988853 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1720018989128 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720018989128 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720018989128 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720018989129 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720018989129 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1720018989129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1720018989129 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1720018989130 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1720018989130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1720018989130 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1720018989130 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720018989176 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1720018989179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1720018989964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720018990090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1720018990107 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1720018992772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720018992772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1720018993125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y33 X44_Y43 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43" {  } { { "loc" "" { Generic "F:/OcsilloscopeDisplay/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43"} { { 12 { 0 ""} 33 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1720018994605 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1720018994605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1720018996685 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1720018996685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720018996689 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1720018996837 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720018996845 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720018997089 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720018997089 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720018997415 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720018997774 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/OcsilloscopeDisplay/output_files/Bonus.fit.smsg " "Generated suppressed messages file F:/OcsilloscopeDisplay/output_files/Bonus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1720018997994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6649 " "Peak virtual memory: 6649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720018998398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 23:03:18 2024 " "Processing ended: Wed Jul 03 23:03:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720018998398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720018998398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720018998398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720018998398 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1720018999424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720018999431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 23:03:19 2024 " "Processing started: Wed Jul 03 23:03:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720018999431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1720018999431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Bonus -c Bonus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Bonus -c Bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1720018999431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1720018999639 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1720019000883 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1720019000980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720019001583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 23:03:21 2024 " "Processing ended: Wed Jul 03 23:03:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720019001583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720019001583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720019001583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1720019001583 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1720019002205 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1720019002673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720019002679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 23:03:22 2024 " "Processing started: Wed Jul 03 23:03:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720019002679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1720019002679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Bonus -c Bonus " "Command: quartus_sta Bonus -c Bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1720019002679 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1720019002757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1720019002877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1720019002877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019002906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019002906 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "The Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1720019003079 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Bonus.sdc " "Synopsys Design Constraints File file not found: 'Bonus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1720019003095 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019003095 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720019003097 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name start_x start_x " "create_clock -period 1.000 -name start_x start_x" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720019003097 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name start_y start_y " "create_clock -period 1.000 -name start_y start_y" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720019003097 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:ctrl_inst\|clock_divider:clkd\|temp_clk controller:ctrl_inst\|clock_divider:clkd\|temp_clk " "create_clock -period 1.000 -name controller:ctrl_inst\|clock_divider:clkd\|temp_clk controller:ctrl_inst\|clock_divider:clkd\|temp_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720019003097 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720019003097 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1720019003099 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720019003100 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1720019003100 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1720019003105 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1720019003111 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720019003117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.998 " "Worst-case setup slack is -9.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.998            -259.045 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "   -9.998            -259.045 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.524             -90.637 start_y  " "   -7.524             -90.637 start_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.264             -90.105 start_x  " "   -7.264             -90.105 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.190            -119.544 clk  " "   -7.190            -119.544 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019003118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "    0.340               0.000 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 clk  " "    0.418               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.024               0.000 start_y  " "    2.024               0.000 start_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.161               0.000 start_x  " "    2.161               0.000 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019003124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720019003126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720019003128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.672 clk  " "   -3.000             -36.672 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 start_x  " "   -3.000              -3.000 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 start_y  " "   -3.000              -3.000 start_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "   -1.403             -22.448 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019003129 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720019003140 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1720019003158 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1720019003512 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720019003616 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720019003624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.243 " "Worst-case setup slack is -9.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.243            -237.680 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "   -9.243            -237.680 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.940             -83.359 start_y  " "   -6.940             -83.359 start_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.687             -82.820 start_x  " "   -6.687             -82.820 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.513            -107.765 clk  " "   -6.513            -107.765 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019003626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "    0.305               0.000 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clk  " "    0.383               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.719               0.000 start_y  " "    1.719               0.000 start_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.851               0.000 start_x  " "    1.851               0.000 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019003632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720019003635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720019003636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.672 clk  " "   -3.000             -36.672 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 start_x  " "   -3.000              -3.000 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 start_y  " "   -3.000              -3.000 start_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "   -1.403             -22.448 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019003638 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720019003649 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720019003781 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720019003785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.125 " "Worst-case setup slack is -4.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.125            -100.038 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "   -4.125            -100.038 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.086             -47.231 clk  " "   -3.086             -47.231 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.814             -31.326 start_y  " "   -2.814             -31.326 start_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.578             -31.142 start_x  " "   -2.578             -31.142 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019003786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "    0.147               0.000 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 clk  " "    0.167               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 start_y  " "    0.528               0.000 start_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 start_x  " "    0.598               0.000 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019003792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720019003794 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720019003796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.860 clk  " "   -3.000             -27.860 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 start_x  " "   -3.000              -3.000 start_x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 start_y  " "   -3.000              -3.000 start_y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 controller:ctrl_inst\|clock_divider:clkd\|temp_clk  " "   -1.000             -16.000 controller:ctrl_inst\|clock_divider:clkd\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720019003797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720019003797 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720019004300 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720019004300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720019004332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 23:03:24 2024 " "Processing ended: Wed Jul 03 23:03:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720019004332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720019004332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720019004332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1720019004332 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus Prime Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1720019005013 ""}
