 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Tue Nov 17 19:20:30 2020
****************************************

	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
****************************** P&R Summary ********************************
Date : Tue Nov 17 19:20:30 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis
Library Name:      khu_sensor_pad_08_chip_finish
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        29028
    Number of Pins:                164100
    Number of IO Pad Cells:        56
    Number of IO Pins:             13
    Number of Nets:                31415
    Average Pins Per Net (Signal): 3.13847

Chip Utilization:
    Total Std Cell Area:           431525.95
    Total Pad Cell Area:           462403.20
    Core Size:     width 1024.76, height 1022.40; area 1047714.62
    Pad Core Size: width 1124.76, height 1124.76; area 1265085.06
    Chip Size:     width 1400.00, height 1400.00; area 1960000.00
    Std cells utilization:         41.19% 
    Cell/Core Ratio:               41.19%
    Cell/Chip Ratio:               45.61%
    Number of Cell Rows:            284

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	ivd1_hd		STD	2849
	fd3qd1_hd	STD	2506
	nd2d1_hd	STD	2041
	fd2qd1_hd	STD	2041
	oa22d1_hd	STD	2029
	xn2d1_hd	STD	1929
	fad1_hd		STD	1740
	nr2d1_hd	STD	1407
	scg2d2_hd	STD	1148
	nid2_hd		STD	1136
	ao22d1_hd	STD	1066
	oa21d1_hd	STD	777
	ivd2_hd		STD	640
	had1_hd		STD	552
	oa211d1_hd	STD	502
	ao21d1_hd	STD	470
	ivd4_hd		STD	417
	nid1_hd		STD	383
	nr4d1_hd	STD	296
	ad2d1_hd	STD	288
	nd3d1_hd	STD	266
	clkxo2d2_hd	STD	230
	nd4d1_hd	STD	210
	nr3d1_hd	STD	201
	ivd6_hd		STD	199
	nr2bd1_hd	STD	194
	or2d1_hd	STD	194
	fd3qd2_hd	STD	194
	nd2bd1_hd	STD	184
	fds2eqd1_hd	STD	181
	cglpd1_hd	STD	174
	clkxo2d1_hd	STD	150
	scg4d1_hd	STD	144
	scg6d1_hd	STD	132
	fd1eqd1_hd	STD	131
	ao211d1_hd	STD	91
	ivd8_hd		STD	91
	mx2d1_hd	STD	88
	scg13d1_hd	STD	85
	ivd12_hd	STD	82
	ivd3_hd		STD	79
	clknd2d4_hd	STD	78
	scg15d1_hd	STD	70
	oa22ad1_hd	STD	66
	fad4_hd		STD	63
	nr2ad1_hd	STD	62
	scg14d1_hd	STD	61
	fd1qd1_hd	STD	56
	oa22d2_hd	STD	55
	scg16d1_hd	STD	53
	nr2d4_hd	STD	52
	nd3bd1_hd	STD	42
	or4d1_hd	STD	42
	scg17d1_hd	STD	42
	clknd2d2_hd	STD	42
	oa21d2_hd	STD	35
	fd2d1_hd	STD	34
	scg20d1_hd	STD	32
	ad4d1_hd	STD	28
	scg5d1_hd	STD	27
	or2d2_hd	STD	26
	xo3d1_hd	STD	23
	fds2d1_hd	STD	21
	ivd16_hd	STD	21
	scg18d1_hd	STD	20
	nr2d2_hd	STD	20
	scg22d1_hd	STD	19
	scg9d1_hd	STD	18
	ad3d1_hd	STD	18
	fad2_hd		STD	17
	ao21d2_hd	STD	16
	scg10d1_hd	STD	15
	scg12d1_hd	STD	15
	oa211d2_hd	STD	15
	nr4d2_hd	STD	14
	fd2qd2_hd	STD	14
	ad2d2_hd	STD	14
	ao22d2_hd	STD	12
	nr2d6_hd	STD	12
	scg20d2_hd	STD	12
	fd2qd4_hd	STD	11
	ao21d4_hd	STD	11
	scg2d1_hd	STD	10
	scg21d1_hd	STD	9
	mx2id1_hd	STD	9
	or3d1_hd	STD	8
	nid4_hd		STD	8
	nid8_hd		STD	8
	scg22d2_hd	STD	8
	ad2d4_hd	STD	8
	nr3ad1_hd	STD	8
	nid12_hd	STD	8
	fds2eqd2_hd	STD	7
	ao22d4_hd	STD	7
	fd1qd2_hd	STD	6
	scg11d1_hd	STD	5
	nd2d2_hd	STD	5
	or2d4_hd	STD	5
	oa21d4_hd	STD	5
	fd1eqd2_hd	STD	5
	nr3d2_hd	STD	4
	ao22ad1_hd	STD	4
	fj2d1_hd	STD	4
	oa22d4_hd	STD	4
	ivd20_hd	STD	4
	scg8d1_hd	STD	3
	nd3d2_hd	STD	3
	nid6_hd		STD	3
	or3d2_hd	STD	3
	nr4d4_hd	STD	3
	nd2d6_hd	STD	3
	mx4d1_hd	STD	2
	nr3d4_hd	STD	2
	or2d8_hd	STD	2
	ad2bd2_hd	STD	2
	xn2d2_hd	STD	2
	or2d6_hd	STD	2
	nd2d4_hd	STD	2
	ad3d2_hd	STD	2
	oa211d4_hd	STD	2
	scg16d2_hd	STD	2
	xo2d4_hd	STD	2
	nid3_hd		STD	2
	oa31d1_hd	STD	1
	oa32d1_hd	STD	1
	clkmx2d1_hd	STD	1
	ao211d2_hd	STD	1
	clknd2d3_hd	STD	1
	fd3d1_hd	STD	1
	ao31d1_hd	STD	1
	scg6d2_hd	STD	1
	or2bd2_hd	STD	1
	ad2bd4_hd	STD	1
	ao211d4_hd	STD	1
	clkad2d2_hd	STD	1
	clknd2d6_hd	STD	1
	ad2d6_hd	STD	1
	ft2d4_hd	STD	1
	ivd24_hd	STD	1
	iofillerh5_p	IO	48
	iofillerh10_p	IO	22
	vssoh_p		IO	12
	vdd33oph_p	IO	10
	vssiph_p	IO	8
	vdd12ih_p	IO	8
	phob12_p	IO	6
	vdd12ih_core_p	IO	5
	iofillerh30_p	IO	4
	phic_p		IO	3
	phbct12_p	IO	2
	phbct24_p	IO	1
	phis_p		IO	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
    layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
     
    Average gCell capacity  3.38	 on layer (1)	 MET1
    Average gCell capacity  5.61	 on layer (2)	 MET2
    Average gCell capacity  6.34	 on layer (3)	 MET3
    Average gCell capacity  5.95	 on layer (4)	 MET4
    Average gCell capacity  6.33	 on layer (5)	 MET5
    Average gCell capacity  0.00	 on layer (6)	 MET6
     
    Initial. Both Dirs: Overflow =  1423 Max = 11 GRCs =   677 (0.22%)
    Initial. H routing: Overflow =   168 Max =  3 (GRCs =  8) GRCs =   135 (0.09%)
    Initial. V routing: Overflow =  1255 Max = 11 (GRCs =  1) GRCs =   542 (0.36%)
     
    phase1. Both Dirs: Overflow =  1423 Max = 11 GRCs =   677 (0.22%)
    phase1. H routing: Overflow =   168 Max =  3 (GRCs =  8) GRCs =   135 (0.09%)
    phase1. V routing: Overflow =  1255 Max = 11 (GRCs =  1) GRCs =   542 (0.36%)
     
    phase2. Both Dirs: Overflow =  1423 Max = 11 GRCs =   677 (0.22%)
    phase2. H routing: Overflow =   168 Max =  3 (GRCs =  8) GRCs =   135 (0.09%)
    phase2. V routing: Overflow =  1255 Max = 11 (GRCs =  1) GRCs =   542 (0.36%)
     
    Total Wire Length = 133.41
    Layer MET1 wire length = 0.00
    Layer MET2 wire length = 0.00
    Layer MET3 wire length = 133.41
    Layer MET4 wire length = 0.00
    Layer MET5 wire length = 0.00
    Layer MET6 wire length = 0.00
    Total Number of Contacts = 38
    Via VIA12 count = 15
    Via VIA23 count = 23
    Via VIA34 count = 0
    Via VIA45 count = 0
    Via VIA56 count = 0
     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2718

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 27 of 45

    Number of wires with overlap after iteration 1 = 27 of 47

    Total MET1 wire length: 0.0
    Total MET2 wire length: 17.8
    Total MET3 wire length: 135.6
    Total MET4 wire length: 4.0
    Total MET5 wire length: 0.0
    Total MET6 wire length: 0.0
    Total wire length: 157.4

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2718

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 52: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	16
    	@@@@ Total number of instance ports with antenna violations =	4
     
    Iteration 53: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	16
    	@@@@ Total number of instance ports with antenna violations =	4
     
    Iteration 54: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	16
    	@@@@ Total number of instance ports with antenna violations =	4
     
    Iteration 55: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	18
    	@@@@ Total number of instance ports with antenna violations =	4
     
    Iteration 56: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	16
    	@@@@ Total number of instance ports with antenna violations =	7
     
    Iteration 57: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	18
    	@@@@ Total number of instance ports with antenna violations =	5
     
    Elapsed real time: 0:00:07
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:07 total = 0:00:07
    Total Proc Memory(MB): 2594
     
    Cumulative run time upto current stage: Elapsed = 0:00:07 CPU = 0:00:07
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 9 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	9
    	Diff net spacing : 1
    	Less than minimum area : 3
    	Short : 4
    	Soft spacing : 1
    Total number of nets = 31415
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 9
    Total number of antenna violations = 7
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2594
     
    Cumulative run time upto current stage: Elapsed = 0:00:08 CPU = 0:00:08
     
    Total Wire Length =                    1160916 micron
    Total Number of Contacts =             250140
    Total Number of Wires =                208555
    Total Number of PtConns =              741
    Total Number of Routed Wires =       208555
    Total Routed Wire Length =           1160727 micron
    Total Number of Routed Contacts =       250140
    	Layer           MET1 :      46850 micron
    	Layer           MET2 :     376824 micron
    	Layer           MET3 :     498955 micron
    	Layer           MET4 :     238287 micron
    	Layer           MET5 :          0 micron
    	Layer           MET6 :          0 micron
    	Via           FVIA45 :          1
    	Via            VIA34 :        381
    	Via        VIA34_2x1 :      27006
    	Via   VIA34(rot)_1x2 :         12
    	Via   VIA34(rot)_2x1 :          5
    	Via        VIA34_1x2 :       3353
    	Via            VIA23 :       2577
    	Via       VIA23(rot) :          4
    	Via        VIA23_1x2 :      76004
    	Via   VIA23(rot)_2x1 :         12
    	Via   VIA23(rot)_1x2 :        330
    	Via        VIA23_2x1 :      25851
    	Via            VIA12 :      75933
    	Via       VIA12(rot) :       2980
    	Via        VIA12_2x1 :       5115
    	Via   VIA12(rot)_1x2 :      10921
    	Via   VIA12(rot)_2x1 :       1757
    	Via        VIA12_1x2 :      17898
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 67.27% (168265 / 250140 vias)
     
        Layer VIA1       = 31.14% (35691  / 114604  vias)
            Weight 1     = 31.14% (35691   vias)
            Un-optimized = 68.86% (78913   vias)
        Layer VIA2       = 97.54% (102197 / 104778  vias)
            Weight 1     = 97.54% (102197  vias)
            Un-optimized =  2.46% (2581    vias)
        Layer VIA3       = 98.76% (30376  / 30757   vias)
            Weight 1     = 98.76% (30376   vias)
            Un-optimized =  1.24% (381     vias)
        Layer VIA4       = 100.00% (1      / 1       vias)
            Weight 1     = 100.00% (1       vias)
            Un-optimized =  0.00% (0       vias)
     
      Total double via conversion rate    = 67.27% (168264 / 250140 vias)
     
        Layer VIA1       = 31.14% (35691  / 114604  vias)
        Layer VIA2       = 97.54% (102197 / 104778  vias)
        Layer VIA3       = 98.76% (30376  / 30757   vias)
        Layer VIA4       =  0.00% (0      / 1       vias)
     
      The optimized via conversion rate based on total routed via count = 67.27% (168265 / 250140 vias)
     
        Layer VIA1       = 31.14% (35691  / 114604  vias)
            Weight 1     = 31.14% (35691   vias)
            Un-optimized = 68.86% (78913   vias)
        Layer VIA2       = 97.54% (102197 / 104778  vias)
            Weight 1     = 97.54% (102197  vias)
            Un-optimized =  2.46% (2581    vias)
        Layer VIA3       = 98.76% (30376  / 30757   vias)
            Weight 1     = 98.76% (30376   vias)
            Un-optimized =  1.24% (381     vias)
        Layer VIA4       = 100.00% (1      / 1       vias)
            Weight 1     = 100.00% (1       vias)
            Un-optimized =  0.00% (0       vias)
     

DRC information: 
      Less than minimum area: 3 
      Soft spacing: 1 
      Short: 4 
      Diff net spacing: 1 
      Antenna: 7 
      Total error number: 16

Ring Wiring Statistics:
    metal3 Wire Length(count):               4236.64(4)
    metal4 Wire Length(count):               4212.44(4)
    metal5 Wire Length(count):               2215.42(2)
    metal6 Wire Length(count):               2226.56(2)
  ==============================================
    Total Wire Length(count):               12891.06(12)
    Number of via3 Contacts:              8
    Number of via5 Contacts:              4
  ==============================================
    Total Number of Contacts:       12

Stripe Wiring Statistics:
    metal5 Wire Length(count):              50855.04(48)
    metal6 Wire Length(count):              50564.64(48)
  ==============================================
    Total Wire Length(count):              101419.68(96)
    Number of via3 Contacts:             96
    Number of via4 Contacts:            192
    Number of via5 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1536

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             435886.87(599)
    metal5 Wire Length(count):                 63.12(304)
  ==============================================
    Total Wire Length(count):              435949.99(903)
    Number of via1 Contacts:           7202
    Number of via2 Contacts:           7145
    Number of via3 Contacts:           7145
    Number of via4 Contacts:           6695
    Number of via5 Contacts:           6358
  ==============================================
    Total Number of Contacts:    34545

Signal Wiring Statistics:
    metal1 Wire Length(count):              46851.27(3020)
    metal2 Wire Length(count):             376995.38(114422)
    metal3 Wire Length(count):             498960.59(73764)
    metal4 Wire Length(count):             238287.31(18527)
  ==============================================
    Total Wire Length(count):             1161094.55(209733)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)             78913	       68.9
        via1_1x2       VIA12(2)             19655	       17.2
        via1_2x1       VIA12(2)             16036	         14
 Default via for layer via1:                   68.9%
 Yield-optmized via for layer via1:            31.1%

        via2           VIA23(4)              2581	       2.46
        via2_2x1       VIA23(4)             26181	         25
        via2_1x2       VIA23(4)             76016	       72.5
 Default via for layer via2:                   2.46%
 Yield-optmized via for layer via2:            97.5%

        via3           VIA34(6)               381	       1.24
        via3_1x2       VIA34(6)              3358	       10.9
        via3_2x1       VIA34(6)             27018	       87.8
 Default via for layer via3:                   1.24%
 Yield-optmized via for layer via3:            98.8%

        via4          FVIA45(9)                 1	        100

 Double Via rate for all layers:           67.3%
  ==============================================
    Total Number of Contacts:    250140

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         46778.35 ( 8.35%)            72.92 ( 0.01%)
    metal2         14583.72 ( 2.60%)        362411.66 (60.33%)
    metal3        496669.35 (88.63%)          2291.24 ( 0.38%)
    metal4          2333.35 ( 0.42%)        235953.96 (39.28%)
  ==============================================================
    Total         560364.77                 600729.78
1
