Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Documents/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_basic_behav xil_defaultlib.tb_basic xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/TK/Desktop/osci-bringup/chip-sw-fa22/TL-UART-Arty/TL-UART-Arty.srcs/sim_1/new/tb_basic.sv:164]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/TK/Desktop/osci-bringup/chip-sw-fa22/TL-UART-Arty/TL-UART-Arty.srcs/sim_1/new/tb_basic.sv:190]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TK/Desktop/osci-bringup/chip-sw-fa22/TL-UART-Arty/TL-UART-Arty.srcs/sources_1/new/tl_adapter.v" Line 2. Module tl_adapter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TK/Desktop/osci-bringup/chip-sw-fa22/TL-UART-Arty/TL-UART-Arty.srcs/sources_1/new/tl_adapter.v" Line 2. Module tl_adapter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.tl_adapter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_basic
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_basic_behav
