Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/va/Documents/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscv321rv6463_tb_behav xil_defaultlib.riscv321rv6463_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dataIn' [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dataIn' [/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v:88]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v" Line 24. Module ahd_6463_risc_v doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/ahd_32i_risc_v.v" Line 24. Module ahd_6463_risc_v doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mem_instr
Compiling module xil_defaultlib.mem_data
Compiling module xil_defaultlib.ahd_6463_risc_v
Compiling module xil_defaultlib.riscv321rv6463_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv321rv6463_tb_behav
