#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun  6 19:42:23 2021
# Process ID: 6168
# Current directory: C:/Users/jlaw/ece544/sig_gen_ip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11516 C:\Users\jlaw\ece544\sig_gen_ip\edit_sig_gen_v1_0.xpr
# Log file: C:/Users/jlaw/ece544/sig_gen_ip/vivado.log
# Journal file: C:/Users/jlaw/ece544/sig_gen_ip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::open_ipxact_file C:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::remove_file ../edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/sim/tri_ramp.protoinst [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0
close_project
open_project C:/Users/jlaw/ece544/finalproj/finalproj.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd}
report_ip_status -name ip_status 
set_property  ip_repo_paths  {c:/Users/jlaw/Downloads/ece544sp21_gsproj_release_R1_0/repositories c:/Users/jlaw/Documents/GitHub/ECE544_Final_Project/Hardware} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/jlaw/Downloads/ece544sp21_gsproj_release_R1_0/repositories c:/Users/jlaw/Documents/GitHub/ECE544_Final_Project/Hardware C:/Users/jlaw/ece544/sig_gen_ip} [current_project]
update_ip_catalog
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:sig_gen:1.0 [get_ips  embsys_sig_gen_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips embsys_sig_gen_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name sig_gen_v1_0_project -directory C:/Users/jlaw/ece544/finalproj/finalproj.tmp/sig_gen_v1_0_project c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/component.xml
update_compile_order -fileset sources_1
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property name btnL_0 [get_bd_ports btnL_1]
validate_bd_design
save_bd_design
reset_run synth_1
generate_target all [get_files  C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd]
export_ip_user_files -of_objects [get_files C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd]
export_simulation -of_objects [get_files C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd] -directory C:/Users/jlaw/ece544/finalproj/finalproj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jlaw/ece544/finalproj/finalproj.ip_user_files -ipstatic_source_dir C:/Users/jlaw/ece544/finalproj/finalproj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jlaw/ece544/finalproj/finalproj.cache/compile_simlib/modelsim} {questa=C:/Users/jlaw/ece544/finalproj/finalproj.cache/compile_simlib/questa} {riviera=C:/Users/jlaw/ece544/finalproj/finalproj.cache/compile_simlib/riviera} {activehdl=C:/Users/jlaw/ece544/finalproj/finalproj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
make_wrapper -files [get_files C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd] -fileset [get_filesets sources_1] -inst_template
delete_bd_objs [get_bd_intf_nets axi_uart16550_0_UART]
delete_bd_objs [get_bd_intf_ports midi_out_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_uart16550_0/sout]
endgroup
set_property name midi_out_0 [get_bd_ports sout_0]
startgroup
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin}] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_intf_nets diff_clock_rtl_0_1]
endgroup
delete_bd_objs [get_bd_intf_ports sysclk]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_1/clk_in1]
endgroup
set_property name sysclk [get_bd_ports clk_in1_0]
save_bd_design
generate_target all [get_files  C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd]
catch { config_ip_cache -export [get_ips -all embsys_clk_wiz_1_0] }
export_ip_user_files -of_objects [get_files C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd]
launch_runs -jobs 4 embsys_clk_wiz_1_0_synth_1
export_simulation -of_objects [get_files C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd] -directory C:/Users/jlaw/ece544/finalproj/finalproj.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jlaw/ece544/finalproj/finalproj.ip_user_files -ipstatic_source_dir C:/Users/jlaw/ece544/finalproj/finalproj.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jlaw/ece544/finalproj/finalproj.cache/compile_simlib/modelsim} {questa=C:/Users/jlaw/ece544/finalproj/finalproj.cache/compile_simlib/questa} {riviera=C:/Users/jlaw/ece544/finalproj/finalproj.cache/compile_simlib/riviera} {activehdl=C:/Users/jlaw/ece544/finalproj/finalproj.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name sig_gen_v1_0_project -directory C:/Users/jlaw/ece544/finalproj/finalproj.tmp/sig_gen_v1_0_project c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/component.xml
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_project
close_project
open_project C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.xpr
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {C:/Users/jlaw/ece544/sig_gen_ip/edit_sig_gen_v1_0.srcs/sources_1/bd/tri_ramp/tri_ramp.bd}
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
close_project
open_project C:/Users/jlaw/ece544/finalproj/finalproj.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
open_bd_design {C:/Users/jlaw/ece544/finalproj/finalproj.srcs/sources_1/bd/embsys/embsys.bd}
report_ip_status -name ip_status 
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name sig_gen_v1_0_project -directory C:/Users/jlaw/ece544/finalproj/finalproj.tmp/sig_gen_v1_0_project c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/component.xml
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
ipx::merge_project_changes files [ipx::current_core]
close_project
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M13_AXI] [get_bd_cells sig_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:sig_gen:1.0 sig_gen_0
endgroup
set_property location {6 2313 1437} [get_bd_cells sig_gen_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/sig_gen_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins sig_gen_0/S00_AXI]
set_property location {6 2348 1432} [get_bd_cells sig_gen_0]
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name sig_gen_v1_0_project -directory C:/Users/jlaw/ece544/finalproj/finalproj.tmp/sig_gen_v1_0_project c:/Users/jlaw/ece544/sig_gen_ip/sig_gen_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jlaw/ece544/sig_gen_ip
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:sig_gen:1.0 [get_ips  embsys_sig_gen_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips embsys_sig_gen_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/Users/jlaw/Downloads/temp/nexysA7fpga.xsa
open_run impl_1
