

================================================================
== Vitis HLS Report for 'gramschmidt'
================================================================
* Date:           Tue May  6 11:36:27 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        gramschmidt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.625 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290  |gramschmidt_Pipeline_VITIS_LOOP_15_2  |       89|       89|  0.445 us|  0.445 us|   89|   89|       no|
        |grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298  |gramschmidt_Pipeline_VITIS_LOOP_18_3  |       45|       45|  0.225 us|  0.225 us|   45|   45|       no|
        |grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308  |gramschmidt_Pipeline_VITIS_LOOP_20_4  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |        ?|        ?|         ?|          -|          -|    30|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      342|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   220|    21098|    18089|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      545|    -|
|Register             |        -|     -|     2582|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   220|    23680|    18976|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     7|        2|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     2|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U78           |dadddsub_64ns_64ns_64_5_full_dsp_1    |        0|    3|    457|    698|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U79                |dmul_64ns_64ns_64_5_max_dsp_1         |        0|    8|    312|    109|    0|
    |dsqrt_64ns_64ns_64_17_no_dsp_1_U77               |dsqrt_64ns_64ns_64_17_no_dsp_1        |        0|    0|      0|      0|    0|
    |grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290  |gramschmidt_Pipeline_VITIS_LOOP_15_2  |        0|    0|    208|    148|    0|
    |grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298  |gramschmidt_Pipeline_VITIS_LOOP_18_3  |        0|    0|    256|    127|    0|
    |grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308  |gramschmidt_Pipeline_VITIS_LOOP_20_4  |        0|  209|  19865|  17007|    0|
    +-------------------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+
    |Total                                            |                                      |        0|  220|  21098|  18089|    0|
    +-------------------------------------------------+--------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_741_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln17_fu_405_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln20_fu_363_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln23_10_fu_547_p2  |         +|   0|  0|  16|           9|           9|
    |add_ln23_11_fu_557_p2  |         +|   0|  0|  16|           9|           9|
    |add_ln23_12_fu_567_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln23_13_fu_581_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln23_14_fu_595_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln23_15_fu_625_p2  |         +|   0|  0|  17|          10|           9|
    |add_ln23_16_fu_635_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln23_17_fu_645_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln23_1_fu_441_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln23_2_fu_452_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln23_3_fu_466_p2   |         +|   0|  0|  15|           8|           7|
    |add_ln23_4_fu_477_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln23_5_fu_488_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln23_6_fu_498_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln23_7_fu_515_p2   |         +|   0|  0|  16|           9|           8|
    |add_ln23_8_fu_526_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln23_9_fu_537_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln23_fu_427_p2     |         +|   0|  0|  13|           6|           5|
    |sub_ln17_fu_399_p2     |         -|   0|  0|  17|          10|          10|
    |icmp_ln20_fu_357_p2    |      icmp|   0|  0|   9|           5|           3|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 342|         184|         169|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |A_address0          |   20|          4|   10|         40|
    |A_ce0               |   20|          4|    1|          4|
    |A_ce1               |    9|          2|    1|          2|
    |A_we0               |    9|          2|    1|          2|
    |A_we1               |    9|          2|    1|          2|
    |Q_address0          |   65|         12|   10|        120|
    |Q_address1          |   59|         11|   10|        110|
    |Q_ce0               |   14|          3|    1|          3|
    |Q_we0               |    9|          2|    1|          2|
    |R_address0          |   14|          3|   10|         30|
    |R_ce0               |   14|          3|    1|          3|
    |R_d0                |   14|          3|   64|        192|
    |R_we0               |   14|          3|    1|          3|
    |ap_NS_fsm           |  159|         35|    1|         35|
    |grp_fu_1126_ce      |   14|          3|    1|          3|
    |grp_fu_1126_opcode  |   14|          3|    2|          6|
    |grp_fu_1126_p0      |   14|          3|   64|        192|
    |grp_fu_1126_p1      |   14|          3|   64|        192|
    |grp_fu_1130_ce      |   14|          3|    1|          3|
    |grp_fu_1130_p0      |   14|          3|   64|        192|
    |grp_fu_1130_p1      |   14|          3|   64|        192|
    |indvars_iv32_fu_96  |    9|          2|    5|         10|
    |k_fu_100            |    9|          2|    5|         10|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  545|        114|  383|       1348|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Q_load_10_reg_951                                             |  64|   0|   64|          0|
    |Q_load_11_reg_956                                             |  64|   0|   64|          0|
    |Q_load_12_reg_971                                             |  64|   0|   64|          0|
    |Q_load_13_reg_976                                             |  64|   0|   64|          0|
    |Q_load_14_reg_991                                             |  64|   0|   64|          0|
    |Q_load_15_reg_996                                             |  64|   0|   64|          0|
    |Q_load_16_reg_1011                                            |  64|   0|   64|          0|
    |Q_load_17_reg_1016                                            |  64|   0|   64|          0|
    |Q_load_1_reg_842                                              |  64|   0|   64|          0|
    |Q_load_2_reg_864                                              |  64|   0|   64|          0|
    |Q_load_3_reg_869                                              |  64|   0|   64|          0|
    |Q_load_4_reg_884                                              |  64|   0|   64|          0|
    |Q_load_5_reg_889                                              |  64|   0|   64|          0|
    |Q_load_6_reg_911                                              |  64|   0|   64|          0|
    |Q_load_7_reg_916                                              |  64|   0|   64|          0|
    |Q_load_8_reg_931                                              |  64|   0|   64|          0|
    |Q_load_9_reg_936                                              |  64|   0|   64|          0|
    |Q_load_reg_837                                                |  64|   0|   64|          0|
    |ap_CS_fsm                                                     |  34|   0|   34|          0|
    |bitcast_ln23_11_reg_1051                                      |  64|   0|   64|          0|
    |bitcast_ln23_13_reg_1056                                      |  64|   0|   64|          0|
    |bitcast_ln23_15_reg_1061                                      |  64|   0|   64|          0|
    |bitcast_ln23_17_reg_1066                                      |  64|   0|   64|          0|
    |bitcast_ln23_19_reg_1071                                      |  64|   0|   64|          0|
    |bitcast_ln23_1_reg_1026                                       |  64|   0|   64|          0|
    |bitcast_ln23_21_reg_1076                                      |  64|   0|   64|          0|
    |bitcast_ln23_23_reg_1081                                      |  64|   0|   64|          0|
    |bitcast_ln23_25_reg_1086                                      |  64|   0|   64|          0|
    |bitcast_ln23_27_reg_1091                                      |  64|   0|   64|          0|
    |bitcast_ln23_29_reg_1096                                      |  64|   0|   64|          0|
    |bitcast_ln23_31_reg_1101                                      |  64|   0|   64|          0|
    |bitcast_ln23_33_reg_1106                                      |  64|   0|   64|          0|
    |bitcast_ln23_35_reg_1111                                      |  64|   0|   64|          0|
    |bitcast_ln23_37_reg_1116                                      |  64|   0|   64|          0|
    |bitcast_ln23_39_reg_1121                                      |  64|   0|   64|          0|
    |bitcast_ln23_3_reg_1031                                       |  64|   0|   64|          0|
    |bitcast_ln23_5_reg_1036                                       |  64|   0|   64|          0|
    |bitcast_ln23_7_reg_1041                                       |  64|   0|   64|          0|
    |bitcast_ln23_9_reg_1046                                       |  64|   0|   64|          0|
    |grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290_ap_start_reg  |   1|   0|    1|          0|
    |grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298_ap_start_reg  |   1|   0|    1|          0|
    |grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308_ap_start_reg  |   1|   0|    1|          0|
    |indvars_iv32_fu_96                                            |   5|   0|    5|          0|
    |indvars_iv32_load_reg_1021                                    |   5|   0|    5|          0|
    |k_1_reg_772                                                   |   5|   0|    5|          0|
    |k_fu_100                                                      |   5|   0|    5|          0|
    |sub_ln17_reg_806                                              |   9|   0|   10|          1|
    |tmp_reg_793                                                   |  64|   0|   64|          0|
    |zext_ln17_1_reg_821                                           |   5|   0|    7|          2|
    |zext_ln17_2_reg_847                                           |   5|   0|    8|          3|
    |zext_ln17_4_reg_799                                           |   5|   0|   10|          5|
    |zext_ln17_reg_894                                             |   5|   0|    9|          4|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         |2582|   0| 2597|         15|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|   gramschmidt|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|   gramschmidt|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|   gramschmidt|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|   gramschmidt|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|   gramschmidt|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|   gramschmidt|  return value|
|A_address0  |  out|   10|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_we0       |  out|    1|   ap_memory|             A|         array|
|A_d0        |  out|   64|   ap_memory|             A|         array|
|A_q0        |   in|   64|   ap_memory|             A|         array|
|A_address1  |  out|   10|   ap_memory|             A|         array|
|A_ce1       |  out|    1|   ap_memory|             A|         array|
|A_we1       |  out|    1|   ap_memory|             A|         array|
|A_d1        |  out|   64|   ap_memory|             A|         array|
|A_q1        |   in|   64|   ap_memory|             A|         array|
|R_address0  |  out|   10|   ap_memory|             R|         array|
|R_ce0       |  out|    1|   ap_memory|             R|         array|
|R_we0       |  out|    1|   ap_memory|             R|         array|
|R_d0        |  out|   64|   ap_memory|             R|         array|
|Q_address0  |  out|   10|   ap_memory|             Q|         array|
|Q_ce0       |  out|    1|   ap_memory|             Q|         array|
|Q_we0       |  out|    1|   ap_memory|             Q|         array|
|Q_d0        |  out|   64|   ap_memory|             Q|         array|
|Q_q0        |   in|   64|   ap_memory|             Q|         array|
|Q_address1  |  out|   10|   ap_memory|             Q|         array|
|Q_ce1       |  out|    1|   ap_memory|             Q|         array|
|Q_q1        |   in|   64|   ap_memory|             Q|         array|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvars_iv32 = alloca i32 1"   --->   Operation 35 'alloca' 'indvars_iv32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 36 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%nrm_loc = alloca i64 1"   --->   Operation 37 'alloca' 'nrm_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:3]   --->   Operation 38 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %R"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Q, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %Q"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln13 = store i5 0, i5 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 45 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln13 = store i5 1, i5 %indvars_iv32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 46 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_15_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 47 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%k_1 = load i5 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 48 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.63ns)   --->   "%icmp_ln20 = icmp_eq  i5 %k_1, i5 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 49 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln20 = add i5 %k_1, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 51 'add' 'add_ln20' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln20, void %VITIS_LOOP_15_2.split, void %for.end88" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 52 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.99ns)   --->   "%call_ln20 = call void @gramschmidt_Pipeline_VITIS_LOOP_15_2, i5 %k_1, i64 %A, i64 %nrm_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 53 'call' 'call_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln13 = store i5 %add_ln20, i5 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 54 'store' 'store_ln13' <Predicate = (!icmp_ln20)> <Delay = 0.38>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:28]   --->   Operation 55 'ret' 'ret_ln28' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln20 = call void @gramschmidt_Pipeline_VITIS_LOOP_15_2, i5 %k_1, i64 %A, i64 %nrm_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 56 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.62>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%nrm_loc_load = load i64 %nrm_loc"   --->   Operation 57 'load' 'nrm_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [17/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 58 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.62>
ST_5 : Operation 59 [16/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 59 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.62>
ST_6 : Operation 60 [15/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 60 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.62>
ST_7 : Operation 61 [14/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 61 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.62>
ST_8 : Operation 62 [13/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 62 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.62>
ST_9 : Operation 63 [12/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 63 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.62>
ST_10 : Operation 64 [11/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 64 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.62>
ST_11 : Operation 65 [10/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 65 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.62>
ST_12 : Operation 66 [9/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 66 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.62>
ST_13 : Operation 67 [8/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 67 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.62>
ST_14 : Operation 68 [7/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 68 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.62>
ST_15 : Operation 69 [6/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 69 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.62>
ST_16 : Operation 70 [5/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 70 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.62>
ST_17 : Operation 71 [4/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 71 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.62>
ST_18 : Operation 72 [3/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 72 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.62>
ST_19 : Operation 73 [2/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 73 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.62>
ST_20 : Operation 74 [1/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 74 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.65>
ST_21 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i5 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 75 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %k_1, i5 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 76 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %k_1, i1 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 77 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i6 %tmp_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 78 'zext' 'zext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 79 [1/1] (0.72ns)   --->   "%sub_ln17 = sub i10 %tmp_1, i10 %zext_ln17_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 79 'sub' 'sub_ln17' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 80 [1/1] (0.72ns)   --->   "%add_ln17 = add i10 %sub_ln17, i10 %zext_ln17_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 80 'add' 'add_ln17' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i10 %add_ln17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 81 'zext' 'zext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 82 [1/1] (0.00ns)   --->   "%R_addr = getelementptr i64 %R, i64 0, i64 %zext_ln17_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 82 'getelementptr' 'R_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i64 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 83 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 84 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %bitcast_ln17, i10 %R_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 84 'store' 'store_ln17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 900> <RAM>
ST_21 : Operation 85 [2/2] (1.99ns)   --->   "%call_ln20 = call void @gramschmidt_Pipeline_VITIS_LOOP_18_3, i5 %k_1, i64 %A, i64 %Q, i64 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 85 'call' 'call_ln20' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln20 = call void @gramschmidt_Pipeline_VITIS_LOOP_18_3, i5 %k_1, i64 %A, i64 %Q, i64 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 86 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 1.90>
ST_23 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:20]   --->   Operation 87 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i5 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 88 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 89 [1/1] (0.00ns)   --->   "%Q_addr = getelementptr i64 %Q, i64 0, i64 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 89 'getelementptr' 'Q_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 90 [1/1] (0.70ns)   --->   "%add_ln23 = add i6 %zext_ln17_3, i6 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 90 'add' 'add_ln23' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i6 %add_ln23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 91 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 92 [1/1] (0.00ns)   --->   "%Q_addr_1 = getelementptr i64 %Q, i64 0, i64 %zext_ln23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 92 'getelementptr' 'Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 93 [2/2] (1.20ns)   --->   "%Q_load = load i10 %Q_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 93 'load' 'Q_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_23 : Operation 94 [2/2] (1.20ns)   --->   "%Q_load_1 = load i10 %Q_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 94 'load' 'Q_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 24 <SV = 23> <Delay = 1.90>
ST_24 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i5 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 95 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln23_1 = add i7 %zext_ln17_1, i7 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 96 'add' 'add_ln23_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln23_24 = zext i7 %add_ln23_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 97 'zext' 'zext_ln23_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 98 [1/1] (0.00ns)   --->   "%Q_addr_2 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 98 'getelementptr' 'Q_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln23_2 = add i7 %zext_ln17_1, i7 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 99 'add' 'add_ln23_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln23_25 = zext i7 %add_ln23_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 100 'zext' 'zext_ln23_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 101 [1/1] (0.00ns)   --->   "%Q_addr_3 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 101 'getelementptr' 'Q_addr_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 102 [1/2] (1.20ns)   --->   "%Q_load = load i10 %Q_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 102 'load' 'Q_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_24 : Operation 103 [1/2] (1.20ns)   --->   "%Q_load_1 = load i10 %Q_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 103 'load' 'Q_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_24 : Operation 104 [2/2] (1.20ns)   --->   "%Q_load_2 = load i10 %Q_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 104 'load' 'Q_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_24 : Operation 105 [2/2] (1.20ns)   --->   "%Q_load_3 = load i10 %Q_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 105 'load' 'Q_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 25 <SV = 24> <Delay = 1.90>
ST_25 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i5 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 106 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 107 [1/1] (0.70ns)   --->   "%add_ln23_3 = add i8 %zext_ln17_2, i8 120" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 107 'add' 'add_ln23_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln23_26 = zext i8 %add_ln23_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 108 'zext' 'zext_ln23_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 109 [1/1] (0.00ns)   --->   "%Q_addr_4 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 109 'getelementptr' 'Q_addr_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 110 [1/1] (0.70ns)   --->   "%add_ln23_4 = add i8 %zext_ln17_2, i8 150" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 110 'add' 'add_ln23_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln23_27 = zext i8 %add_ln23_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 111 'zext' 'zext_ln23_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 112 [1/1] (0.00ns)   --->   "%Q_addr_5 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 112 'getelementptr' 'Q_addr_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 113 [1/2] (1.20ns)   --->   "%Q_load_2 = load i10 %Q_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 113 'load' 'Q_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_25 : Operation 114 [1/2] (1.20ns)   --->   "%Q_load_3 = load i10 %Q_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 114 'load' 'Q_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_25 : Operation 115 [2/2] (1.20ns)   --->   "%Q_load_4 = load i10 %Q_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 115 'load' 'Q_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_25 : Operation 116 [2/2] (1.20ns)   --->   "%Q_load_5 = load i10 %Q_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 116 'load' 'Q_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 26 <SV = 25> <Delay = 1.90>
ST_26 : Operation 117 [1/1] (0.70ns)   --->   "%add_ln23_5 = add i8 %zext_ln17_2, i8 180" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 117 'add' 'add_ln23_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln23_28 = zext i8 %add_ln23_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 118 'zext' 'zext_ln23_28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 119 [1/1] (0.00ns)   --->   "%Q_addr_6 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 119 'getelementptr' 'Q_addr_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 120 [1/1] (0.70ns)   --->   "%add_ln23_6 = add i7 %zext_ln17_1, i7 82" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 120 'add' 'add_ln23_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i7 %add_ln23_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 121 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln23_29 = zext i8 %sext_ln23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 122 'zext' 'zext_ln23_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 123 [1/1] (0.00ns)   --->   "%Q_addr_7 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 123 'getelementptr' 'Q_addr_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 124 [1/2] (1.20ns)   --->   "%Q_load_4 = load i10 %Q_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 124 'load' 'Q_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_26 : Operation 125 [1/2] (1.20ns)   --->   "%Q_load_5 = load i10 %Q_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 125 'load' 'Q_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_26 : Operation 126 [2/2] (1.20ns)   --->   "%Q_load_6 = load i10 %Q_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 126 'load' 'Q_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_26 : Operation 127 [2/2] (1.20ns)   --->   "%Q_load_7 = load i10 %Q_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 127 'load' 'Q_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 27 <SV = 26> <Delay = 1.91>
ST_27 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i5 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:17]   --->   Operation 128 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 129 [1/1] (0.71ns)   --->   "%add_ln23_7 = add i9 %zext_ln17, i9 240" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 129 'add' 'add_ln23_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln23_30 = zext i9 %add_ln23_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 130 'zext' 'zext_ln23_30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 131 [1/1] (0.00ns)   --->   "%Q_addr_8 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 131 'getelementptr' 'Q_addr_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 132 [1/1] (0.71ns)   --->   "%add_ln23_8 = add i9 %zext_ln17, i9 270" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 132 'add' 'add_ln23_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln23_31 = zext i9 %add_ln23_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 133 'zext' 'zext_ln23_31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 134 [1/1] (0.00ns)   --->   "%Q_addr_9 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 134 'getelementptr' 'Q_addr_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 135 [1/2] (1.20ns)   --->   "%Q_load_6 = load i10 %Q_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 135 'load' 'Q_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_27 : Operation 136 [1/2] (1.20ns)   --->   "%Q_load_7 = load i10 %Q_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 136 'load' 'Q_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_27 : Operation 137 [2/2] (1.20ns)   --->   "%Q_load_8 = load i10 %Q_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 137 'load' 'Q_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_27 : Operation 138 [2/2] (1.20ns)   --->   "%Q_load_9 = load i10 %Q_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 138 'load' 'Q_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 28 <SV = 27> <Delay = 1.91>
ST_28 : Operation 139 [1/1] (0.71ns)   --->   "%add_ln23_9 = add i9 %zext_ln17, i9 300" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 139 'add' 'add_ln23_9' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln23_32 = zext i9 %add_ln23_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 140 'zext' 'zext_ln23_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 141 [1/1] (0.00ns)   --->   "%Q_addr_10 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 141 'getelementptr' 'Q_addr_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 142 [1/1] (0.71ns)   --->   "%add_ln23_10 = add i9 %zext_ln17, i9 330" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 142 'add' 'add_ln23_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln23_33 = zext i9 %add_ln23_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 143 'zext' 'zext_ln23_33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 144 [1/1] (0.00ns)   --->   "%Q_addr_11 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 144 'getelementptr' 'Q_addr_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 145 [1/2] (1.20ns)   --->   "%Q_load_8 = load i10 %Q_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 145 'load' 'Q_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_28 : Operation 146 [1/2] (1.20ns)   --->   "%Q_load_9 = load i10 %Q_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 146 'load' 'Q_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_28 : Operation 147 [2/2] (1.20ns)   --->   "%Q_load_10 = load i10 %Q_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 147 'load' 'Q_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_28 : Operation 148 [2/2] (1.20ns)   --->   "%Q_load_11 = load i10 %Q_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 148 'load' 'Q_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 29 <SV = 28> <Delay = 1.91>
ST_29 : Operation 149 [1/1] (0.71ns)   --->   "%add_ln23_11 = add i9 %zext_ln17, i9 360" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 149 'add' 'add_ln23_11' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln23_34 = zext i9 %add_ln23_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 150 'zext' 'zext_ln23_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 151 [1/1] (0.00ns)   --->   "%Q_addr_12 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 151 'getelementptr' 'Q_addr_12' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 152 [1/1] (0.70ns)   --->   "%add_ln23_12 = add i8 %zext_ln17_2, i8 134" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 152 'add' 'add_ln23_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln23_5 = sext i8 %add_ln23_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 153 'sext' 'sext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln23_35 = zext i9 %sext_ln23_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 154 'zext' 'zext_ln23_35' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 155 [1/1] (0.00ns)   --->   "%Q_addr_13 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 155 'getelementptr' 'Q_addr_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 156 [1/2] (1.20ns)   --->   "%Q_load_10 = load i10 %Q_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 156 'load' 'Q_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_29 : Operation 157 [1/2] (1.20ns)   --->   "%Q_load_11 = load i10 %Q_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 157 'load' 'Q_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_29 : Operation 158 [2/2] (1.20ns)   --->   "%Q_load_12 = load i10 %Q_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 158 'load' 'Q_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_29 : Operation 159 [2/2] (1.20ns)   --->   "%Q_load_13 = load i10 %Q_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 159 'load' 'Q_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 30 <SV = 29> <Delay = 1.90>
ST_30 : Operation 160 [1/1] (0.70ns)   --->   "%add_ln23_13 = add i8 %zext_ln17_2, i8 164" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 160 'add' 'add_ln23_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln23_6 = sext i8 %add_ln23_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 161 'sext' 'sext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln23_36 = zext i9 %sext_ln23_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 162 'zext' 'zext_ln23_36' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 163 [1/1] (0.00ns)   --->   "%Q_addr_14 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 163 'getelementptr' 'Q_addr_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 164 [1/1] (0.70ns)   --->   "%add_ln23_14 = add i7 %zext_ln17_1, i7 66" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 164 'add' 'add_ln23_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln23_7 = sext i7 %add_ln23_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 165 'sext' 'sext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln23_37 = zext i9 %sext_ln23_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 166 'zext' 'zext_ln23_37' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 167 [1/1] (0.00ns)   --->   "%Q_addr_15 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 167 'getelementptr' 'Q_addr_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 168 [1/2] (1.20ns)   --->   "%Q_load_12 = load i10 %Q_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 168 'load' 'Q_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_30 : Operation 169 [1/2] (1.20ns)   --->   "%Q_load_13 = load i10 %Q_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 169 'load' 'Q_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_30 : Operation 170 [2/2] (1.20ns)   --->   "%Q_load_14 = load i10 %Q_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 170 'load' 'Q_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_30 : Operation 171 [2/2] (1.20ns)   --->   "%Q_load_15 = load i10 %Q_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 171 'load' 'Q_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 31 <SV = 30> <Delay = 1.92>
ST_31 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 172 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln23_8 = sext i6 %tmp_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 173 'sext' 'sext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln23_38 = zext i9 %sext_ln23_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 174 'zext' 'zext_ln23_38' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 175 [1/1] (0.00ns)   --->   "%Q_addr_16 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 175 'getelementptr' 'Q_addr_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 176 [1/1] (0.72ns)   --->   "%add_ln23_15 = add i10 %zext_ln17_4, i10 510" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 176 'add' 'add_ln23_15' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln23_39 = zext i10 %add_ln23_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 177 'zext' 'zext_ln23_39' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 178 [1/1] (0.00ns)   --->   "%Q_addr_17 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 178 'getelementptr' 'Q_addr_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 179 [1/2] (1.20ns)   --->   "%Q_load_14 = load i10 %Q_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 179 'load' 'Q_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_31 : Operation 180 [1/2] (1.20ns)   --->   "%Q_load_15 = load i10 %Q_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 180 'load' 'Q_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_31 : Operation 181 [2/2] (1.20ns)   --->   "%Q_load_16 = load i10 %Q_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 181 'load' 'Q_load_16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_31 : Operation 182 [2/2] (1.20ns)   --->   "%Q_load_17 = load i10 %Q_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 182 'load' 'Q_load_17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 32 <SV = 31> <Delay = 1.92>
ST_32 : Operation 183 [1/1] (0.72ns)   --->   "%add_ln23_16 = add i10 %zext_ln17_4, i10 540" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 183 'add' 'add_ln23_16' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln23_40 = zext i10 %add_ln23_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 184 'zext' 'zext_ln23_40' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 185 [1/1] (0.00ns)   --->   "%Q_addr_18 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 185 'getelementptr' 'Q_addr_18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 186 [1/1] (0.72ns)   --->   "%add_ln23_17 = add i10 %zext_ln17_4, i10 570" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 186 'add' 'add_ln23_17' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln23_41 = zext i10 %add_ln23_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 187 'zext' 'zext_ln23_41' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 188 [1/1] (0.00ns)   --->   "%Q_addr_19 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 188 'getelementptr' 'Q_addr_19' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 189 [1/2] (1.20ns)   --->   "%Q_load_16 = load i10 %Q_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 189 'load' 'Q_load_16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_32 : Operation 190 [1/2] (1.20ns)   --->   "%Q_load_17 = load i10 %Q_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 190 'load' 'Q_load_17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_32 : Operation 191 [2/2] (1.20ns)   --->   "%Q_load_18 = load i10 %Q_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 191 'load' 'Q_load_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_32 : Operation 192 [2/2] (1.20ns)   --->   "%Q_load_19 = load i10 %Q_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 192 'load' 'Q_load_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>

State 33 <SV = 32> <Delay = 2.78>
ST_33 : Operation 193 [1/1] (0.00ns)   --->   "%indvars_iv32_load = load i5 %indvars_iv32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 193 'load' 'indvars_iv32_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i64 %Q_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 194 'bitcast' 'bitcast_ln23_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln23_3 = bitcast i64 %Q_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 195 'bitcast' 'bitcast_ln23_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 196 [1/1] (0.00ns)   --->   "%bitcast_ln23_5 = bitcast i64 %Q_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 196 'bitcast' 'bitcast_ln23_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln23_7 = bitcast i64 %Q_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 197 'bitcast' 'bitcast_ln23_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln23_9 = bitcast i64 %Q_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 198 'bitcast' 'bitcast_ln23_9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln23_11 = bitcast i64 %Q_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 199 'bitcast' 'bitcast_ln23_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln23_13 = bitcast i64 %Q_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 200 'bitcast' 'bitcast_ln23_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln23_15 = bitcast i64 %Q_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 201 'bitcast' 'bitcast_ln23_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln23_17 = bitcast i64 %Q_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 202 'bitcast' 'bitcast_ln23_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln23_19 = bitcast i64 %Q_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 203 'bitcast' 'bitcast_ln23_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln23_21 = bitcast i64 %Q_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 204 'bitcast' 'bitcast_ln23_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln23_23 = bitcast i64 %Q_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 205 'bitcast' 'bitcast_ln23_23' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln23_25 = bitcast i64 %Q_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 206 'bitcast' 'bitcast_ln23_25' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln23_27 = bitcast i64 %Q_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 207 'bitcast' 'bitcast_ln23_27' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln23_29 = bitcast i64 %Q_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 208 'bitcast' 'bitcast_ln23_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln23_31 = bitcast i64 %Q_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 209 'bitcast' 'bitcast_ln23_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln23_33 = bitcast i64 %Q_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 210 'bitcast' 'bitcast_ln23_33' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 211 [1/1] (0.00ns)   --->   "%bitcast_ln23_35 = bitcast i64 %Q_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 211 'bitcast' 'bitcast_ln23_35' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 212 [1/2] (1.20ns)   --->   "%Q_load_18 = load i10 %Q_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 212 'load' 'Q_load_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_33 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln23_37 = bitcast i64 %Q_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 213 'bitcast' 'bitcast_ln23_37' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 214 [1/2] (1.20ns)   --->   "%Q_load_19 = load i10 %Q_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 214 'load' 'Q_load_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 600> <RAM>
ST_33 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln23_39 = bitcast i64 %Q_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23]   --->   Operation 215 'bitcast' 'bitcast_ln23_39' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 216 [2/2] (1.58ns)   --->   "%call_ln13 = call void @gramschmidt_Pipeline_VITIS_LOOP_20_4, i5 %indvars_iv32_load, i64 %A, i10 %sub_ln17, i64 %R, i64 %bitcast_ln23_1, i64 %bitcast_ln23_3, i64 %bitcast_ln23_5, i64 %bitcast_ln23_7, i64 %bitcast_ln23_9, i64 %bitcast_ln23_11, i64 %bitcast_ln23_13, i64 %bitcast_ln23_15, i64 %bitcast_ln23_17, i64 %bitcast_ln23_19, i64 %bitcast_ln23_21, i64 %bitcast_ln23_23, i64 %bitcast_ln23_25, i64 %bitcast_ln23_27, i64 %bitcast_ln23_29, i64 %bitcast_ln23_31, i64 %bitcast_ln23_33, i64 %bitcast_ln23_35, i64 %bitcast_ln23_37, i64 %bitcast_ln23_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 216 'call' 'call_ln13' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 217 [1/1] (0.70ns)   --->   "%add_ln13 = add i5 %indvars_iv32_load, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 217 'add' 'add_ln13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 218 [1/1] (0.38ns)   --->   "%store_ln13 = store i5 %add_ln13, i5 %indvars_iv32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 218 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:11]   --->   Operation 219 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 220 [1/2] (0.00ns)   --->   "%call_ln13 = call void @gramschmidt_Pipeline_VITIS_LOOP_20_4, i5 %indvars_iv32_load, i64 %A, i10 %sub_ln17, i64 %R, i64 %bitcast_ln23_1, i64 %bitcast_ln23_3, i64 %bitcast_ln23_5, i64 %bitcast_ln23_7, i64 %bitcast_ln23_9, i64 %bitcast_ln23_11, i64 %bitcast_ln23_13, i64 %bitcast_ln23_15, i64 %bitcast_ln23_17, i64 %bitcast_ln23_19, i64 %bitcast_ln23_21, i64 %bitcast_ln23_23, i64 %bitcast_ln23_25, i64 %bitcast_ln23_27, i64 %bitcast_ln23_29, i64 %bitcast_ln23_31, i64 %bitcast_ln23_33, i64 %bitcast_ln23_35, i64 %bitcast_ln23_37, i64 %bitcast_ln23_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 220 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_15_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:13]   --->   Operation 221 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv32      (alloca           ) [ 01111111111111111111111111111111111]
k                 (alloca           ) [ 01111111111111111111111111111111111]
nrm_loc           (alloca           ) [ 00111111111111111111111111111111111]
spectopmodule_ln3 (spectopmodule    ) [ 00000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000]
store_ln13        (store            ) [ 00000000000000000000000000000000000]
store_ln13        (store            ) [ 00000000000000000000000000000000000]
br_ln13           (br               ) [ 00000000000000000000000000000000000]
k_1               (load             ) [ 00011111111111111111111111111111000]
icmp_ln20         (icmp             ) [ 00111111111111111111111111111111111]
empty             (speclooptripcount) [ 00000000000000000000000000000000000]
add_ln20          (add              ) [ 00000000000000000000000000000000000]
br_ln13           (br               ) [ 00000000000000000000000000000000000]
store_ln13        (store            ) [ 00000000000000000000000000000000000]
ret_ln28          (ret              ) [ 00000000000000000000000000000000000]
call_ln20         (call             ) [ 00000000000000000000000000000000000]
nrm_loc_load      (load             ) [ 00000111111111111111100000000000000]
tmp               (dsqrt            ) [ 00000000000000000000011000000000000]
zext_ln17_4       (zext             ) [ 00000000000000000000001111111111100]
tmp_1             (bitconcatenate   ) [ 00000000000000000000000000000000000]
tmp_2             (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln17_5       (zext             ) [ 00000000000000000000000000000000000]
sub_ln17          (sub              ) [ 00000000000000000000001111111111111]
add_ln17          (add              ) [ 00000000000000000000000000000000000]
zext_ln17_6       (zext             ) [ 00000000000000000000000000000000000]
R_addr            (getelementptr    ) [ 00000000000000000000000000000000000]
bitcast_ln17      (bitcast          ) [ 00000000000000000000000000000000000]
store_ln17        (store            ) [ 00000000000000000000000000000000000]
call_ln20         (call             ) [ 00000000000000000000000000000000000]
zext_ln20         (zext             ) [ 00000000000000000000000000000000000]
zext_ln17_3       (zext             ) [ 00000000000000000000000000000000000]
Q_addr            (getelementptr    ) [ 00000000000000000000000010000000000]
add_ln23          (add              ) [ 00000000000000000000000000000000000]
zext_ln23         (zext             ) [ 00000000000000000000000000000000000]
Q_addr_1          (getelementptr    ) [ 00000000000000000000000010000000000]
zext_ln17_1       (zext             ) [ 00000000000000000000000001111110000]
add_ln23_1        (add              ) [ 00000000000000000000000000000000000]
zext_ln23_24      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_2          (getelementptr    ) [ 00000000000000000000000001000000000]
add_ln23_2        (add              ) [ 00000000000000000000000000000000000]
zext_ln23_25      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_3          (getelementptr    ) [ 00000000000000000000000001000000000]
Q_load            (load             ) [ 00000000000000000000000001111111110]
Q_load_1          (load             ) [ 00000000000000000000000001111111110]
zext_ln17_2       (zext             ) [ 00000000000000000000000000111110000]
add_ln23_3        (add              ) [ 00000000000000000000000000000000000]
zext_ln23_26      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_4          (getelementptr    ) [ 00000000000000000000000000100000000]
add_ln23_4        (add              ) [ 00000000000000000000000000000000000]
zext_ln23_27      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_5          (getelementptr    ) [ 00000000000000000000000000100000000]
Q_load_2          (load             ) [ 00000000000000000000000000111111110]
Q_load_3          (load             ) [ 00000000000000000000000000111111110]
add_ln23_5        (add              ) [ 00000000000000000000000000000000000]
zext_ln23_28      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_6          (getelementptr    ) [ 00000000000000000000000000010000000]
add_ln23_6        (add              ) [ 00000000000000000000000000000000000]
sext_ln23         (sext             ) [ 00000000000000000000000000000000000]
zext_ln23_29      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_7          (getelementptr    ) [ 00000000000000000000000000010000000]
Q_load_4          (load             ) [ 00000000000000000000000000011111110]
Q_load_5          (load             ) [ 00000000000000000000000000011111110]
zext_ln17         (zext             ) [ 00000000000000000000000000001100000]
add_ln23_7        (add              ) [ 00000000000000000000000000000000000]
zext_ln23_30      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_8          (getelementptr    ) [ 00000000000000000000000000001000000]
add_ln23_8        (add              ) [ 00000000000000000000000000000000000]
zext_ln23_31      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_9          (getelementptr    ) [ 00000000000000000000000000001000000]
Q_load_6          (load             ) [ 00000000000000000000000000001111110]
Q_load_7          (load             ) [ 00000000000000000000000000001111110]
add_ln23_9        (add              ) [ 00000000000000000000000000000000000]
zext_ln23_32      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_10         (getelementptr    ) [ 00000000000000000000000000000100000]
add_ln23_10       (add              ) [ 00000000000000000000000000000000000]
zext_ln23_33      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_11         (getelementptr    ) [ 00000000000000000000000000000100000]
Q_load_8          (load             ) [ 00000000000000000000000000000111110]
Q_load_9          (load             ) [ 00000000000000000000000000000111110]
add_ln23_11       (add              ) [ 00000000000000000000000000000000000]
zext_ln23_34      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_12         (getelementptr    ) [ 00000000000000000000000000000010000]
add_ln23_12       (add              ) [ 00000000000000000000000000000000000]
sext_ln23_5       (sext             ) [ 00000000000000000000000000000000000]
zext_ln23_35      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_13         (getelementptr    ) [ 00000000000000000000000000000010000]
Q_load_10         (load             ) [ 00000000000000000000000000000011110]
Q_load_11         (load             ) [ 00000000000000000000000000000011110]
add_ln23_13       (add              ) [ 00000000000000000000000000000000000]
sext_ln23_6       (sext             ) [ 00000000000000000000000000000000000]
zext_ln23_36      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_14         (getelementptr    ) [ 00000000000000000000000000000001000]
add_ln23_14       (add              ) [ 00000000000000000000000000000000000]
sext_ln23_7       (sext             ) [ 00000000000000000000000000000000000]
zext_ln23_37      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_15         (getelementptr    ) [ 00000000000000000000000000000001000]
Q_load_12         (load             ) [ 00000000000000000000000000000001110]
Q_load_13         (load             ) [ 00000000000000000000000000000001110]
tmp_3             (bitconcatenate   ) [ 00000000000000000000000000000000000]
sext_ln23_8       (sext             ) [ 00000000000000000000000000000000000]
zext_ln23_38      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_16         (getelementptr    ) [ 00000000000000000000000000000000100]
add_ln23_15       (add              ) [ 00000000000000000000000000000000000]
zext_ln23_39      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_17         (getelementptr    ) [ 00000000000000000000000000000000100]
Q_load_14         (load             ) [ 00000000000000000000000000000000110]
Q_load_15         (load             ) [ 00000000000000000000000000000000110]
add_ln23_16       (add              ) [ 00000000000000000000000000000000000]
zext_ln23_40      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_18         (getelementptr    ) [ 00000000000000000000000000000000010]
add_ln23_17       (add              ) [ 00000000000000000000000000000000000]
zext_ln23_41      (zext             ) [ 00000000000000000000000000000000000]
Q_addr_19         (getelementptr    ) [ 00000000000000000000000000000000010]
Q_load_16         (load             ) [ 00000000000000000000000000000000010]
Q_load_17         (load             ) [ 00000000000000000000000000000000010]
indvars_iv32_load (load             ) [ 00000000000000000000000000000000001]
bitcast_ln23_1    (bitcast          ) [ 00000000000000000000000000000000001]
bitcast_ln23_3    (bitcast          ) [ 00000000000000000000000000000000001]
bitcast_ln23_5    (bitcast          ) [ 00000000000000000000000000000000001]
bitcast_ln23_7    (bitcast          ) [ 00000000000000000000000000000000001]
bitcast_ln23_9    (bitcast          ) [ 00000000000000000000000000000000001]
bitcast_ln23_11   (bitcast          ) [ 00000000000000000000000000000000001]
bitcast_ln23_13   (bitcast          ) [ 00000000000000000000000000000000001]
bitcast_ln23_15   (bitcast          ) [ 00000000000000000000000000000000001]
bitcast_ln23_17   (bitcast          ) [ 00000000000000000000000000000000001]
bitcast_ln23_19   (bitcast          ) [ 00000000000000000000000000000000001]
bitcast_ln23_21   (bitcast          ) [ 00000000000000000000000000000000001]
bitcast_ln23_23   (bitcast          ) [ 00000000000000000000000000000000001]
bitcast_ln23_25   (bitcast          ) [ 00000000000000000000000000000000001]
bitcast_ln23_27   (bitcast          ) [ 00000000000000000000000000000000001]
bitcast_ln23_29   (bitcast          ) [ 00000000000000000000000000000000001]
bitcast_ln23_31   (bitcast          ) [ 00000000000000000000000000000000001]
bitcast_ln23_33   (bitcast          ) [ 00000000000000000000000000000000001]
bitcast_ln23_35   (bitcast          ) [ 00000000000000000000000000000000001]
Q_load_18         (load             ) [ 00000000000000000000000000000000000]
bitcast_ln23_37   (bitcast          ) [ 00000000000000000000000000000000001]
Q_load_19         (load             ) [ 00000000000000000000000000000000000]
bitcast_ln23_39   (bitcast          ) [ 00000000000000000000000000000000001]
add_ln13          (add              ) [ 00000000000000000000000000000000000]
store_ln13        (store            ) [ 00000000000000000000000000000000000]
specloopname_ln11 (specloopname     ) [ 00000000000000000000000000000000000]
call_ln13         (call             ) [ 00000000000000000000000000000000000]
br_ln13           (br               ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="R">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Q">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gramschmidt_Pipeline_VITIS_LOOP_15_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gramschmidt_Pipeline_VITIS_LOOP_18_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gramschmidt_Pipeline_VITIS_LOOP_20_4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="indvars_iv32_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv32/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="k_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="nrm_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nrm_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="R_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="10" slack="0"/>
<pin id="112" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_addr/21 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln17_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/21 "/>
</bind>
</comp>

<comp id="121" class="1004" name="Q_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr/23 "/>
</bind>
</comp>

<comp id="128" class="1004" name="Q_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_1/23 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="0"/>
<pin id="140" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="141" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="64" slack="0"/>
<pin id="143" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Q_load/23 Q_load_1/23 Q_load_2/24 Q_load_3/24 Q_load_4/25 Q_load_5/25 Q_load_6/26 Q_load_7/26 Q_load_8/27 Q_load_9/27 Q_load_10/28 Q_load_11/28 Q_load_12/29 Q_load_13/29 Q_load_14/30 Q_load_15/30 Q_load_16/31 Q_load_17/31 Q_load_18/32 Q_load_19/32 "/>
</bind>
</comp>

<comp id="146" class="1004" name="Q_addr_2_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_2/24 "/>
</bind>
</comp>

<comp id="153" class="1004" name="Q_addr_3_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_3/24 "/>
</bind>
</comp>

<comp id="162" class="1004" name="Q_addr_4_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_4/25 "/>
</bind>
</comp>

<comp id="169" class="1004" name="Q_addr_5_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_5/25 "/>
</bind>
</comp>

<comp id="178" class="1004" name="Q_addr_6_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_6/26 "/>
</bind>
</comp>

<comp id="185" class="1004" name="Q_addr_7_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_7/26 "/>
</bind>
</comp>

<comp id="194" class="1004" name="Q_addr_8_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="9" slack="0"/>
<pin id="198" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_8/27 "/>
</bind>
</comp>

<comp id="201" class="1004" name="Q_addr_9_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="9" slack="0"/>
<pin id="205" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_9/27 "/>
</bind>
</comp>

<comp id="210" class="1004" name="Q_addr_10_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="9" slack="0"/>
<pin id="214" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_10/28 "/>
</bind>
</comp>

<comp id="217" class="1004" name="Q_addr_11_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="9" slack="0"/>
<pin id="221" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_11/28 "/>
</bind>
</comp>

<comp id="226" class="1004" name="Q_addr_12_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="9" slack="0"/>
<pin id="230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_12/29 "/>
</bind>
</comp>

<comp id="233" class="1004" name="Q_addr_13_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="9" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_13/29 "/>
</bind>
</comp>

<comp id="242" class="1004" name="Q_addr_14_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="9" slack="0"/>
<pin id="246" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_14/30 "/>
</bind>
</comp>

<comp id="249" class="1004" name="Q_addr_15_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="9" slack="0"/>
<pin id="253" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_15/30 "/>
</bind>
</comp>

<comp id="258" class="1004" name="Q_addr_16_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="9" slack="0"/>
<pin id="262" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_16/31 "/>
</bind>
</comp>

<comp id="265" class="1004" name="Q_addr_17_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="10" slack="0"/>
<pin id="269" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_17/31 "/>
</bind>
</comp>

<comp id="274" class="1004" name="Q_addr_18_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="10" slack="0"/>
<pin id="278" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_18/32 "/>
</bind>
</comp>

<comp id="281" class="1004" name="Q_addr_19_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="10" slack="0"/>
<pin id="285" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_addr_19/32 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="5" slack="0"/>
<pin id="293" dir="0" index="2" bw="64" slack="0"/>
<pin id="294" dir="0" index="3" bw="64" slack="1"/>
<pin id="295" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="5" slack="19"/>
<pin id="301" dir="0" index="2" bw="64" slack="0"/>
<pin id="302" dir="0" index="3" bw="64" slack="0"/>
<pin id="303" dir="0" index="4" bw="64" slack="1"/>
<pin id="304" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/21 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="5" slack="0"/>
<pin id="311" dir="0" index="2" bw="64" slack="0"/>
<pin id="312" dir="0" index="3" bw="10" slack="12"/>
<pin id="313" dir="0" index="4" bw="64" slack="0"/>
<pin id="314" dir="0" index="5" bw="64" slack="0"/>
<pin id="315" dir="0" index="6" bw="64" slack="0"/>
<pin id="316" dir="0" index="7" bw="64" slack="0"/>
<pin id="317" dir="0" index="8" bw="64" slack="0"/>
<pin id="318" dir="0" index="9" bw="64" slack="0"/>
<pin id="319" dir="0" index="10" bw="64" slack="0"/>
<pin id="320" dir="0" index="11" bw="64" slack="0"/>
<pin id="321" dir="0" index="12" bw="64" slack="0"/>
<pin id="322" dir="0" index="13" bw="64" slack="0"/>
<pin id="323" dir="0" index="14" bw="64" slack="0"/>
<pin id="324" dir="0" index="15" bw="64" slack="0"/>
<pin id="325" dir="0" index="16" bw="64" slack="0"/>
<pin id="326" dir="0" index="17" bw="64" slack="0"/>
<pin id="327" dir="0" index="18" bw="64" slack="0"/>
<pin id="328" dir="0" index="19" bw="64" slack="0"/>
<pin id="329" dir="0" index="20" bw="64" slack="0"/>
<pin id="330" dir="0" index="21" bw="64" slack="0"/>
<pin id="331" dir="0" index="22" bw="64" slack="0"/>
<pin id="332" dir="0" index="23" bw="64" slack="0"/>
<pin id="333" dir="0" index="24" bw="64" slack="0"/>
<pin id="334" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln13/33 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="0"/>
<pin id="341" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln13_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="5" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln13_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="5" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="k_1_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="1"/>
<pin id="355" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln20_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="5" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln20_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln13_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="1"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="nrm_loc_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="3"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nrm_loc_load/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln17_4_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="19"/>
<pin id="380" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_4/21 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="0"/>
<pin id="383" dir="0" index="1" bw="5" slack="19"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/21 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="0"/>
<pin id="390" dir="0" index="1" bw="5" slack="19"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/21 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln17_5_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="0"/>
<pin id="397" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_5/21 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sub_ln17_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="0"/>
<pin id="401" dir="0" index="1" bw="6" slack="0"/>
<pin id="402" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln17/21 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln17_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="10" slack="0"/>
<pin id="407" dir="0" index="1" bw="5" slack="0"/>
<pin id="408" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/21 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln17_6_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_6/21 "/>
</bind>
</comp>

<comp id="416" class="1004" name="bitcast_ln17_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="1"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/21 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln20_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="21"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/23 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln17_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="21"/>
<pin id="426" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_3/23 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln23_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="0" index="1" bw="6" slack="0"/>
<pin id="430" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/23 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln23_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/23 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln17_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="22"/>
<pin id="440" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/24 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln23_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="7" slack="0"/>
<pin id="444" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/24 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln23_24_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_24/24 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln23_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="0" index="1" bw="7" slack="0"/>
<pin id="455" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_2/24 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln23_25_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_25/24 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln17_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="23"/>
<pin id="465" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/25 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln23_3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_3/25 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln23_26_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_26/25 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln23_4_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="5" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="0"/>
<pin id="480" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_4/25 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln23_27_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_27/25 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln23_5_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="1"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_5/26 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln23_28_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_28/26 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln23_6_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="2"/>
<pin id="500" dir="0" index="1" bw="7" slack="0"/>
<pin id="501" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_6/26 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sext_ln23_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="7" slack="0"/>
<pin id="505" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/26 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln23_29_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_29/26 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln17_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="25"/>
<pin id="514" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/27 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln23_7_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="0" index="1" bw="9" slack="0"/>
<pin id="518" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_7/27 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln23_30_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="9" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_30/27 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln23_8_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="0" index="1" bw="9" slack="0"/>
<pin id="529" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_8/27 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln23_31_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="9" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_31/27 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln23_9_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="1"/>
<pin id="539" dir="0" index="1" bw="9" slack="0"/>
<pin id="540" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_9/28 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln23_32_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_32/28 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln23_10_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="1"/>
<pin id="549" dir="0" index="1" bw="9" slack="0"/>
<pin id="550" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_10/28 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln23_33_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="9" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_33/28 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln23_11_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="2"/>
<pin id="559" dir="0" index="1" bw="9" slack="0"/>
<pin id="560" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_11/29 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln23_34_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="9" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_34/29 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln23_12_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="4"/>
<pin id="569" dir="0" index="1" bw="8" slack="0"/>
<pin id="570" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_12/29 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sext_ln23_5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_5/29 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln23_35_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_35/29 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln23_13_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="5"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_13/30 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sext_ln23_6_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_6/30 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln23_36_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_36/30 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln23_14_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="6"/>
<pin id="597" dir="0" index="1" bw="7" slack="0"/>
<pin id="598" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_14/30 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sext_ln23_7_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="7" slack="0"/>
<pin id="602" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_7/30 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln23_37_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="0"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_37/30 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="0" index="2" bw="5" slack="29"/>
<pin id="613" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/31 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sext_ln23_8_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="6" slack="0"/>
<pin id="618" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_8/31 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln23_38_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="6" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_38/31 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln23_15_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="10"/>
<pin id="627" dir="0" index="1" bw="10" slack="0"/>
<pin id="628" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_15/31 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln23_39_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_39/31 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln23_16_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="5" slack="11"/>
<pin id="637" dir="0" index="1" bw="10" slack="0"/>
<pin id="638" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_16/32 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln23_40_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="10" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_40/32 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln23_17_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="11"/>
<pin id="647" dir="0" index="1" bw="10" slack="0"/>
<pin id="648" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_17/32 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln23_41_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_41/32 "/>
</bind>
</comp>

<comp id="655" class="1004" name="indvars_iv32_load_load_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="32"/>
<pin id="657" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv32_load/33 "/>
</bind>
</comp>

<comp id="659" class="1004" name="bitcast_ln23_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="9"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_1/33 "/>
</bind>
</comp>

<comp id="663" class="1004" name="bitcast_ln23_3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="9"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_3/33 "/>
</bind>
</comp>

<comp id="667" class="1004" name="bitcast_ln23_5_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="64" slack="8"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_5/33 "/>
</bind>
</comp>

<comp id="671" class="1004" name="bitcast_ln23_7_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="8"/>
<pin id="673" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_7/33 "/>
</bind>
</comp>

<comp id="675" class="1004" name="bitcast_ln23_9_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="7"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_9/33 "/>
</bind>
</comp>

<comp id="679" class="1004" name="bitcast_ln23_11_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="64" slack="7"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_11/33 "/>
</bind>
</comp>

<comp id="683" class="1004" name="bitcast_ln23_13_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="64" slack="6"/>
<pin id="685" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_13/33 "/>
</bind>
</comp>

<comp id="687" class="1004" name="bitcast_ln23_15_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="64" slack="6"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_15/33 "/>
</bind>
</comp>

<comp id="691" class="1004" name="bitcast_ln23_17_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="5"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_17/33 "/>
</bind>
</comp>

<comp id="695" class="1004" name="bitcast_ln23_19_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="64" slack="5"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_19/33 "/>
</bind>
</comp>

<comp id="699" class="1004" name="bitcast_ln23_21_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="64" slack="4"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_21/33 "/>
</bind>
</comp>

<comp id="703" class="1004" name="bitcast_ln23_23_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="4"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_23/33 "/>
</bind>
</comp>

<comp id="707" class="1004" name="bitcast_ln23_25_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="64" slack="3"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_25/33 "/>
</bind>
</comp>

<comp id="711" class="1004" name="bitcast_ln23_27_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="3"/>
<pin id="713" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_27/33 "/>
</bind>
</comp>

<comp id="715" class="1004" name="bitcast_ln23_29_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="64" slack="2"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_29/33 "/>
</bind>
</comp>

<comp id="719" class="1004" name="bitcast_ln23_31_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="64" slack="2"/>
<pin id="721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_31/33 "/>
</bind>
</comp>

<comp id="723" class="1004" name="bitcast_ln23_33_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="64" slack="1"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_33/33 "/>
</bind>
</comp>

<comp id="727" class="1004" name="bitcast_ln23_35_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="64" slack="1"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_35/33 "/>
</bind>
</comp>

<comp id="731" class="1004" name="bitcast_ln23_37_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="0"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_37/33 "/>
</bind>
</comp>

<comp id="736" class="1004" name="bitcast_ln23_39_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="64" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_39/33 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln13_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/33 "/>
</bind>
</comp>

<comp id="747" class="1004" name="store_ln13_store_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="5" slack="0"/>
<pin id="749" dir="0" index="1" bw="5" slack="32"/>
<pin id="750" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/33 "/>
</bind>
</comp>

<comp id="752" class="1005" name="indvars_iv32_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="5" slack="0"/>
<pin id="754" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv32 "/>
</bind>
</comp>

<comp id="759" class="1005" name="k_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="5" slack="0"/>
<pin id="761" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="766" class="1005" name="nrm_loc_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="64" slack="1"/>
<pin id="768" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="nrm_loc "/>
</bind>
</comp>

<comp id="772" class="1005" name="k_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="5" slack="1"/>
<pin id="774" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="tmp_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="64" slack="1"/>
<pin id="795" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="799" class="1005" name="zext_ln17_4_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="10" slack="10"/>
<pin id="801" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln17_4 "/>
</bind>
</comp>

<comp id="806" class="1005" name="sub_ln17_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="10" slack="12"/>
<pin id="808" dir="1" index="1" bw="10" slack="12"/>
</pin_list>
<bind>
<opset="sub_ln17 "/>
</bind>
</comp>

<comp id="811" class="1005" name="Q_addr_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="10" slack="1"/>
<pin id="813" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr "/>
</bind>
</comp>

<comp id="816" class="1005" name="Q_addr_1_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="10" slack="1"/>
<pin id="818" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_1 "/>
</bind>
</comp>

<comp id="821" class="1005" name="zext_ln17_1_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="7" slack="2"/>
<pin id="823" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln17_1 "/>
</bind>
</comp>

<comp id="827" class="1005" name="Q_addr_2_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="10" slack="1"/>
<pin id="829" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_2 "/>
</bind>
</comp>

<comp id="832" class="1005" name="Q_addr_3_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="10" slack="1"/>
<pin id="834" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_3 "/>
</bind>
</comp>

<comp id="837" class="1005" name="Q_load_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="64" slack="9"/>
<pin id="839" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="Q_load "/>
</bind>
</comp>

<comp id="842" class="1005" name="Q_load_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="64" slack="9"/>
<pin id="844" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="Q_load_1 "/>
</bind>
</comp>

<comp id="847" class="1005" name="zext_ln17_2_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="1"/>
<pin id="849" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_2 "/>
</bind>
</comp>

<comp id="854" class="1005" name="Q_addr_4_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="10" slack="1"/>
<pin id="856" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_4 "/>
</bind>
</comp>

<comp id="859" class="1005" name="Q_addr_5_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="10" slack="1"/>
<pin id="861" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_5 "/>
</bind>
</comp>

<comp id="864" class="1005" name="Q_load_2_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="64" slack="8"/>
<pin id="866" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="Q_load_2 "/>
</bind>
</comp>

<comp id="869" class="1005" name="Q_load_3_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="64" slack="8"/>
<pin id="871" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="Q_load_3 "/>
</bind>
</comp>

<comp id="874" class="1005" name="Q_addr_6_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="10" slack="1"/>
<pin id="876" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_6 "/>
</bind>
</comp>

<comp id="879" class="1005" name="Q_addr_7_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="10" slack="1"/>
<pin id="881" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_7 "/>
</bind>
</comp>

<comp id="884" class="1005" name="Q_load_4_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="64" slack="7"/>
<pin id="886" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="Q_load_4 "/>
</bind>
</comp>

<comp id="889" class="1005" name="Q_load_5_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="64" slack="7"/>
<pin id="891" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="Q_load_5 "/>
</bind>
</comp>

<comp id="894" class="1005" name="zext_ln17_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="9" slack="1"/>
<pin id="896" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="901" class="1005" name="Q_addr_8_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="10" slack="1"/>
<pin id="903" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_8 "/>
</bind>
</comp>

<comp id="906" class="1005" name="Q_addr_9_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="10" slack="1"/>
<pin id="908" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_9 "/>
</bind>
</comp>

<comp id="911" class="1005" name="Q_load_6_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="64" slack="6"/>
<pin id="913" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="Q_load_6 "/>
</bind>
</comp>

<comp id="916" class="1005" name="Q_load_7_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="64" slack="6"/>
<pin id="918" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="Q_load_7 "/>
</bind>
</comp>

<comp id="921" class="1005" name="Q_addr_10_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="10" slack="1"/>
<pin id="923" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_10 "/>
</bind>
</comp>

<comp id="926" class="1005" name="Q_addr_11_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="10" slack="1"/>
<pin id="928" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_11 "/>
</bind>
</comp>

<comp id="931" class="1005" name="Q_load_8_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="64" slack="5"/>
<pin id="933" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="Q_load_8 "/>
</bind>
</comp>

<comp id="936" class="1005" name="Q_load_9_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="64" slack="5"/>
<pin id="938" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="Q_load_9 "/>
</bind>
</comp>

<comp id="941" class="1005" name="Q_addr_12_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="10" slack="1"/>
<pin id="943" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_12 "/>
</bind>
</comp>

<comp id="946" class="1005" name="Q_addr_13_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="10" slack="1"/>
<pin id="948" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_13 "/>
</bind>
</comp>

<comp id="951" class="1005" name="Q_load_10_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="64" slack="4"/>
<pin id="953" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="Q_load_10 "/>
</bind>
</comp>

<comp id="956" class="1005" name="Q_load_11_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="64" slack="4"/>
<pin id="958" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="Q_load_11 "/>
</bind>
</comp>

<comp id="961" class="1005" name="Q_addr_14_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="10" slack="1"/>
<pin id="963" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_14 "/>
</bind>
</comp>

<comp id="966" class="1005" name="Q_addr_15_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="10" slack="1"/>
<pin id="968" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_15 "/>
</bind>
</comp>

<comp id="971" class="1005" name="Q_load_12_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="64" slack="3"/>
<pin id="973" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="Q_load_12 "/>
</bind>
</comp>

<comp id="976" class="1005" name="Q_load_13_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="64" slack="3"/>
<pin id="978" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="Q_load_13 "/>
</bind>
</comp>

<comp id="981" class="1005" name="Q_addr_16_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="10" slack="1"/>
<pin id="983" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_16 "/>
</bind>
</comp>

<comp id="986" class="1005" name="Q_addr_17_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="10" slack="1"/>
<pin id="988" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_17 "/>
</bind>
</comp>

<comp id="991" class="1005" name="Q_load_14_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="64" slack="2"/>
<pin id="993" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="Q_load_14 "/>
</bind>
</comp>

<comp id="996" class="1005" name="Q_load_15_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="64" slack="2"/>
<pin id="998" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="Q_load_15 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="Q_addr_18_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="10" slack="1"/>
<pin id="1003" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_18 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="Q_addr_19_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="10" slack="1"/>
<pin id="1008" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="Q_addr_19 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="Q_load_16_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="64" slack="1"/>
<pin id="1013" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Q_load_16 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="Q_load_17_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="64" slack="1"/>
<pin id="1018" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Q_load_17 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="indvars_iv32_load_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="5" slack="1"/>
<pin id="1023" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv32_load "/>
</bind>
</comp>

<comp id="1026" class="1005" name="bitcast_ln23_1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="64" slack="1"/>
<pin id="1028" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_1 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="bitcast_ln23_3_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="64" slack="1"/>
<pin id="1033" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_3 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="bitcast_ln23_5_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="64" slack="1"/>
<pin id="1038" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_5 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="bitcast_ln23_7_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="64" slack="1"/>
<pin id="1043" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_7 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="bitcast_ln23_9_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="64" slack="1"/>
<pin id="1048" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_9 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="bitcast_ln23_11_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="64" slack="1"/>
<pin id="1053" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_11 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="bitcast_ln23_13_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="64" slack="1"/>
<pin id="1058" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_13 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="bitcast_ln23_15_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="64" slack="1"/>
<pin id="1063" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_15 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="bitcast_ln23_17_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="64" slack="1"/>
<pin id="1068" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_17 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="bitcast_ln23_19_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="64" slack="1"/>
<pin id="1073" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_19 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="bitcast_ln23_21_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="64" slack="1"/>
<pin id="1078" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_21 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="bitcast_ln23_23_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="64" slack="1"/>
<pin id="1083" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_23 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="bitcast_ln23_25_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="64" slack="1"/>
<pin id="1088" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_25 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="bitcast_ln23_27_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="64" slack="1"/>
<pin id="1093" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_27 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="bitcast_ln23_29_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="64" slack="1"/>
<pin id="1098" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_29 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="bitcast_ln23_31_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="64" slack="1"/>
<pin id="1103" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_31 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="bitcast_ln23_33_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="64" slack="1"/>
<pin id="1108" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_33 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="bitcast_ln23_35_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="64" slack="1"/>
<pin id="1113" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_35 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="bitcast_ln23_37_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="64" slack="1"/>
<pin id="1118" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_37 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="bitcast_ln23_39_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="64" slack="1"/>
<pin id="1123" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23_39 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="grp_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="1128" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="1129" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="nrm_1/8 add/8 add_1/13 add_2/18 add_3/23 add_4/28 add_5/33 add_6/38 add_7/43 add_8/48 add_9/53 add_s/58 add_10/63 add_11/68 add_12/73 add_13/78 add_14/83 add_15/88 add_16/93 add_17/98 add_18/103 sub/113 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="grp_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="1132" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="1133" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/3 mul1/3 mul1_1/7 mul1_2/13 mul1_4/14 mul1_6/15 mul1_8/16 mul1_s/17 mul1_11/18 mul1_13/19 mul1_15/20 mul1_17/21 mul2/108 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="144"><net_src comp="121" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="145"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="146" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="161"><net_src comp="153" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="162" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="177"><net_src comp="169" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="178" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="193"><net_src comp="185" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="194" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="4" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="210" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="225"><net_src comp="217" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="226" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="241"><net_src comp="233" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="247"><net_src comp="4" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="4" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="242" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="257"><net_src comp="249" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="263"><net_src comp="4" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="4" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="46" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="258" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="273"><net_src comp="265" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="279"><net_src comp="4" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="4" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="274" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="289"><net_src comp="281" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="0" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="305"><net_src comp="48" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="0" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="4" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="335"><net_src comp="90" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="336"><net_src comp="0" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="337"><net_src comp="2" pin="0"/><net_sink comp="308" pin=4"/></net>

<net id="342"><net_src comp="38" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="28" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="353" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="361"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="30" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="353" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="28" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="386"><net_src comp="40" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="26" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="393"><net_src comp="42" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="44" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="398"><net_src comp="388" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="381" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="378" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="419"><net_src comp="416" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="423"><net_src comp="420" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="431"><net_src comp="424" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="50" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="445"><net_src comp="438" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="52" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="456"><net_src comp="438" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="54" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="470"><net_src comp="463" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="56" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="481"><net_src comp="463" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="58" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="492"><net_src comp="60" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="502"><net_src comp="62" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="498" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="519"><net_src comp="512" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="64" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="530"><net_src comp="512" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="66" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="541"><net_src comp="68" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="537" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="551"><net_src comp="70" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="547" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="561"><net_src comp="72" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="557" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="571"><net_src comp="74" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="567" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="572" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="585"><net_src comp="76" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="586" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="599"><net_src comp="78" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="603"><net_src comp="595" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="614"><net_src comp="80" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="82" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="616" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="629"><net_src comp="84" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="625" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="639"><net_src comp="86" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="643"><net_src comp="635" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="649"><net_src comp="88" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="645" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="658"><net_src comp="655" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="662"><net_src comp="659" pin="1"/><net_sink comp="308" pin=5"/></net>

<net id="666"><net_src comp="663" pin="1"/><net_sink comp="308" pin=6"/></net>

<net id="670"><net_src comp="667" pin="1"/><net_sink comp="308" pin=7"/></net>

<net id="674"><net_src comp="671" pin="1"/><net_sink comp="308" pin=8"/></net>

<net id="678"><net_src comp="675" pin="1"/><net_sink comp="308" pin=9"/></net>

<net id="682"><net_src comp="679" pin="1"/><net_sink comp="308" pin=10"/></net>

<net id="686"><net_src comp="683" pin="1"/><net_sink comp="308" pin=11"/></net>

<net id="690"><net_src comp="687" pin="1"/><net_sink comp="308" pin=12"/></net>

<net id="694"><net_src comp="691" pin="1"/><net_sink comp="308" pin=13"/></net>

<net id="698"><net_src comp="695" pin="1"/><net_sink comp="308" pin=14"/></net>

<net id="702"><net_src comp="699" pin="1"/><net_sink comp="308" pin=15"/></net>

<net id="706"><net_src comp="703" pin="1"/><net_sink comp="308" pin=16"/></net>

<net id="710"><net_src comp="707" pin="1"/><net_sink comp="308" pin=17"/></net>

<net id="714"><net_src comp="711" pin="1"/><net_sink comp="308" pin=18"/></net>

<net id="718"><net_src comp="715" pin="1"/><net_sink comp="308" pin=19"/></net>

<net id="722"><net_src comp="719" pin="1"/><net_sink comp="308" pin=20"/></net>

<net id="726"><net_src comp="723" pin="1"/><net_sink comp="308" pin=21"/></net>

<net id="730"><net_src comp="727" pin="1"/><net_sink comp="308" pin=22"/></net>

<net id="734"><net_src comp="135" pin="7"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="308" pin=23"/></net>

<net id="739"><net_src comp="135" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="308" pin=24"/></net>

<net id="745"><net_src comp="655" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="28" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="96" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="758"><net_src comp="752" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="762"><net_src comp="100" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="765"><net_src comp="759" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="769"><net_src comp="104" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="290" pin=3"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="775"><net_src comp="353" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="778"><net_src comp="772" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="779"><net_src comp="772" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="780"><net_src comp="772" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="781"><net_src comp="772" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="782"><net_src comp="772" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="783"><net_src comp="772" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="784"><net_src comp="772" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="785"><net_src comp="772" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="786"><net_src comp="772" pin="1"/><net_sink comp="609" pin=2"/></net>

<net id="796"><net_src comp="338" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="298" pin=4"/></net>

<net id="802"><net_src comp="378" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="805"><net_src comp="799" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="809"><net_src comp="399" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="308" pin=3"/></net>

<net id="814"><net_src comp="121" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="819"><net_src comp="128" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="824"><net_src comp="438" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="830"><net_src comp="146" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="835"><net_src comp="153" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="840"><net_src comp="135" pin="7"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="845"><net_src comp="135" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="850"><net_src comp="463" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="853"><net_src comp="847" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="857"><net_src comp="162" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="862"><net_src comp="169" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="867"><net_src comp="135" pin="7"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="872"><net_src comp="135" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="877"><net_src comp="178" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="882"><net_src comp="185" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="887"><net_src comp="135" pin="7"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="892"><net_src comp="135" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="897"><net_src comp="512" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="900"><net_src comp="894" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="904"><net_src comp="194" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="909"><net_src comp="201" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="914"><net_src comp="135" pin="7"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="919"><net_src comp="135" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="924"><net_src comp="210" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="929"><net_src comp="217" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="934"><net_src comp="135" pin="7"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="939"><net_src comp="135" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="944"><net_src comp="226" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="949"><net_src comp="233" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="954"><net_src comp="135" pin="7"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="959"><net_src comp="135" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="964"><net_src comp="242" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="969"><net_src comp="249" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="974"><net_src comp="135" pin="7"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="979"><net_src comp="135" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="984"><net_src comp="258" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="989"><net_src comp="265" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="994"><net_src comp="135" pin="7"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="999"><net_src comp="135" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1004"><net_src comp="274" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="1009"><net_src comp="281" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1014"><net_src comp="135" pin="7"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1019"><net_src comp="135" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1024"><net_src comp="655" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1029"><net_src comp="659" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="308" pin=5"/></net>

<net id="1034"><net_src comp="663" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="308" pin=6"/></net>

<net id="1039"><net_src comp="667" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="308" pin=7"/></net>

<net id="1044"><net_src comp="671" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="308" pin=8"/></net>

<net id="1049"><net_src comp="675" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="308" pin=9"/></net>

<net id="1054"><net_src comp="679" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="308" pin=10"/></net>

<net id="1059"><net_src comp="683" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="308" pin=11"/></net>

<net id="1064"><net_src comp="687" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="308" pin=12"/></net>

<net id="1069"><net_src comp="691" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="308" pin=13"/></net>

<net id="1074"><net_src comp="695" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="308" pin=14"/></net>

<net id="1079"><net_src comp="699" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="308" pin=15"/></net>

<net id="1084"><net_src comp="703" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="308" pin=16"/></net>

<net id="1089"><net_src comp="707" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="308" pin=17"/></net>

<net id="1094"><net_src comp="711" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="308" pin=18"/></net>

<net id="1099"><net_src comp="715" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="308" pin=19"/></net>

<net id="1104"><net_src comp="719" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="308" pin=20"/></net>

<net id="1109"><net_src comp="723" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="308" pin=21"/></net>

<net id="1114"><net_src comp="727" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="308" pin=22"/></net>

<net id="1119"><net_src comp="731" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="308" pin=23"/></net>

<net id="1124"><net_src comp="736" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="308" pin=24"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {33 34 }
	Port: R | {21 33 34 }
	Port: Q | {21 22 }
 - Input state : 
	Port: gramschmidt : A | {2 3 21 22 33 34 }
	Port: gramschmidt : Q | {23 24 25 26 27 28 29 30 31 32 33 }
  - Chain level:
	State 1
		store_ln13 : 1
		store_ln13 : 1
	State 2
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln13 : 2
		call_ln20 : 1
		store_ln13 : 2
	State 3
	State 4
		tmp : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		zext_ln17_5 : 1
		sub_ln17 : 2
		add_ln17 : 3
		zext_ln17_6 : 4
		R_addr : 5
		store_ln17 : 6
	State 22
	State 23
		Q_addr : 1
		add_ln23 : 1
		zext_ln23 : 2
		Q_addr_1 : 3
		Q_load : 2
		Q_load_1 : 4
	State 24
		add_ln23_1 : 1
		zext_ln23_24 : 2
		Q_addr_2 : 3
		add_ln23_2 : 1
		zext_ln23_25 : 2
		Q_addr_3 : 3
		Q_load_2 : 4
		Q_load_3 : 4
	State 25
		add_ln23_3 : 1
		zext_ln23_26 : 2
		Q_addr_4 : 3
		add_ln23_4 : 1
		zext_ln23_27 : 2
		Q_addr_5 : 3
		Q_load_4 : 4
		Q_load_5 : 4
	State 26
		zext_ln23_28 : 1
		Q_addr_6 : 2
		sext_ln23 : 1
		zext_ln23_29 : 2
		Q_addr_7 : 3
		Q_load_6 : 3
		Q_load_7 : 4
	State 27
		add_ln23_7 : 1
		zext_ln23_30 : 2
		Q_addr_8 : 3
		add_ln23_8 : 1
		zext_ln23_31 : 2
		Q_addr_9 : 3
		Q_load_8 : 4
		Q_load_9 : 4
	State 28
		zext_ln23_32 : 1
		Q_addr_10 : 2
		zext_ln23_33 : 1
		Q_addr_11 : 2
		Q_load_10 : 3
		Q_load_11 : 3
	State 29
		zext_ln23_34 : 1
		Q_addr_12 : 2
		sext_ln23_5 : 1
		zext_ln23_35 : 2
		Q_addr_13 : 3
		Q_load_12 : 3
		Q_load_13 : 4
	State 30
		sext_ln23_6 : 1
		zext_ln23_36 : 2
		Q_addr_14 : 3
		sext_ln23_7 : 1
		zext_ln23_37 : 2
		Q_addr_15 : 3
		Q_load_14 : 4
		Q_load_15 : 4
	State 31
		sext_ln23_8 : 1
		zext_ln23_38 : 2
		Q_addr_16 : 3
		zext_ln23_39 : 1
		Q_addr_17 : 2
		Q_load_16 : 4
		Q_load_17 : 3
	State 32
		zext_ln23_40 : 1
		Q_addr_18 : 2
		zext_ln23_41 : 1
		Q_addr_19 : 2
		Q_load_18 : 3
		Q_load_19 : 3
	State 33
		bitcast_ln23_37 : 1
		bitcast_ln23_39 : 1
		call_ln13 : 2
		add_ln13 : 1
		store_ln13 : 2
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          | grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290 |    11   |  1.548  |   1105  |   895   |
|   call   | grp_gramschmidt_Pipeline_VITIS_LOOP_18_3_fu_298 |    0    |  0.774  |   336   |    75   |
|          | grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |   220   | 6.28511 |  21853  |  17182  |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                   grp_fu_1126                   |    3    |    0    |   457   |   698   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   dmul   |                   grp_fu_1130                   |    8    |    0    |   312   |   109   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln20_fu_363                 |    0    |    0    |    0    |    12   |
|          |                 add_ln17_fu_405                 |    0    |    0    |    0    |    17   |
|          |                 add_ln23_fu_427                 |    0    |    0    |    0    |    13   |
|          |                add_ln23_1_fu_441                |    0    |    0    |    0    |    14   |
|          |                add_ln23_2_fu_452                |    0    |    0    |    0    |    14   |
|          |                add_ln23_3_fu_466                |    0    |    0    |    0    |    15   |
|          |                add_ln23_4_fu_477                |    0    |    0    |    0    |    15   |
|          |                add_ln23_5_fu_488                |    0    |    0    |    0    |    15   |
|          |                add_ln23_6_fu_498                |    0    |    0    |    0    |    14   |
|          |                add_ln23_7_fu_515                |    0    |    0    |    0    |    16   |
|    add   |                add_ln23_8_fu_526                |    0    |    0    |    0    |    16   |
|          |                add_ln23_9_fu_537                |    0    |    0    |    0    |    16   |
|          |                add_ln23_10_fu_547               |    0    |    0    |    0    |    16   |
|          |                add_ln23_11_fu_557               |    0    |    0    |    0    |    16   |
|          |                add_ln23_12_fu_567               |    0    |    0    |    0    |    15   |
|          |                add_ln23_13_fu_581               |    0    |    0    |    0    |    15   |
|          |                add_ln23_14_fu_595               |    0    |    0    |    0    |    14   |
|          |                add_ln23_15_fu_625               |    0    |    0    |    0    |    17   |
|          |                add_ln23_16_fu_635               |    0    |    0    |    0    |    17   |
|          |                add_ln23_17_fu_645               |    0    |    0    |    0    |    17   |
|          |                 add_ln13_fu_741                 |    0    |    0    |    0    |    12   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    sub   |                 sub_ln17_fu_399                 |    0    |    0    |    0    |    17   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                 icmp_ln20_fu_357                |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   dsqrt  |                    grp_fu_338                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                zext_ln17_4_fu_378               |    0    |    0    |    0    |    0    |
|          |                zext_ln17_5_fu_395               |    0    |    0    |    0    |    0    |
|          |                zext_ln17_6_fu_411               |    0    |    0    |    0    |    0    |
|          |                 zext_ln20_fu_420                |    0    |    0    |    0    |    0    |
|          |                zext_ln17_3_fu_424               |    0    |    0    |    0    |    0    |
|          |                 zext_ln23_fu_433                |    0    |    0    |    0    |    0    |
|          |                zext_ln17_1_fu_438               |    0    |    0    |    0    |    0    |
|          |               zext_ln23_24_fu_447               |    0    |    0    |    0    |    0    |
|          |               zext_ln23_25_fu_458               |    0    |    0    |    0    |    0    |
|          |                zext_ln17_2_fu_463               |    0    |    0    |    0    |    0    |
|          |               zext_ln23_26_fu_472               |    0    |    0    |    0    |    0    |
|          |               zext_ln23_27_fu_483               |    0    |    0    |    0    |    0    |
|          |               zext_ln23_28_fu_493               |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln23_29_fu_507               |    0    |    0    |    0    |    0    |
|          |                 zext_ln17_fu_512                |    0    |    0    |    0    |    0    |
|          |               zext_ln23_30_fu_521               |    0    |    0    |    0    |    0    |
|          |               zext_ln23_31_fu_532               |    0    |    0    |    0    |    0    |
|          |               zext_ln23_32_fu_542               |    0    |    0    |    0    |    0    |
|          |               zext_ln23_33_fu_552               |    0    |    0    |    0    |    0    |
|          |               zext_ln23_34_fu_562               |    0    |    0    |    0    |    0    |
|          |               zext_ln23_35_fu_576               |    0    |    0    |    0    |    0    |
|          |               zext_ln23_36_fu_590               |    0    |    0    |    0    |    0    |
|          |               zext_ln23_37_fu_604               |    0    |    0    |    0    |    0    |
|          |               zext_ln23_38_fu_620               |    0    |    0    |    0    |    0    |
|          |               zext_ln23_39_fu_630               |    0    |    0    |    0    |    0    |
|          |               zext_ln23_40_fu_640               |    0    |    0    |    0    |    0    |
|          |               zext_ln23_41_fu_650               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                   tmp_1_fu_381                  |    0    |    0    |    0    |    0    |
|bitconcatenate|                   tmp_2_fu_388                  |    0    |    0    |    0    |    0    |
|          |                   tmp_3_fu_609                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 sext_ln23_fu_503                |    0    |    0    |    0    |    0    |
|          |                sext_ln23_5_fu_572               |    0    |    0    |    0    |    0    |
|   sext   |                sext_ln23_6_fu_586               |    0    |    0    |    0    |    0    |
|          |                sext_ln23_7_fu_600               |    0    |    0    |    0    |    0    |
|          |                sext_ln23_8_fu_616               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |   242   | 8.60711 |  24063  |  19301  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     Q_addr_10_reg_921    |   10   |
|     Q_addr_11_reg_926    |   10   |
|     Q_addr_12_reg_941    |   10   |
|     Q_addr_13_reg_946    |   10   |
|     Q_addr_14_reg_961    |   10   |
|     Q_addr_15_reg_966    |   10   |
|     Q_addr_16_reg_981    |   10   |
|     Q_addr_17_reg_986    |   10   |
|    Q_addr_18_reg_1001    |   10   |
|    Q_addr_19_reg_1006    |   10   |
|     Q_addr_1_reg_816     |   10   |
|     Q_addr_2_reg_827     |   10   |
|     Q_addr_3_reg_832     |   10   |
|     Q_addr_4_reg_854     |   10   |
|     Q_addr_5_reg_859     |   10   |
|     Q_addr_6_reg_874     |   10   |
|     Q_addr_7_reg_879     |   10   |
|     Q_addr_8_reg_901     |   10   |
|     Q_addr_9_reg_906     |   10   |
|      Q_addr_reg_811      |   10   |
|     Q_load_10_reg_951    |   64   |
|     Q_load_11_reg_956    |   64   |
|     Q_load_12_reg_971    |   64   |
|     Q_load_13_reg_976    |   64   |
|     Q_load_14_reg_991    |   64   |
|     Q_load_15_reg_996    |   64   |
|    Q_load_16_reg_1011    |   64   |
|    Q_load_17_reg_1016    |   64   |
|     Q_load_1_reg_842     |   64   |
|     Q_load_2_reg_864     |   64   |
|     Q_load_3_reg_869     |   64   |
|     Q_load_4_reg_884     |   64   |
|     Q_load_5_reg_889     |   64   |
|     Q_load_6_reg_911     |   64   |
|     Q_load_7_reg_916     |   64   |
|     Q_load_8_reg_931     |   64   |
|     Q_load_9_reg_936     |   64   |
|      Q_load_reg_837      |   64   |
| bitcast_ln23_11_reg_1051 |   64   |
| bitcast_ln23_13_reg_1056 |   64   |
| bitcast_ln23_15_reg_1061 |   64   |
| bitcast_ln23_17_reg_1066 |   64   |
| bitcast_ln23_19_reg_1071 |   64   |
|  bitcast_ln23_1_reg_1026 |   64   |
| bitcast_ln23_21_reg_1076 |   64   |
| bitcast_ln23_23_reg_1081 |   64   |
| bitcast_ln23_25_reg_1086 |   64   |
| bitcast_ln23_27_reg_1091 |   64   |
| bitcast_ln23_29_reg_1096 |   64   |
| bitcast_ln23_31_reg_1101 |   64   |
| bitcast_ln23_33_reg_1106 |   64   |
| bitcast_ln23_35_reg_1111 |   64   |
| bitcast_ln23_37_reg_1116 |   64   |
| bitcast_ln23_39_reg_1121 |   64   |
|  bitcast_ln23_3_reg_1031 |   64   |
|  bitcast_ln23_5_reg_1036 |   64   |
|  bitcast_ln23_7_reg_1041 |   64   |
|  bitcast_ln23_9_reg_1046 |   64   |
|indvars_iv32_load_reg_1021|    5   |
|   indvars_iv32_reg_752   |    5   |
|        k_1_reg_772       |    5   |
|         k_reg_759        |    5   |
|      nrm_loc_reg_766     |   64   |
|     sub_ln17_reg_806     |   10   |
|        tmp_reg_793       |   64   |
|    zext_ln17_1_reg_821   |    7   |
|    zext_ln17_2_reg_847   |    8   |
|    zext_ln17_4_reg_799   |   10   |
|     zext_ln17_reg_894    |    9   |
+--------------------------+--------+
|           Total          |  2824  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                grp_access_fu_135                |  p0  |  20  |  10  |   200  ||    97   |
|                grp_access_fu_135                |  p2  |  20  |   0  |    0   ||    97   |
| grp_gramschmidt_Pipeline_VITIS_LOOP_15_2_fu_290 |  p1  |   2  |   5  |   10   ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p1  |   2  |   5  |   10   ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p5  |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p6  |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p7  |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p8  |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p9  |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p10 |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p11 |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p12 |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p13 |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p14 |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p15 |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p16 |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p17 |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p18 |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p19 |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p20 |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p21 |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p22 |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p23 |   2  |  64  |   128  ||    9    |
| grp_gramschmidt_Pipeline_VITIS_LOOP_20_4_fu_308 |  p24 |   2  |  64  |   128  ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |  2780  ||  9.8595 ||   392   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   242  |    8   |  24063 |  19301 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   392  |
|  Register |    -   |    -   |  2824  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   242  |   18   |  26887 |  19693 |
+-----------+--------+--------+--------+--------+
