(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param13 = (^{(~&((8'ha2) < (8'had)))}))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h34):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h7):(1'h0)] wire3;
  input wire signed [(4'h9):(1'h0)] wire2;
  input wire [(4'hb):(1'h0)] wire1;
  input wire signed [(4'h8):(1'h0)] wire0;
  wire signed [(2'h2):(1'h0)] wire9;
  wire signed [(2'h2):(1'h0)] wire8;
  reg signed [(3'h4):(1'h0)] reg12 = (1'h0);
  reg [(3'h6):(1'h0)] reg11 = (1'h0);
  reg [(4'h8):(1'h0)] reg10 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg7 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg6 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg5 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg4 = (1'h0);
  assign y = {wire9,
                 wire8,
                 reg12,
                 reg11,
                 reg10,
                 reg7,
                 reg6,
                 reg5,
                 reg4,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= $unsigned((~|$unsigned(wire2[(4'h8):(3'h4)])));
      reg5 <= (wire1 ? wire1 : (8'had));
      if (wire0[(1'h1):(1'h1)])
        begin
          reg6 <= $signed(($signed(wire0[(1'h0):(1'h0)]) ?
              (^$signed(wire0)) : $unsigned((wire2 ? wire1 : reg5))));
        end
      else
        begin
          if ((wire2[(3'h4):(1'h0)] <= (~$unsigned({reg4}))))
            begin
              reg6 <= wire2[(4'h9):(3'h6)];
            end
          else
            begin
              reg6 <= reg6;
            end
          reg7 <= ((reg6 ? wire0 : reg5) <= reg6);
        end
    end
  assign wire8 = (($signed($unsigned((8'h9f))) ?
                     $signed($signed(reg6)) : reg4[(1'h1):(1'h0)]) * $signed(reg6));
  assign wire9 = $unsigned($signed(($unsigned(wire3) ? wire0 : (!wire8))));
  always
    @(posedge clk) begin
      reg10 <= $signed(((wire1 ? wire0[(4'h8):(1'h1)] : $unsigned(reg4)) ?
          ($unsigned(wire1) ?
              $signed(wire1) : $unsigned((8'h9c))) : $unsigned($signed(wire8))));
      if (wire0[(3'h5):(1'h0)])
        begin
          reg11 <= ($signed($unsigned((reg10 >= wire3))) ?
              ($unsigned((~|wire1)) ?
                  wire2 : ((wire9 ? (8'ha9) : (8'h9e)) < (reg4 ?
                      reg4 : reg5))) : (wire9[(1'h1):(1'h0)] * ($signed(wire2) ?
                  wire3 : wire2)));
        end
      else
        begin
          reg11 <= ((8'h9c) <= $signed($unsigned($signed((8'ha8)))));
          reg12 <= (((8'ha0) >>> wire2[(3'h7):(3'h7)]) < $unsigned({reg5[(3'h7):(3'h4)]}));
        end
    end
endmodule