{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-300,-66",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt_0 -pg 1 -lvl 3 -x 730 -y 140 -defaultsOSRD
preplace port PCIE_REFCLK -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port M_AXI_B -pg 1 -lvl 3 -x 730 -y 120 -defaultsOSRD
preplace port S00_AXI -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port S01_AXI -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_PCIE_PERST -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 3 -x 730 -y 160 -defaultsOSRD
preplace port port-id_axi_aresetn -pg 1 -lvl 3 -x 730 -y 180 -defaultsOSRD
preplace inst pcie_bridge_0 -pg 1 -lvl 2 -x 530 -y 100 -swap {68 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 0 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 98 99 96 97 100 101 102 103} -defaultsOSRD -pinDir S_AXI_B left -pinY S_AXI_B 100L -pinDir M_AXI_B right -pinY M_AXI_B 20R -pinDir S_AXI_LITE left -pinY S_AXI_LITE 20L -pinDir pcie_mgt right -pinY pcie_mgt 40R -pinDir sys_clk left -pinY sys_clk 120L -pinDir sys_clk_gt left -pinY sys_clk_gt 140L -pinDir sys_rst_n left -pinY sys_rst_n 160L -pinBusDir cfg_ltssm_state right -pinBusY cfg_ltssm_state 100R -pinDir user_lnk_up right -pinY user_lnk_up 120R -pinDir axi_aclk right -pinY axi_aclk 60R -pinDir axi_aresetn right -pinY axi_aresetn 80R -pinDir axi_ctl_aresetn right -pinY axi_ctl_aresetn 140R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 180L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 160R -pinDir interrupt_out right -pinY interrupt_out 180R
preplace inst clock_buffer -pg 1 -lvl 1 -x 170 -y 40 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 20L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 40R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 20R
preplace inst smartconnect -pg 1 -lvl 1 -x 170 -y 180 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir S01_AXI left -pinY S01_AXI 40L -pinDir M00_AXI right -pinY M00_AXI 20R -pinDir aclk right -pinY aclk 160R -pinDir aresetn right -pinY aresetn 180R
preplace netloc sys_rst_n_0_1 1 0 2 NJ 140 320J
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 1 1 360 60n
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 340 80n
preplace netloc xdma_0_axi_aclk 1 1 2 NJ 340 710
preplace netloc xdma_0_axi_aresetn 1 1 2 NJ 360 690
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 60
preplace netloc S00_AXI_1 1 0 1 NJ 200
preplace netloc S01_AXI_1 1 0 1 NJ 220
preplace netloc smartconnect_M00_AXI 1 1 1 N 200
preplace netloc xdma_0_M_AXI_B 1 2 1 NJ 120
preplace netloc xdma_0_pcie_mgt 1 2 1 NJ 140
levelinfo -pg 1 0 170 530 730
pagesize -pg 1 -db -bbox -sgen -150 0 870 420
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-405,-20",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt_0 -pg 1 -lvl 3 -x 670 -y 70 -defaultsOSRD
preplace port PCIE_REFCLK -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace port port-id_PCIE_PERST_LS_65 -pg 1 -lvl 0 -x -10 -y 150 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 2 -x 490 -y 130 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 160 -y 80 -defaultsOSRD
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 1 1 310 90n
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 320 70n
preplace netloc sys_rst_n_0_1 1 0 2 NJ 150 NJ
preplace netloc xdma_0_pcie_mgt 1 2 1 N 70
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 80
levelinfo -pg 1 -10 160 490 670
pagesize -pg 1 -db -bbox -sgen -200 -10 810 270
"
}
0
