Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 12 21:41:05 2020
| Host         : RicardoAnastacioLegion running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file modulator_ipi_wrapper_timing_summary_routed.rpt -pb modulator_ipi_wrapper_timing_summary_routed.pb -rpx modulator_ipi_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : modulator_ipi_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.719        0.000                      0                  228        0.104        0.000                      0                  228        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_in  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in              3.719        0.000                      0                  228        0.104        0.000                      0                  228        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack        3.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 modulator_ipi_i/sine_0/inst/sine_out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 3.074ns (49.520%)  route 3.134ns (50.480%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.612     5.133    modulator_ipi_i/sine_0/inst/clk_in
    RAMB18_X0Y0          RAMB18E1                                     r  modulator_ipi_i/sine_0/inst/sine_out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     7.587 f  modulator_ipi_i/sine_0/inst/sine_out_reg/DOADO[9]
                         net (fo=2, routed)           1.021     8.607    modulator_ipi_i/pwm_0/inst/sine_ampl[9]
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.124     8.731 f  modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r[0]_i_6/O
                         net (fo=1, routed)           0.452     9.183    modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r[0]_i_6_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I0_O)        0.124     9.307 f  modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r[0]_i_4/O
                         net (fo=2, routed)           0.427     9.734    modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r[0]_i_4_n_0
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.124     9.858 r  modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r[1]_i_5/O
                         net (fo=1, routed)           0.831    10.689    modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r[1]_i_5_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I0_O)        0.124    10.813 r  modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r[1]_i_2/O
                         net (fo=1, routed)           0.403    11.216    modulator_ipi_i/pwm_0/inst/freq_ce/state_r__1[1]
    SLICE_X9Y3           LUT6 (Prop_lut6_I0_O)        0.124    11.340 r  modulator_ipi_i/pwm_0/inst/freq_ce/FSM_sequential_state_r[1]_i_1/O
                         net (fo=1, routed)           0.000    11.340    modulator_ipi_i/pwm_0/inst/freq_ce_n_1
    SLICE_X9Y3           FDRE                                         r  modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.450    14.791    modulator_ipi_i/pwm_0/inst/clk_in
    SLICE_X9Y3           FDRE                                         r  modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r_reg[1]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.029    15.059    modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 modulator_ipi_i/pwm_0/inst/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 2.888ns (48.242%)  route 3.098ns (51.758%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.569     5.090    modulator_ipi_i/pwm_0/inst/clk_in
    SLICE_X11Y3          FDRE                                         r  modulator_ipi_i/pwm_0/inst/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  modulator_ipi_i/pwm_0/inst/count_r_reg[0]/Q
                         net (fo=6, routed)           0.506     6.053    modulator_ipi_i/pwm_0/inst/count_r_reg_n_0_[0]
    SLICE_X11Y0          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.613     6.666 r  modulator_ipi_i/pwm_0/inst/count_r0_carry/O[1]
                         net (fo=5, routed)           1.123     7.788    modulator_ipi_i/pwm_0/inst/in6[2]
    SLICE_X10Y2          LUT4 (Prop_lut4_I1_O)        0.303     8.091 r  modulator_ipi_i/pwm_0/inst/state_r2_carry_i_7/O
                         net (fo=1, routed)           0.000     8.091    modulator_ipi_i/pwm_0/inst/state_r2_carry_i_7_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.624 r  modulator_ipi_i/pwm_0/inst/state_r2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.624    modulator_ipi_i/pwm_0/inst/state_r2_carry_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.853 r  modulator_ipi_i/pwm_0/inst/state_r2_carry__0/CO[2]
                         net (fo=3, routed)           0.444     9.297    modulator_ipi_i/pwm_0/inst/state_r2__6
    SLICE_X8Y3           LUT4 (Prop_lut4_I0_O)        0.302     9.599 r  modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r[0]_i_5/O
                         net (fo=1, routed)           0.436    10.035    modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r[0]_i_5_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I2_O)        0.328    10.363 r  modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r[0]_i_2/O
                         net (fo=1, routed)           0.590    10.953    modulator_ipi_i/pwm_0/inst/freq_ce/state_r__1[0]
    SLICE_X8Y3           LUT6 (Prop_lut6_I0_O)        0.124    11.077 r  modulator_ipi_i/pwm_0/inst/freq_ce/FSM_sequential_state_r[0]_i_1/O
                         net (fo=1, routed)           0.000    11.077    modulator_ipi_i/pwm_0/inst/freq_ce_n_2
    SLICE_X8Y3           FDRE                                         r  modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.450    14.791    modulator_ipi_i/pwm_0/inst/clk_in
    SLICE_X8Y3           FDRE                                         r  modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y3           FDRE (Setup_fdre_C_D)        0.079    15.095    modulator_ipi_i/pwm_0/inst/FSM_sequential_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.686ns (33.047%)  route 3.416ns (66.953%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.160    modulator_ipi_i/pwm_0/inst/freq_ce/clk_in
    SLICE_X2Y0           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/Q
                         net (fo=4, routed)           0.966     6.644    modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.768 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_i_7/O
                         net (fo=1, routed)           0.000     6.768    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_i_7_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.318 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry/CO[3]
                         net (fo=1, routed)           0.000     7.318    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.432    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__0_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.546    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__2/CO[3]
                         net (fo=1, routed)           1.394     9.054    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__2_n_0
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.152     9.206 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.056    10.262    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig_i_1_n_0
    SLICE_X2Y1           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.520    14.861    modulator_ipi_i/pwm_0/inst/freq_ce/clk_in
    SLICE_X2Y1           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[4]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.726    14.374    modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.686ns (33.047%)  route 3.416ns (66.953%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.160    modulator_ipi_i/pwm_0/inst/freq_ce/clk_in
    SLICE_X2Y0           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/Q
                         net (fo=4, routed)           0.966     6.644    modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.768 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_i_7/O
                         net (fo=1, routed)           0.000     6.768    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_i_7_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.318 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry/CO[3]
                         net (fo=1, routed)           0.000     7.318    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.432    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__0_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.546    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__2/CO[3]
                         net (fo=1, routed)           1.394     9.054    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__2_n_0
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.152     9.206 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.056    10.262    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig_i_1_n_0
    SLICE_X2Y1           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.520    14.861    modulator_ipi_i/pwm_0/inst/freq_ce/clk_in
    SLICE_X2Y1           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[5]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.726    14.374    modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.686ns (33.047%)  route 3.416ns (66.953%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.160    modulator_ipi_i/pwm_0/inst/freq_ce/clk_in
    SLICE_X2Y0           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/Q
                         net (fo=4, routed)           0.966     6.644    modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.768 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_i_7/O
                         net (fo=1, routed)           0.000     6.768    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_i_7_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.318 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry/CO[3]
                         net (fo=1, routed)           0.000     7.318    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.432    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__0_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.546    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__2/CO[3]
                         net (fo=1, routed)           1.394     9.054    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__2_n_0
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.152     9.206 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.056    10.262    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig_i_1_n_0
    SLICE_X2Y1           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.520    14.861    modulator_ipi_i/pwm_0/inst/freq_ce/clk_in
    SLICE_X2Y1           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[6]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.726    14.374    modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.686ns (33.047%)  route 3.416ns (66.953%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.160    modulator_ipi_i/pwm_0/inst/freq_ce/clk_in
    SLICE_X2Y0           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/Q
                         net (fo=4, routed)           0.966     6.644    modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.768 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_i_7/O
                         net (fo=1, routed)           0.000     6.768    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_i_7_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.318 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry/CO[3]
                         net (fo=1, routed)           0.000     7.318    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.432    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__0_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.546    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__2/CO[3]
                         net (fo=1, routed)           1.394     9.054    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__2_n_0
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.152     9.206 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          1.056    10.262    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig_i_1_n_0
    SLICE_X2Y1           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.520    14.861    modulator_ipi_i/pwm_0/inst/freq_ce/clk_in
    SLICE_X2Y1           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[7]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y1           FDRE (Setup_fdre_C_R)       -0.726    14.374    modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.686ns (33.979%)  route 3.276ns (66.021%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.160    modulator_ipi_i/pwm_0/inst/freq_ce/clk_in
    SLICE_X2Y0           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/Q
                         net (fo=4, routed)           0.966     6.644    modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.768 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_i_7/O
                         net (fo=1, routed)           0.000     6.768    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_i_7_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.318 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry/CO[3]
                         net (fo=1, routed)           0.000     7.318    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.432    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__0_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.546    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__2/CO[3]
                         net (fo=1, routed)           1.394     9.054    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__2_n_0
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.152     9.206 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.916    10.122    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.519    14.860    modulator_ipi_i/pwm_0/inst/freq_ce/clk_in
    SLICE_X2Y3           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[12]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.726    14.373    modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.686ns (33.979%)  route 3.276ns (66.021%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.160    modulator_ipi_i/pwm_0/inst/freq_ce/clk_in
    SLICE_X2Y0           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/Q
                         net (fo=4, routed)           0.966     6.644    modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.768 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_i_7/O
                         net (fo=1, routed)           0.000     6.768    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_i_7_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.318 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry/CO[3]
                         net (fo=1, routed)           0.000     7.318    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.432    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__0_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.546    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__2/CO[3]
                         net (fo=1, routed)           1.394     9.054    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__2_n_0
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.152     9.206 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.916    10.122    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.519    14.860    modulator_ipi_i/pwm_0/inst/freq_ce/clk_in
    SLICE_X2Y3           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[13]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.726    14.373    modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.686ns (33.979%)  route 3.276ns (66.021%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.160    modulator_ipi_i/pwm_0/inst/freq_ce/clk_in
    SLICE_X2Y0           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/Q
                         net (fo=4, routed)           0.966     6.644    modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.768 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_i_7/O
                         net (fo=1, routed)           0.000     6.768    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_i_7_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.318 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry/CO[3]
                         net (fo=1, routed)           0.000     7.318    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.432    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__0_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.546    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__2/CO[3]
                         net (fo=1, routed)           1.394     9.054    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__2_n_0
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.152     9.206 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.916    10.122    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.519    14.860    modulator_ipi_i/pwm_0/inst/freq_ce/clk_in
    SLICE_X2Y3           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[14]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.726    14.373    modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.686ns (33.979%)  route 3.276ns (66.021%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.639     5.160    modulator_ipi_i/pwm_0/inst/freq_ce/clk_in
    SLICE_X2Y0           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]/Q
                         net (fo=4, routed)           0.966     6.644    modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[3]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     6.768 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_i_7/O
                         net (fo=1, routed)           0.000     6.768    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_i_7_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.318 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry/CO[3]
                         net (fo=1, routed)           0.000     7.318    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.432    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__0_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.546    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__2/CO[3]
                         net (fo=1, routed)           1.394     9.054    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig0__15_carry__2_n_0
    SLICE_X4Y5           LUT3 (Prop_lut3_I0_O)        0.152     9.206 r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig_i_1/O
                         net (fo=33, routed)          0.916    10.122    modulator_ipi_i/pwm_0/inst/freq_ce/freq_trig_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.519    14.860    modulator_ipi_i/pwm_0/inst/freq_ce/clk_in
    SLICE_X2Y3           FDRE                                         r  modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[15]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y3           FDRE (Setup_fdre_C_R)       -0.726    14.373    modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 modulator_ipi_i/counter_0/inst/cnt_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/sine_0/inst/sine_out_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.829%)  route 0.204ns (59.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.449    modulator_ipi_i/counter_0/inst/clk_in
    SLICE_X9Y5           FDRE                                         r  modulator_ipi_i/counter_0/inst/cnt_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  modulator_ipi_i/counter_0/inst/cnt_out_reg[0]/Q
                         net (fo=1, routed)           0.204     1.794    modulator_ipi_i/sine_0/inst/ampl_cnt[0]
    RAMB18_X0Y0          RAMB18E1                                     r  modulator_ipi_i/sine_0/inst/sine_out_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.878     2.006    modulator_ipi_i/sine_0/inst/clk_in
    RAMB18_X0Y0          RAMB18E1                                     r  modulator_ipi_i/sine_0/inst/sine_out_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.691    modulator_ipi_i/sine_0/inst/sine_out_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 modulator_ipi_i/counter_0/inst/cnt_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/sine_0/inst/sine_out_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.955%)  route 0.201ns (55.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.449    modulator_ipi_i/counter_0/inst/clk_in
    SLICE_X8Y5           FDRE                                         r  modulator_ipi_i/counter_0/inst/cnt_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  modulator_ipi_i/counter_0/inst/cnt_out_reg[2]/Q
                         net (fo=1, routed)           0.201     1.814    modulator_ipi_i/sine_0/inst/ampl_cnt[2]
    RAMB18_X0Y0          RAMB18E1                                     r  modulator_ipi_i/sine_0/inst/sine_out_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.878     2.006    modulator_ipi_i/sine_0/inst/clk_in
    RAMB18_X0Y0          RAMB18E1                                     r  modulator_ipi_i/sine_0/inst/sine_out_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.691    modulator_ipi_i/sine_0/inst/sine_out_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 modulator_ipi_i/counter_0/inst/cnt_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/sine_0/inst/sine_out_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.763%)  route 0.202ns (55.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.449    modulator_ipi_i/counter_0/inst/clk_in
    SLICE_X8Y5           FDRE                                         r  modulator_ipi_i/counter_0/inst/cnt_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  modulator_ipi_i/counter_0/inst/cnt_out_reg[4]/Q
                         net (fo=1, routed)           0.202     1.815    modulator_ipi_i/sine_0/inst/ampl_cnt[4]
    RAMB18_X0Y0          RAMB18E1                                     r  modulator_ipi_i/sine_0/inst/sine_out_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.878     2.006    modulator_ipi_i/sine_0/inst/clk_in
    RAMB18_X0Y0          RAMB18E1                                     r  modulator_ipi_i/sine_0/inst/sine_out_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.691    modulator_ipi_i/sine_0/inst/sine_out_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 modulator_ipi_i/counter_0/inst/cnt_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/sine_0/inst/sine_out_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.588%)  route 0.204ns (55.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.449    modulator_ipi_i/counter_0/inst/clk_in
    SLICE_X8Y3           FDRE                                         r  modulator_ipi_i/counter_0/inst/cnt_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  modulator_ipi_i/counter_0/inst/cnt_out_reg[6]/Q
                         net (fo=1, routed)           0.204     1.817    modulator_ipi_i/sine_0/inst/ampl_cnt[6]
    RAMB18_X0Y0          RAMB18E1                                     r  modulator_ipi_i/sine_0/inst/sine_out_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.878     2.006    modulator_ipi_i/sine_0/inst/clk_in
    RAMB18_X0Y0          RAMB18E1                                     r  modulator_ipi_i/sine_0/inst/sine_out_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.691    modulator_ipi_i/sine_0/inst/sine_out_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 modulator_ipi_i/counter_0/inst/cnt_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/sine_0/inst/sine_out_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.520%)  route 0.204ns (55.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.449    modulator_ipi_i/counter_0/inst/clk_in
    SLICE_X8Y3           FDRE                                         r  modulator_ipi_i/counter_0/inst/cnt_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  modulator_ipi_i/counter_0/inst/cnt_out_reg[3]/Q
                         net (fo=1, routed)           0.204     1.817    modulator_ipi_i/sine_0/inst/ampl_cnt[3]
    RAMB18_X0Y0          RAMB18E1                                     r  modulator_ipi_i/sine_0/inst/sine_out_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.878     2.006    modulator_ipi_i/sine_0/inst/clk_in
    RAMB18_X0Y0          RAMB18E1                                     r  modulator_ipi_i/sine_0/inst/sine_out_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.691    modulator_ipi_i/sine_0/inst/sine_out_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 modulator_ipi_i/counter_0/inst/cnt_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/sine_0/inst/sine_out_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.042%)  route 0.208ns (55.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.449    modulator_ipi_i/counter_0/inst/clk_in
    SLICE_X8Y5           FDRE                                         r  modulator_ipi_i/counter_0/inst/cnt_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  modulator_ipi_i/counter_0/inst/cnt_out_reg[7]/Q
                         net (fo=1, routed)           0.208     1.821    modulator_ipi_i/sine_0/inst/ampl_cnt[7]
    RAMB18_X0Y0          RAMB18E1                                     r  modulator_ipi_i/sine_0/inst/sine_out_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.878     2.006    modulator_ipi_i/sine_0/inst/clk_in
    RAMB18_X0Y0          RAMB18E1                                     r  modulator_ipi_i/sine_0/inst/sine_out_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.691    modulator_ipi_i/sine_0/inst/sine_out_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 modulator_ipi_i/counter_0/inst/cnt_out_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/counter_0/inst/cnt_out_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.449    modulator_ipi_i/counter_0/inst/clk_in
    SLICE_X9Y4           FDRE                                         r  modulator_ipi_i/counter_0/inst/cnt_out_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  modulator_ipi_i/counter_0/inst/cnt_out_r_reg[5]/Q
                         net (fo=5, routed)           0.102     1.692    modulator_ipi_i/counter_0/inst/cnt_out_r[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.045     1.737 r  modulator_ipi_i/counter_0/inst/cnt_out_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.737    modulator_ipi_i/counter_0/inst/cnt_out_r_0[6]
    SLICE_X8Y4           FDRE                                         r  modulator_ipi_i/counter_0/inst/cnt_out_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.836     1.963    modulator_ipi_i/counter_0/inst/clk_in
    SLICE_X8Y4           FDRE                                         r  modulator_ipi_i/counter_0/inst/cnt_out_r_reg[6]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y4           FDRE (Hold_fdre_C_D)         0.120     1.582    modulator_ipi_i/counter_0/inst/cnt_out_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 modulator_ipi_i/counter_0/inst/cnt_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/sine_0/inst/sine_out_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.967%)  route 0.262ns (65.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.449    modulator_ipi_i/counter_0/inst/clk_in
    SLICE_X9Y5           FDRE                                         r  modulator_ipi_i/counter_0/inst/cnt_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  modulator_ipi_i/counter_0/inst/cnt_out_reg[1]/Q
                         net (fo=1, routed)           0.262     1.852    modulator_ipi_i/sine_0/inst/ampl_cnt[1]
    RAMB18_X0Y0          RAMB18E1                                     r  modulator_ipi_i/sine_0/inst/sine_out_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.878     2.006    modulator_ipi_i/sine_0/inst/clk_in
    RAMB18_X0Y0          RAMB18E1                                     r  modulator_ipi_i/sine_0/inst/sine_out_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.691    modulator_ipi_i/sine_0/inst/sine_out_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 modulator_ipi_i/counter_0/inst/cnt_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/sine_0/inst/sine_out_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.025%)  route 0.256ns (60.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.449    modulator_ipi_i/counter_0/inst/clk_in
    SLICE_X8Y5           FDRE                                         r  modulator_ipi_i/counter_0/inst/cnt_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  modulator_ipi_i/counter_0/inst/cnt_out_reg[5]/Q
                         net (fo=1, routed)           0.256     1.869    modulator_ipi_i/sine_0/inst/ampl_cnt[5]
    RAMB18_X0Y0          RAMB18E1                                     r  modulator_ipi_i/sine_0/inst/sine_out_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.878     2.006    modulator_ipi_i/sine_0/inst/clk_in
    RAMB18_X0Y0          RAMB18E1                                     r  modulator_ipi_i/sine_0/inst/sine_out_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.691    modulator_ipi_i/sine_0/inst/sine_out_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 modulator_ipi_i/counter_0/inst/cnt_out_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modulator_ipi_i/counter_0/inst/cnt_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.408%)  route 0.156ns (52.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.449    modulator_ipi_i/counter_0/inst/clk_in
    SLICE_X9Y4           FDRE                                         r  modulator_ipi_i/counter_0/inst/cnt_out_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  modulator_ipi_i/counter_0/inst/cnt_out_r_reg[5]/Q
                         net (fo=5, routed)           0.156     1.747    modulator_ipi_i/counter_0/inst/cnt_out_r[5]
    SLICE_X8Y5           FDRE                                         r  modulator_ipi_i/counter_0/inst/cnt_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.836     1.963    modulator_ipi_i/counter_0/inst/clk_in
    SLICE_X8Y5           FDRE                                         r  modulator_ipi_i/counter_0/inst/cnt_out_reg[5]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.063     1.528    modulator_ipi_i/counter_0/inst/cnt_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    modulator_ipi_i/sine_0/inst/sine_out_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y4     modulator_ipi_i/counter_0/inst/cnt_out_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y4     modulator_ipi_i/counter_0/inst/cnt_out_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y4     modulator_ipi_i/counter_0/inst/cnt_out_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y4     modulator_ipi_i/counter_0/inst/cnt_out_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y4     modulator_ipi_i/counter_0/inst/cnt_out_r_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y4     modulator_ipi_i/counter_0/inst/cnt_out_r_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y4     modulator_ipi_i/counter_0/inst/cnt_out_r_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y4     modulator_ipi_i/counter_0/inst/cnt_out_r_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y7     modulator_ipi_i/frequency_trigger_0/inst/freq_cnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y7     modulator_ipi_i/frequency_trigger_0/inst/freq_cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y7     modulator_ipi_i/frequency_trigger_0/inst/freq_cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y7     modulator_ipi_i/frequency_trigger_0/inst/freq_cnt_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y4     modulator_ipi_i/frequency_trigger_0/inst/freq_trig_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y7     modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y7     modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y7     modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y7     modulator_ipi_i/pwm_0/inst/freq_ce/freq_cnt_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y4     modulator_ipi_i/counter_0/inst/cnt_out_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y4     modulator_ipi_i/counter_0/inst/cnt_out_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y4     modulator_ipi_i/counter_0/inst/cnt_out_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     modulator_ipi_i/counter_0/inst/cnt_out_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y4     modulator_ipi_i/counter_0/inst/cnt_out_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y4     modulator_ipi_i/counter_0/inst/cnt_out_r_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y4     modulator_ipi_i/counter_0/inst/cnt_out_r_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     modulator_ipi_i/counter_0/inst/cnt_out_r_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     modulator_ipi_i/counter_0/inst/cnt_out_r_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y3     modulator_ipi_i/frequency_trigger_0/inst/freq_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y3     modulator_ipi_i/frequency_trigger_0/inst/freq_cnt_reg[14]/C



