

================================================================
== Vitis HLS Report for 'IDCT2B64'
================================================================
* Date:           Fri Nov 21 21:48:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct2_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.199 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.19>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_16_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_16_val" [src/IDCT2.cpp:202]   --->   Operation 3 'read' 'in_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_15_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_15_val" [src/IDCT2.cpp:202]   --->   Operation 4 'read' 'in_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_14_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_14_val" [src/IDCT2.cpp:202]   --->   Operation 5 'read' 'in_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_13_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_13_val" [src/IDCT2.cpp:202]   --->   Operation 6 'read' 'in_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_12_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_12_val" [src/IDCT2.cpp:202]   --->   Operation 7 'read' 'in_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_11_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_11_val" [src/IDCT2.cpp:202]   --->   Operation 8 'read' 'in_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_10_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_10_val" [src/IDCT2.cpp:202]   --->   Operation 9 'read' 'in_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_9_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_9_val" [src/IDCT2.cpp:202]   --->   Operation 10 'read' 'in_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_8_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_8_val" [src/IDCT2.cpp:202]   --->   Operation 11 'read' 'in_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_7_val" [src/IDCT2.cpp:202]   --->   Operation 12 'read' 'in_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_6_val" [src/IDCT2.cpp:202]   --->   Operation 13 'read' 'in_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_5_val" [src/IDCT2.cpp:202]   --->   Operation 14 'read' 'in_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_4_val" [src/IDCT2.cpp:202]   --->   Operation 15 'read' 'in_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_3_val" [src/IDCT2.cpp:202]   --->   Operation 16 'read' 'in_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_2_val" [src/IDCT2.cpp:202]   --->   Operation 17 'read' 'in_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_1_val" [src/IDCT2.cpp:202]   --->   Operation 18 'read' 'in_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_0_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_0_val" [src/IDCT2.cpp:202]   --->   Operation 19 'read' 'in_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i32 %in_16_val_read" [src/IDCT2.cpp:202]   --->   Operation 20 'trunc' 'trunc_ln202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (7.19ns)   --->   "%call_ret = call i1024 @IDCT2B32, i26 %in_0_val_read, i32 %in_2_val_read, i32 %in_4_val_read, i32 %in_6_val_read, i32 %in_8_val_read, i32 %in_10_val_read, i32 %in_12_val_read, i32 %in_14_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i26 %trunc_ln202, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read" [src/IDCT2.cpp:239]   --->   Operation 21 'call' 'call_ret' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node sub_ln243)   --->   "%shl_ln243 = shl i32 %in_1_val_read, i32 7" [src/IDCT2.cpp:243]   --->   Operation 22 'shl' 'shl_ln243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln243_1 = shl i32 %in_1_val_read, i32 5" [src/IDCT2.cpp:243]   --->   Operation 23 'shl' 'shl_ln243_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln243 = sub i32 %shl_ln243, i32 %shl_ln243_1" [src/IDCT2.cpp:243]   --->   Operation 24 'sub' 'sub_ln243' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln243_2 = shl i32 %in_1_val_read, i32 2" [src/IDCT2.cpp:243]   --->   Operation 25 'shl' 'shl_ln243_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_1 = sub i32 %sub_ln243, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 26 'sub' 'sub_ln243_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_2 = sub i32 %sub_ln243_1, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 27 'sub' 'sub_ln243_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln243_3 = shl i32 %in_7_val_read, i32 7" [src/IDCT2.cpp:243]   --->   Operation 28 'shl' 'shl_ln243_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln243_4 = shl i32 %in_7_val_read, i32 5" [src/IDCT2.cpp:243]   --->   Operation 29 'shl' 'shl_ln243_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_3 = sub i32 %shl_ln243_3, i32 %shl_ln243_4" [src/IDCT2.cpp:243]   --->   Operation 30 'sub' 'sub_ln243_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln243_5 = shl i32 %in_7_val_read, i32 3" [src/IDCT2.cpp:243]   --->   Operation 31 'shl' 'shl_ln243_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_4 = sub i32 %sub_ln243_3, i32 %shl_ln243_5" [src/IDCT2.cpp:243]   --->   Operation 32 'sub' 'sub_ln243_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln243_6 = shl i32 %in_7_val_read, i32 1" [src/IDCT2.cpp:243]   --->   Operation 33 'shl' 'shl_ln243_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.01ns)   --->   "%add_ln243 = add i32 %sub_ln243_4, i32 %shl_ln243_6" [src/IDCT2.cpp:243]   --->   Operation 34 'add' 'add_ln243' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node sub_ln243_5)   --->   "%shl_ln243_7 = shl i32 %in_9_val_read, i32 7" [src/IDCT2.cpp:243]   --->   Operation 35 'shl' 'shl_ln243_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln243_8 = shl i32 %in_9_val_read, i32 5" [src/IDCT2.cpp:243]   --->   Operation 36 'shl' 'shl_ln243_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln243_5 = sub i32 %shl_ln243_7, i32 %shl_ln243_8" [src/IDCT2.cpp:243]   --->   Operation 37 'sub' 'sub_ln243_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln243_9 = shl i32 %in_9_val_read, i32 3" [src/IDCT2.cpp:243]   --->   Operation 38 'shl' 'shl_ln243_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.01ns)   --->   "%sub_ln243_6 = sub i32 %sub_ln243_5, i32 %shl_ln243_9" [src/IDCT2.cpp:243]   --->   Operation 39 'sub' 'sub_ln243_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln243_10 = shl i32 %in_11_val_read, i32 7" [src/IDCT2.cpp:243]   --->   Operation 40 'shl' 'shl_ln243_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln243_11 = shl i32 %in_11_val_read, i32 5" [src/IDCT2.cpp:243]   --->   Operation 41 'shl' 'shl_ln243_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_7 = sub i32 %shl_ln243_10, i32 %shl_ln243_11" [src/IDCT2.cpp:243]   --->   Operation 42 'sub' 'sub_ln243_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln243_12 = shl i32 %in_11_val_read, i32 3" [src/IDCT2.cpp:243]   --->   Operation 43 'shl' 'shl_ln243_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_8 = sub i32 %sub_ln243_7, i32 %shl_ln243_12" [src/IDCT2.cpp:243]   --->   Operation 44 'sub' 'sub_ln243_8' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_9 = sub i32 %sub_ln243_8, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 45 'sub' 'sub_ln243_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node sub_ln243_10)   --->   "%shl_ln243_13 = shl i32 %in_13_val_read, i32 7" [src/IDCT2.cpp:243]   --->   Operation 46 'shl' 'shl_ln243_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln243_14 = shl i32 %in_13_val_read, i32 5" [src/IDCT2.cpp:243]   --->   Operation 47 'shl' 'shl_ln243_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln243_10 = sub i32 %shl_ln243_13, i32 %shl_ln243_14" [src/IDCT2.cpp:243]   --->   Operation 48 'sub' 'sub_ln243_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln243_15 = shl i32 %in_13_val_read, i32 3" [src/IDCT2.cpp:243]   --->   Operation 49 'shl' 'shl_ln243_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.01ns)   --->   "%sub_ln243_11 = sub i32 %sub_ln243_10, i32 %shl_ln243_15" [src/IDCT2.cpp:243]   --->   Operation 50 'sub' 'sub_ln243_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln243_16 = shl i32 %in_13_val_read, i32 1" [src/IDCT2.cpp:243]   --->   Operation 51 'shl' 'shl_ln243_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_12 = sub i32 %sub_ln243_11, i32 %shl_ln243_16" [src/IDCT2.cpp:243]   --->   Operation 52 'sub' 'sub_ln243_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln243_17 = shl i32 %in_15_val_read, i32 6" [src/IDCT2.cpp:243]   --->   Operation 53 'shl' 'shl_ln243_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln243_18 = shl i32 %in_15_val_read, i32 4" [src/IDCT2.cpp:243]   --->   Operation 54 'shl' 'shl_ln243_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_1 = add i32 %shl_ln243_17, i32 %shl_ln243_18" [src/IDCT2.cpp:243]   --->   Operation 55 'add' 'add_ln243_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln243_19 = shl i32 %in_15_val_read, i32 2" [src/IDCT2.cpp:243]   --->   Operation 56 'shl' 'shl_ln243_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln243_2 = add i32 %add_ln243_1, i32 %shl_ln243_19" [src/IDCT2.cpp:243]   --->   Operation 57 'add' 'add_ln243_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln244 = shl i32 %in_16_val_read, i32 6" [src/IDCT2.cpp:244]   --->   Operation 58 'shl' 'shl_ln244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln244_1 = shl i32 %in_16_val_read, i32 4" [src/IDCT2.cpp:244]   --->   Operation 59 'shl' 'shl_ln244_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.01ns)   --->   "%add_ln244 = add i32 %shl_ln244, i32 %shl_ln244_1" [src/IDCT2.cpp:244]   --->   Operation 60 'add' 'add_ln244' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln244_2 = shl i32 %in_16_val_read, i32 2" [src/IDCT2.cpp:244]   --->   Operation 61 'shl' 'shl_ln244_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.01ns)   --->   "%add_ln244_1 = add i32 %add_ln244, i32 %shl_ln244_2" [src/IDCT2.cpp:244]   --->   Operation 62 'add' 'add_ln244_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244 = sub i32 %add_ln244_1, i32 %in_16_val_read" [src/IDCT2.cpp:244]   --->   Operation 63 'sub' 'sub_ln244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (1.01ns)   --->   "%add_ln244_2 = add i32 %add_ln244, i32 %in_16_val_read" [src/IDCT2.cpp:244]   --->   Operation 64 'add' 'add_ln244_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_1 = sub i32 %add_ln244, i32 %shl_ln244_2" [src/IDCT2.cpp:244]   --->   Operation 65 'sub' 'sub_ln244_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 66 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln244_3 = add i32 %sub_ln244_1, i32 %in_16_val_read" [src/IDCT2.cpp:244]   --->   Operation 66 'add' 'add_ln244_3' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 67 [1/1] (1.01ns)   --->   "%add_ln244_4 = add i32 %shl_ln244, i32 %shl_ln244_2" [src/IDCT2.cpp:244]   --->   Operation 67 'add' 'add_ln244_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.01ns)   --->   "%add_ln244_5 = add i32 %add_ln244_4, i32 %in_16_val_read" [src/IDCT2.cpp:244]   --->   Operation 68 'add' 'add_ln244_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_6 = add i32 %shl_ln244, i32 %in_16_val_read" [src/IDCT2.cpp:244]   --->   Operation 69 'add' 'add_ln244_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln245 = shl i32 %in_16_val_read, i32 1" [src/IDCT2.cpp:245]   --->   Operation 70 'shl' 'shl_ln245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245 = sub i32 %shl_ln244, i32 %shl_ln245" [src/IDCT2.cpp:245]   --->   Operation 71 'sub' 'sub_ln245' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 72 [1/1] (1.01ns)   --->   "%sub_ln245_1 = sub i32 %shl_ln244, i32 %shl_ln244_2" [src/IDCT2.cpp:245]   --->   Operation 72 'sub' 'sub_ln245_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (1.01ns)   --->   "%sub_ln245_2 = sub i32 %sub_ln245_1, i32 %in_16_val_read" [src/IDCT2.cpp:245]   --->   Operation 73 'sub' 'sub_ln245_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln245_1 = shl i32 %in_16_val_read, i32 3" [src/IDCT2.cpp:245]   --->   Operation 74 'shl' 'shl_ln245_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.01ns)   --->   "%sub_ln245_3 = sub i32 %shl_ln244, i32 %shl_ln245_1" [src/IDCT2.cpp:245]   --->   Operation 75 'sub' 'sub_ln245_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.01ns)   --->   "%sub_ln245_4 = sub i32 %shl_ln244, i32 %shl_ln244_1" [src/IDCT2.cpp:245]   --->   Operation 76 'sub' 'sub_ln245_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.01ns)   --->   "%add_ln245 = add i32 %sub_ln245_4, i32 %shl_ln244_2" [src/IDCT2.cpp:245]   --->   Operation 77 'add' 'add_ln245' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.01ns)   --->   "%sub_ln245_5 = sub i32 %sub_ln245_4, i32 %shl_ln244_2" [src/IDCT2.cpp:245]   --->   Operation 78 'sub' 'sub_ln245_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln245_2 = shl i32 %in_16_val_read, i32 5" [src/IDCT2.cpp:245]   --->   Operation 79 'shl' 'shl_ln245_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.01ns)   --->   "%add_ln245_1 = add i32 %shl_ln245_2, i32 %shl_ln244_2" [src/IDCT2.cpp:245]   --->   Operation 80 'add' 'add_ln245_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.01ns)   --->   "%add_ln245_2 = add i32 %add_ln245_1, i32 %in_16_val_read" [src/IDCT2.cpp:245]   --->   Operation 81 'add' 'add_ln245_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.01ns)   --->   "%sub_ln246_1 = sub i32 %shl_ln245_2, i32 %shl_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 82 'sub' 'sub_ln246_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_2 = sub i32 %shl_ln245_2, i32 %shl_ln245_1" [src/IDCT2.cpp:246]   --->   Operation 83 'sub' 'sub_ln246_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 84 [1/1] (1.01ns)   --->   "%add_ln246_11 = add i32 %shl_ln244_1, i32 %shl_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 84 'add' 'add_ln246_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (1.01ns)   --->   "%sub_ln246_3 = sub i32 %shl_ln244_1, i32 %shl_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 85 'sub' 'sub_ln246_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (1.01ns)   --->   "%sub_ln246_4 = sub i32 %sub_ln246_3, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 86 'sub' 'sub_ln246_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %in_5_val_read, i32 %in_3_val_read" [src/IDCT2.cpp:202]   --->   Operation 87 'add' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln246_23)   --->   "%shl_ln246 = shl i32 %in_16_val_read, i32 9" [src/IDCT2.cpp:246]   --->   Operation 88 'shl' 'shl_ln246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln246_23 = add i32 %shl_ln246, i32 %shl_ln245_2" [src/IDCT2.cpp:246]   --->   Operation 89 'add' 'add_ln246_23' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (1.01ns)   --->   "%sub_ln246_5 = sub i32 %add_ln246_23, i32 %shl_ln245_1" [src/IDCT2.cpp:246]   --->   Operation 90 'sub' 'sub_ln246_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_35 = add i32 %sub_ln246_5, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 91 'add' 'add_ln246_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 92 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246 = add i32 %tmp, i32 %in_7_val_read" [src/IDCT2.cpp:246]   --->   Operation 92 'add' 'add_ln246' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln246_1 = shl i32 %add_ln246, i32 7" [src/IDCT2.cpp:246]   --->   Operation 93 'shl' 'shl_ln246_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln246_2 = shl i32 %add_ln246, i32 5" [src/IDCT2.cpp:246]   --->   Operation 94 'shl' 'shl_ln246_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_6 = sub i32 %shl_ln246_1, i32 %shl_ln246_2" [src/IDCT2.cpp:246]   --->   Operation 95 'sub' 'sub_ln246_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln246_3 = shl i32 %add_ln246, i32 3" [src/IDCT2.cpp:246]   --->   Operation 96 'shl' 'shl_ln246_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln246_7 = sub i32 %sub_ln246_6, i32 %shl_ln246_3" [src/IDCT2.cpp:246]   --->   Operation 97 'sub' 'sub_ln246_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln246_4 = shl i32 %add_ln246, i32 1" [src/IDCT2.cpp:246]   --->   Operation 98 'shl' 'shl_ln246_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_47 = add i32 %sub_ln246_7, i32 %shl_ln246_4" [src/IDCT2.cpp:246]   --->   Operation 99 'add' 'add_ln246_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 100 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_1 = add i32 %sub_ln243_2, i32 %sub_ln243_9" [src/IDCT2.cpp:246]   --->   Operation 100 'add' 'add_ln246_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 101 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_2 = add i32 %add_ln246_1, i32 %add_ln246_47" [src/IDCT2.cpp:246]   --->   Operation 101 'add' 'add_ln246_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_3 = add i32 %sub_ln243_6, i32 %add_ln243_2" [src/IDCT2.cpp:246]   --->   Operation 102 'add' 'add_ln246_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 103 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_4 = add i32 %sub_ln243_12, i32 %add_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 103 'add' 'add_ln246_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 104 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_5 = add i32 %add_ln246_4, i32 %add_ln246_3" [src/IDCT2.cpp:246]   --->   Operation 104 'add' 'add_ln246_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_6 = add i32 %add_ln246_5, i32 %add_ln246_2" [src/IDCT2.cpp:246]   --->   Operation 105 'add' 'add_ln246_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln246_5 = shl i32 %in_16_val_read, i32 8" [src/IDCT2.cpp:246]   --->   Operation 106 'shl' 'shl_ln246_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_61 = add i32 %shl_ln246_5, i32 %shl_ln244" [src/IDCT2.cpp:246]   --->   Operation 107 'add' 'add_ln246_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 108 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln246_8 = sub i32 %add_ln246_61, i32 %shl_ln245_1" [src/IDCT2.cpp:246]   --->   Operation 108 'sub' 'sub_ln246_8' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 109 [1/1] (1.01ns)   --->   "%sub_ln246_9 = sub i32 %sub_ln246_8, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 109 'sub' 'sub_ln246_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln246_6 = shl i32 %in_16_val_read, i32 7" [src/IDCT2.cpp:246]   --->   Operation 110 'shl' 'shl_ln246_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.01ns)   --->   "%add_ln246_76 = add i32 %shl_ln246_6, i32 %shl_ln245_1" [src/IDCT2.cpp:246]   --->   Operation 111 'add' 'add_ln246_76' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (1.01ns)   --->   "%add_ln246_88 = add i32 %add_ln246_76, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 112 'add' 'add_ln246_88' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (1.01ns)   --->   "%add_ln246_7 = add i32 %add_ln244_5, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 113 'add' 'add_ln246_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_8 = add i32 %add_ln246_7, i32 %add_ln246_88" [src/IDCT2.cpp:246]   --->   Operation 114 'add' 'add_ln246_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 115 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_9 = add i32 %add_ln246_8, i32 %sub_ln246_9" [src/IDCT2.cpp:246]   --->   Operation 115 'add' 'add_ln246_9' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 116 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_10 = add i32 %add_ln246_9, i32 %add_ln246_6" [src/IDCT2.cpp:246]   --->   Operation 116 'add' 'add_ln246_10' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 117 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds = add i32 %add_ln246_10, i32 %add_ln246_35" [src/IDCT2.cpp:246]   --->   Operation 117 'add' 'odds' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln243_20 = shl i32 %in_1_val_read, i32 3" [src/IDCT2.cpp:243]   --->   Operation 118 'shl' 'shl_ln243_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (1.01ns)   --->   "%sub_ln243_13 = sub i32 %sub_ln243, i32 %shl_ln243_20" [src/IDCT2.cpp:243]   --->   Operation 119 'sub' 'sub_ln243_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln243_21 = shl i32 %in_1_val_read, i32 1" [src/IDCT2.cpp:243]   --->   Operation 120 'shl' 'shl_ln243_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.01ns)   --->   "%add_ln243_3 = add i32 %sub_ln243_13, i32 %shl_ln243_21" [src/IDCT2.cpp:243]   --->   Operation 121 'add' 'add_ln243_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln243_22 = shl i32 %in_3_val_read, i32 7" [src/IDCT2.cpp:243]   --->   Operation 122 'shl' 'shl_ln243_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln243_23 = shl i32 %in_3_val_read, i32 5" [src/IDCT2.cpp:243]   --->   Operation 123 'shl' 'shl_ln243_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_14 = sub i32 %shl_ln243_22, i32 %shl_ln243_23" [src/IDCT2.cpp:243]   --->   Operation 124 'sub' 'sub_ln243_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln243_24 = shl i32 %in_3_val_read, i32 3" [src/IDCT2.cpp:243]   --->   Operation 125 'shl' 'shl_ln243_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_15 = sub i32 %sub_ln243_14, i32 %shl_ln243_24" [src/IDCT2.cpp:243]   --->   Operation 126 'sub' 'sub_ln243_15' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln243_25 = shl i32 %in_5_val_read, i32 6" [src/IDCT2.cpp:243]   --->   Operation 127 'shl' 'shl_ln243_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln243_26 = shl i32 %in_5_val_read, i32 4" [src/IDCT2.cpp:243]   --->   Operation 128 'shl' 'shl_ln243_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (1.01ns)   --->   "%add_ln243_4 = add i32 %shl_ln243_25, i32 %shl_ln243_26" [src/IDCT2.cpp:243]   --->   Operation 129 'add' 'add_ln243_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln243_27 = shl i32 %in_5_val_read, i32 2" [src/IDCT2.cpp:243]   --->   Operation 130 'shl' 'shl_ln243_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_5 = add i32 %add_ln243_4, i32 %shl_ln243_27" [src/IDCT2.cpp:243]   --->   Operation 131 'add' 'add_ln243_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln243_28 = shl i32 %in_7_val_read, i32 6" [src/IDCT2.cpp:243]   --->   Operation 132 'shl' 'shl_ln243_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln243_29 = shl i32 %in_7_val_read, i32 4" [src/IDCT2.cpp:243]   --->   Operation 133 'shl' 'shl_ln243_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.01ns)   --->   "%add_ln243_6 = add i32 %shl_ln243_28, i32 %shl_ln243_29" [src/IDCT2.cpp:243]   --->   Operation 134 'add' 'add_ln243_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (1.01ns)   --->   "%sub_ln243_16 = sub i32 %add_ln243_6, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 135 'sub' 'sub_ln243_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln243_30 = shl i32 %in_9_val_read, i32 6" [src/IDCT2.cpp:243]   --->   Operation 136 'shl' 'shl_ln243_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (1.01ns)   --->   "%add_ln243_7 = add i32 %shl_ln243_30, i32 %shl_ln243_9" [src/IDCT2.cpp:243]   --->   Operation 137 'add' 'add_ln243_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_17 = sub i32 %add_ln243_7, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 138 'sub' 'sub_ln243_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln243_31 = shl i32 %in_11_val_read, i32 6" [src/IDCT2.cpp:243]   --->   Operation 139 'shl' 'shl_ln243_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln243_32 = shl i32 %in_11_val_read, i32 1" [src/IDCT2.cpp:243]   --->   Operation 140 'shl' 'shl_ln243_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_18 = sub i32 %shl_ln243_31, i32 %shl_ln243_32" [src/IDCT2.cpp:243]   --->   Operation 141 'sub' 'sub_ln243_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln243_33 = shl i32 %in_13_val_read, i32 6" [src/IDCT2.cpp:243]   --->   Operation 142 'shl' 'shl_ln243_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln243_34 = shl i32 %in_13_val_read, i32 4" [src/IDCT2.cpp:243]   --->   Operation 143 'shl' 'shl_ln243_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.01ns)   --->   "%sub_ln243_19 = sub i32 %shl_ln243_33, i32 %shl_ln243_34" [src/IDCT2.cpp:243]   --->   Operation 144 'sub' 'sub_ln243_19' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln243_35 = shl i32 %in_13_val_read, i32 2" [src/IDCT2.cpp:243]   --->   Operation 145 'shl' 'shl_ln243_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (1.01ns)   --->   "%add_ln243_8 = add i32 %sub_ln243_19, i32 %shl_ln243_35" [src/IDCT2.cpp:243]   --->   Operation 146 'add' 'add_ln243_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln243_36 = shl i32 %in_15_val_read, i32 5" [src/IDCT2.cpp:243]   --->   Operation 147 'shl' 'shl_ln243_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln243_37 = shl i32 %in_15_val_read, i32 3" [src/IDCT2.cpp:243]   --->   Operation 148 'shl' 'shl_ln243_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (1.01ns)   --->   "%add_ln243_9 = add i32 %shl_ln243_36, i32 %shl_ln243_37" [src/IDCT2.cpp:243]   --->   Operation 149 'add' 'add_ln243_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_10 = add i32 %add_ln243_9, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 150 'add' 'add_ln243_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 151 [1/1] (1.01ns)   --->   "%sub_ln244_2 = sub i32 %shl_ln245_1, i32 %shl_ln245_2" [src/IDCT2.cpp:244]   --->   Operation 151 'sub' 'sub_ln244_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (3.42ns)   --->   "%mul_ln244 = mul i32 %in_16_val_read, i32 4294967259" [src/IDCT2.cpp:244]   --->   Operation 152 'mul' 'mul_ln244' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (1.01ns)   --->   "%sub_ln244_3 = sub i32 %shl_ln244_1, i32 %shl_ln244" [src/IDCT2.cpp:244]   --->   Operation 153 'sub' 'sub_ln244_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (3.42ns)   --->   "%mul_ln244_1 = mul i32 %in_16_val_read, i32 4294967237" [src/IDCT2.cpp:244]   --->   Operation 154 'mul' 'mul_ln244_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (3.42ns)   --->   "%mul_ln245 = mul i32 %in_16_val_read, i32 4294967219" [src/IDCT2.cpp:245]   --->   Operation 155 'mul' 'mul_ln245' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (3.42ns)   --->   "%mul_ln245_1 = mul i32 %in_16_val_read, i32 4294967213" [src/IDCT2.cpp:245]   --->   Operation 156 'mul' 'mul_ln245_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (3.42ns)   --->   "%mul_ln245_2 = mul i32 %in_16_val_read, i32 4294967209" [src/IDCT2.cpp:245]   --->   Operation 157 'mul' 'mul_ln245_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (3.42ns)   --->   "%mul_ln245_3 = mul i32 %in_16_val_read, i32 4294967206" [src/IDCT2.cpp:245]   --->   Operation 158 'mul' 'mul_ln245_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (3.42ns)   --->   "%mul_ln245_4 = mul i32 %in_16_val_read, i32 4294967210" [src/IDCT2.cpp:245]   --->   Operation 159 'mul' 'mul_ln245_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (3.42ns)   --->   "%mul_ln246 = mul i32 %in_16_val_read, i32 4294967215" [src/IDCT2.cpp:246]   --->   Operation 160 'mul' 'mul_ln246' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (3.42ns)   --->   "%mul_ln246_1 = mul i32 %in_16_val_read, i32 4294967223" [src/IDCT2.cpp:246]   --->   Operation 161 'mul' 'mul_ln246_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (1.01ns)   --->   "%sub_ln246_10 = sub i32 0, i32 %shl_ln244" [src/IDCT2.cpp:246]   --->   Operation 162 'sub' 'sub_ln246_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (1.01ns)   --->   "%sub_ln246_11 = sub i32 %sub_ln246_10, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 163 'sub' 'sub_ln246_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (3.42ns)   --->   "%mul_ln246_2 = mul i32 %in_16_val_read, i32 4294967252" [src/IDCT2.cpp:246]   --->   Operation 164 'mul' 'mul_ln246_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (1.01ns)   --->   "%sub_ln246_12 = sub i32 0, i32 %shl_ln245_2" [src/IDCT2.cpp:246]   --->   Operation 165 'sub' 'sub_ln246_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (1.01ns)   --->   "%sub_ln246_13 = sub i32 %sub_ln246_12, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 166 'sub' 'sub_ln246_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (1.01ns)   --->   "%sub_ln246_14 = sub i32 %in_16_val_read, i32 %shl_ln245_1" [src/IDCT2.cpp:246]   --->   Operation 167 'sub' 'sub_ln246_14' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (3.42ns)   --->   "%mul_ln246_3 = mul i32 %in_16_val_read, i32 4294966192" [src/IDCT2.cpp:246]   --->   Operation 168 'mul' 'mul_ln246_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_12 = add i32 %sub_ln243_15, i32 %add_ln243_5" [src/IDCT2.cpp:246]   --->   Operation 169 'add' 'add_ln246_12' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 170 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_13 = add i32 %add_ln243_3, i32 %sub_ln243_17" [src/IDCT2.cpp:246]   --->   Operation 170 'add' 'add_ln246_13' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_14 = add i32 %add_ln246_13, i32 %add_ln246_12" [src/IDCT2.cpp:246]   --->   Operation 171 'add' 'add_ln246_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_15 = add i32 %sub_ln243_16, i32 %add_ln243_8" [src/IDCT2.cpp:246]   --->   Operation 172 'add' 'add_ln246_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 173 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_16 = add i32 %sub_ln243_18, i32 %sub_ln246_1" [src/IDCT2.cpp:246]   --->   Operation 173 'add' 'add_ln246_16' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 174 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_17 = add i32 %add_ln246_16, i32 %add_ln246_15" [src/IDCT2.cpp:246]   --->   Operation 174 'add' 'add_ln246_17' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 175 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_18 = add i32 %add_ln246_17, i32 %add_ln246_14" [src/IDCT2.cpp:246]   --->   Operation 175 'add' 'add_ln246_18' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 176 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_19 = add i32 %add_ln243_10, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 176 'add' 'add_ln246_19' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_15 = sub i32 0, i32 %shl_ln245_1" [src/IDCT2.cpp:246]   --->   Operation 177 'sub' 'sub_ln246_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 178 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln246_16 = sub i32 %sub_ln246_15, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 178 'sub' 'sub_ln246_16' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_20 = add i32 %sub_ln246_16, i32 %add_ln246_19" [src/IDCT2.cpp:246]   --->   Operation 179 'add' 'add_ln246_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 180 [1/1] (3.42ns)   --->   "%mul_ln246_4 = mul i32 %in_16_val_read, i32 4294967193" [src/IDCT2.cpp:246]   --->   Operation 180 'mul' 'mul_ln246_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_21 = add i32 %mul_ln246_4, i32 %add_ln246_20" [src/IDCT2.cpp:246]   --->   Operation 181 'add' 'add_ln246_21' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_22 = add i32 %add_ln246_21, i32 %add_ln246_18" [src/IDCT2.cpp:246]   --->   Operation 182 'add' 'add_ln246_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 183 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_1 = add i32 %add_ln246_22, i32 %mul_ln246_3" [src/IDCT2.cpp:246]   --->   Operation 183 'add' 'odds_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln243_38 = shl i32 %in_3_val_read, i32 6" [src/IDCT2.cpp:243]   --->   Operation 184 'shl' 'shl_ln243_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln243_39 = shl i32 %in_3_val_read, i32 4" [src/IDCT2.cpp:243]   --->   Operation 185 'shl' 'shl_ln243_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (1.01ns)   --->   "%add_ln243_11 = add i32 %shl_ln243_38, i32 %shl_ln243_39" [src/IDCT2.cpp:243]   --->   Operation 186 'add' 'add_ln243_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln243_40 = shl i32 %in_3_val_read, i32 2" [src/IDCT2.cpp:243]   --->   Operation 187 'shl' 'shl_ln243_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (1.01ns)   --->   "%add_ln243_12 = add i32 %add_ln243_11, i32 %shl_ln243_40" [src/IDCT2.cpp:243]   --->   Operation 188 'add' 'add_ln243_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln243_41 = shl i32 %in_5_val_read, i32 3" [src/IDCT2.cpp:243]   --->   Operation 189 'shl' 'shl_ln243_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_13 = add i32 %shl_ln243_25, i32 %shl_ln243_41" [src/IDCT2.cpp:243]   --->   Operation 190 'add' 'add_ln243_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 191 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln243_14 = add i32 %add_ln243_13, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 191 'add' 'add_ln243_14' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln243_42 = shl i32 %in_7_val_read, i32 2" [src/IDCT2.cpp:243]   --->   Operation 192 'shl' 'shl_ln243_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (1.01ns)   --->   "%sub_ln243_20 = sub i32 %shl_ln243_28, i32 %shl_ln243_42" [src/IDCT2.cpp:243]   --->   Operation 193 'sub' 'sub_ln243_20' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_21 = sub i32 %sub_ln243_20, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 194 'sub' 'sub_ln243_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 195 [1/1] (1.01ns)   --->   "%add_ln243_15 = add i32 %shl_ln243_8, i32 %shl_ln243_9" [src/IDCT2.cpp:243]   --->   Operation 195 'add' 'add_ln243_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_16 = add i32 %add_ln243_15, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 196 'add' 'add_ln243_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln243_43 = shl i32 %in_11_val_read, i32 4" [src/IDCT2.cpp:243]   --->   Operation 197 'shl' 'shl_ln243_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln243_44 = shl i32 %in_11_val_read, i32 2" [src/IDCT2.cpp:243]   --->   Operation 198 'shl' 'shl_ln243_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.01ns)   --->   "%add_ln243_17 = add i32 %shl_ln243_43, i32 %shl_ln243_44" [src/IDCT2.cpp:243]   --->   Operation 199 'add' 'add_ln243_17' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_22 = sub i32 %shl_ln243_37, i32 %shl_ln243_36" [src/IDCT2.cpp:243]   --->   Operation 200 'sub' 'sub_ln243_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 201 [1/1] (1.01ns)   --->   "%sub_ln244_4 = sub i32 %shl_ln245, i32 %shl_ln244" [src/IDCT2.cpp:244]   --->   Operation 201 'sub' 'sub_ln244_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (3.42ns)   --->   "%mul_ln244_2 = mul i32 %in_16_val_read, i32 4294967225" [src/IDCT2.cpp:244]   --->   Operation 202 'mul' 'mul_ln244_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (1.01ns)   --->   "%sub_ln245_6 = sub i32 %in_16_val_read, i32 %shl_ln244_1" [src/IDCT2.cpp:245]   --->   Operation 203 'sub' 'sub_ln245_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (1.01ns)   --->   "%sub_ln246_17 = sub i32 %shl_ln246_6, i32 %shl_ln245_2" [src/IDCT2.cpp:246]   --->   Operation 204 'sub' 'sub_ln246_17' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (1.01ns)   --->   "%sub_ln246_18 = sub i32 %sub_ln246_17, i32 %shl_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 205 'sub' 'sub_ln246_18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_19 = sub i32 %sub_ln246_18, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 206 'sub' 'sub_ln246_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 207 [1/1] (1.01ns)   --->   "%sub_ln246_20 = sub i32 %sub_ln246_17, i32 %shl_ln245_1" [src/IDCT2.cpp:246]   --->   Operation 207 'sub' 'sub_ln246_20' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (1.01ns)   --->   "%add_ln246_116 = add i32 %add_ln246_23, i32 %shl_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 208 'add' 'add_ln246_116' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_128 = add i32 %add_ln246_116, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 209 'add' 'add_ln246_128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_24 = add i32 %add_ln243_12, i32 %add_ln243_14" [src/IDCT2.cpp:246]   --->   Operation 210 'add' 'add_ln246_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 211 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_25 = add i32 %add_ln243_3, i32 %add_ln243_16" [src/IDCT2.cpp:246]   --->   Operation 211 'add' 'add_ln246_25' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 212 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_26 = add i32 %add_ln246_25, i32 %add_ln246_24" [src/IDCT2.cpp:246]   --->   Operation 212 'add' 'add_ln246_26' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 213 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln246_21 = sub i32 %sub_ln243_21, i32 %shl_ln243_16" [src/IDCT2.cpp:246]   --->   Operation 213 'sub' 'sub_ln246_21' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_28 = add i32 %add_ln243_17, i32 %mul_ln246_2" [src/IDCT2.cpp:246]   --->   Operation 214 'add' 'add_ln246_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 215 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_29 = add i32 %add_ln246_28, i32 %sub_ln246_21" [src/IDCT2.cpp:246]   --->   Operation 215 'add' 'add_ln246_29' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_30 = add i32 %add_ln246_29, i32 %add_ln246_26" [src/IDCT2.cpp:246]   --->   Operation 216 'add' 'add_ln246_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 217 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_31 = add i32 %sub_ln243_22, i32 %mul_ln245" [src/IDCT2.cpp:246]   --->   Operation 217 'add' 'add_ln246_31' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 218 [1/1] (3.42ns)   --->   "%mul_ln246_5 = mul i32 %in_16_val_read, i32 4294967144" [src/IDCT2.cpp:246]   --->   Operation 218 'mul' 'mul_ln246_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_32 = add i32 %mul_ln246_5, i32 %add_ln246_31" [src/IDCT2.cpp:246]   --->   Operation 219 'add' 'add_ln246_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 220 [1/1] (1.01ns)   --->   "%sub_ln246_22 = sub i32 %shl_ln245_1, i32 %shl_ln246_5" [src/IDCT2.cpp:246]   --->   Operation 220 'sub' 'sub_ln246_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_33 = add i32 %sub_ln246_22, i32 %add_ln246_32" [src/IDCT2.cpp:246]   --->   Operation 221 'add' 'add_ln246_33' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 222 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_34 = add i32 %add_ln246_33, i32 %add_ln246_30" [src/IDCT2.cpp:246]   --->   Operation 222 'add' 'add_ln246_34' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 223 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_2 = add i32 %add_ln246_34, i32 %add_ln246_128" [src/IDCT2.cpp:246]   --->   Operation 223 'add' 'odds_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 224 [1/1] (1.01ns)   --->   "%sub_ln243_23 = sub i32 %add_ln243_11, i32 %in_3_val_read" [src/IDCT2.cpp:243]   --->   Operation 224 'sub' 'sub_ln243_23' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (1.01ns)   --->   "%sub_ln243_24 = sub i32 %shl_ln243_25, i32 %shl_ln243_27" [src/IDCT2.cpp:243]   --->   Operation 225 'sub' 'sub_ln243_24' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_25 = sub i32 %sub_ln243_24, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 226 'sub' 'sub_ln243_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 227 [1/1] (1.01ns)   --->   "%add_ln243_18 = add i32 %shl_ln243_4, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 227 'add' 'add_ln243_18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln243_45 = shl i32 %in_9_val_read, i32 1" [src/IDCT2.cpp:243]   --->   Operation 228 'shl' 'shl_ln243_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_26 = sub i32 %shl_ln243_44, i32 %shl_ln243_11" [src/IDCT2.cpp:243]   --->   Operation 229 'sub' 'sub_ln243_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 230 [1/1] (1.01ns)   --->   "%sub_ln243_27 = sub i32 %shl_ln243_15, i32 %shl_ln243_33" [src/IDCT2.cpp:243]   --->   Operation 230 'sub' 'sub_ln243_27' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (3.42ns)   --->   "%mul_ln243 = mul i32 %in_15_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 231 'mul' 'mul_ln243' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (3.42ns)   --->   "%mul_ln244_3 = mul i32 %in_16_val_read, i32 4294967208" [src/IDCT2.cpp:244]   --->   Operation 232 'mul' 'mul_ln244_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (1.01ns)   --->   "%add_ln245_3 = add i32 %sub_ln246_20, i32 %shl_ln245" [src/IDCT2.cpp:245]   --->   Operation 233 'add' 'add_ln245_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (3.42ns)   --->   "%mul_ln246_6 = mul i32 %in_16_val_read, i32 4294967212" [src/IDCT2.cpp:246]   --->   Operation 234 'mul' 'mul_ln246_6' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (3.42ns)   --->   "%mul_ln246_7 = mul i32 %in_16_val_read, i32 4294967285" [src/IDCT2.cpp:246]   --->   Operation 235 'mul' 'mul_ln246_7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_36 = add i32 %sub_ln243_23, i32 %sub_ln243_25" [src/IDCT2.cpp:246]   --->   Operation 236 'add' 'add_ln246_36' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 237 [1/1] (1.01ns)   --->   "%add_ln246_37 = add i32 %add_ln243_3, i32 %shl_ln243_45" [src/IDCT2.cpp:246]   --->   Operation 237 'add' 'add_ln246_37' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_38 = add i32 %add_ln246_37, i32 %add_ln246_36" [src/IDCT2.cpp:246]   --->   Operation 238 'add' 'add_ln246_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_39 = add i32 %add_ln243_18, i32 %sub_ln243_27" [src/IDCT2.cpp:246]   --->   Operation 239 'add' 'add_ln246_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 240 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_40 = add i32 %sub_ln243_26, i32 %mul_ln244_3" [src/IDCT2.cpp:246]   --->   Operation 240 'add' 'add_ln246_40' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 241 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_41 = add i32 %add_ln246_40, i32 %add_ln246_39" [src/IDCT2.cpp:246]   --->   Operation 241 'add' 'add_ln246_41' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 242 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_42 = add i32 %add_ln246_41, i32 %add_ln246_38" [src/IDCT2.cpp:246]   --->   Operation 242 'add' 'add_ln246_42' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 243 [1/1] (1.01ns)   --->   "%add_ln246_43 = add i32 %mul_ln243, i32 %mul_ln246" [src/IDCT2.cpp:246]   --->   Operation 243 'add' 'add_ln246_43' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (1.01ns)   --->   "%sub_ln246_23 = sub i32 %in_16_val_read, i32 %shl_ln246_6" [src/IDCT2.cpp:246]   --->   Operation 244 'sub' 'sub_ln246_23' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_44 = add i32 %sub_ln246_23, i32 %add_ln246_43" [src/IDCT2.cpp:246]   --->   Operation 245 'add' 'add_ln246_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 246 [1/1] (1.01ns)   --->   "%sub_ln246_24 = sub i32 %shl_ln244_2, i32 %shl_ln244" [src/IDCT2.cpp:246]   --->   Operation 246 'sub' 'sub_ln246_24' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_45 = add i32 %sub_ln246_24, i32 %add_ln246_44" [src/IDCT2.cpp:246]   --->   Operation 247 'add' 'add_ln246_45' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_46 = add i32 %add_ln246_45, i32 %add_ln246_42" [src/IDCT2.cpp:246]   --->   Operation 248 'add' 'add_ln246_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 249 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_3 = add i32 %add_ln246_46, i32 %mul_ln246_7" [src/IDCT2.cpp:246]   --->   Operation 249 'add' 'odds_3' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_19 = add i32 %shl_ln243_38, i32 %shl_ln243_24" [src/IDCT2.cpp:243]   --->   Operation 250 'add' 'add_ln243_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 251 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_28 = sub i32 %add_ln243_19, i32 %in_3_val_read" [src/IDCT2.cpp:243]   --->   Operation 251 'sub' 'sub_ln243_28' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln243_46 = shl i32 %in_5_val_read, i32 5" [src/IDCT2.cpp:243]   --->   Operation 252 'shl' 'shl_ln243_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_20 = add i32 %shl_ln243_46, i32 %shl_ln243_41" [src/IDCT2.cpp:243]   --->   Operation 253 'add' 'add_ln243_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 254 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln243_21 = add i32 %add_ln243_20, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 254 'add' 'add_ln243_21' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 255 [1/1] (3.42ns)   --->   "%mul_ln243_1 = mul i32 %in_9_val_read, i32 4294967259" [src/IDCT2.cpp:243]   --->   Operation 255 'mul' 'mul_ln243_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (3.42ns)   --->   "%mul_ln243_2 = mul i32 %in_11_val_read, i32 4294967227" [src/IDCT2.cpp:243]   --->   Operation 256 'mul' 'mul_ln243_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (3.42ns)   --->   "%mul_ln243_3 = mul i32 %in_13_val_read, i32 4294967209" [src/IDCT2.cpp:243]   --->   Operation 257 'mul' 'mul_ln243_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (3.42ns)   --->   "%mul_ln243_4 = mul i32 %in_15_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 258 'mul' 'mul_ln243_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (1.01ns)   --->   "%sub_ln244_5 = sub i32 %sub_ln246_20, i32 %shl_ln245" [src/IDCT2.cpp:244]   --->   Operation 259 'sub' 'sub_ln244_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (1.01ns)   --->   "%sub_ln245_7 = sub i32 %shl_ln244_2, i32 %shl_ln245_2" [src/IDCT2.cpp:245]   --->   Operation 260 'sub' 'sub_ln245_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (3.42ns)   --->   "%mul_ln245_5 = mul i32 %in_16_val_read, i32 4294967244" [src/IDCT2.cpp:245]   --->   Operation 261 'mul' 'mul_ln245_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_25 = sub i32 %sub_ln246_8, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 262 'sub' 'sub_ln246_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 263 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_48 = add i32 %shl_ln244_1, i32 %sub_ln246_25" [src/IDCT2.cpp:246]   --->   Operation 263 'add' 'add_ln246_48' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 264 [1/1] (3.42ns)   --->   "%mul_ln246_8 = mul i32 %in_16_val_read, i32 4294967089" [src/IDCT2.cpp:246]   --->   Operation 264 'mul' 'mul_ln246_8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_49 = add i32 %mul_ln246_8, i32 %add_ln246_48" [src/IDCT2.cpp:246]   --->   Operation 265 'add' 'add_ln246_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_50 = add i32 %sub_ln243_28, i32 %add_ln243_21" [src/IDCT2.cpp:246]   --->   Operation 266 'add' 'add_ln246_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 267 [1/1] (1.01ns)   --->   "%add_ln246_51 = add i32 %sub_ln243_13, i32 %mul_ln243_1" [src/IDCT2.cpp:246]   --->   Operation 267 'add' 'add_ln246_51' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_52 = add i32 %add_ln246_51, i32 %add_ln246_50" [src/IDCT2.cpp:246]   --->   Operation 268 'add' 'add_ln246_52' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_53 = add i32 %shl_ln243_6, i32 %mul_ln243_3" [src/IDCT2.cpp:246]   --->   Operation 269 'add' 'add_ln246_53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 270 [1/1] (1.01ns)   --->   "%add_ln246_54 = add i32 %mul_ln243_2, i32 %mul_ln246_1" [src/IDCT2.cpp:246]   --->   Operation 270 'add' 'add_ln246_54' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_55 = add i32 %add_ln246_54, i32 %add_ln246_53" [src/IDCT2.cpp:246]   --->   Operation 271 'add' 'add_ln246_55' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_56 = add i32 %add_ln246_55, i32 %add_ln246_52" [src/IDCT2.cpp:246]   --->   Operation 272 'add' 'add_ln246_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 273 [1/1] (1.01ns)   --->   "%add_ln246_57 = add i32 %mul_ln243_4, i32 %sub_ln246_14" [src/IDCT2.cpp:246]   --->   Operation 273 'add' 'add_ln246_57' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (1.01ns)   --->   "%add_ln246_155 = add i32 %add_ln246_11, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 274 'add' 'add_ln246_155' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_58 = add i32 %add_ln246_155, i32 %add_ln246_57" [src/IDCT2.cpp:246]   --->   Operation 275 'add' 'add_ln246_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 276 [1/1] (1.01ns)   --->   "%sub_ln246_26 = sub i32 %shl_ln246_5, i32 %shl_ln245_2" [src/IDCT2.cpp:246]   --->   Operation 276 'sub' 'sub_ln246_26' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_169 = add i32 %sub_ln246_26, i32 %shl_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 277 'add' 'add_ln246_169' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 278 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_180 = add i32 %add_ln246_169, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 278 'add' 'add_ln246_180' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 279 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_59 = add i32 %add_ln246_180, i32 %add_ln246_58" [src/IDCT2.cpp:246]   --->   Operation 279 'add' 'add_ln246_59' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 280 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_60 = add i32 %add_ln246_59, i32 %add_ln246_56" [src/IDCT2.cpp:246]   --->   Operation 280 'add' 'add_ln246_60' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 281 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_4 = add i32 %add_ln246_60, i32 %add_ln246_49" [src/IDCT2.cpp:246]   --->   Operation 281 'add' 'odds_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 282 [1/1] (1.01ns)   --->   "%sub_ln243_29 = sub i32 %sub_ln243_13, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 282 'sub' 'sub_ln243_29' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln243_47 = shl i32 %in_3_val_read, i32 1" [src/IDCT2.cpp:243]   --->   Operation 283 'shl' 'shl_ln243_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (1.01ns)   --->   "%sub_ln243_30 = sub i32 %shl_ln243_38, i32 %shl_ln243_47" [src/IDCT2.cpp:243]   --->   Operation 284 'sub' 'sub_ln243_30' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (1.01ns)   --->   "%add_ln243_22 = add i32 %shl_ln243_26, i32 %shl_ln243_27" [src/IDCT2.cpp:243]   --->   Operation 285 'add' 'add_ln243_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (1.01ns)   --->   "%sub_ln243_31 = sub i32 %shl_ln243_42, i32 %shl_ln243_4" [src/IDCT2.cpp:243]   --->   Operation 286 'sub' 'sub_ln243_31' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (3.42ns)   --->   "%mul_ln243_5 = mul i32 %in_9_val_read, i32 4294967227" [src/IDCT2.cpp:243]   --->   Operation 287 'mul' 'mul_ln243_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (3.42ns)   --->   "%mul_ln243_6 = mul i32 %in_13_val_read, i32 4294967212" [src/IDCT2.cpp:243]   --->   Operation 288 'mul' 'mul_ln243_6' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_32 = sub i32 %shl_ln243_37, i32 %shl_ln243_17" [src/IDCT2.cpp:243]   --->   Operation 289 'sub' 'sub_ln243_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 290 [1/1] (3.42ns)   --->   "%mul_ln245_6 = mul i32 %in_16_val_read, i32 4294967255" [src/IDCT2.cpp:245]   --->   Operation 290 'mul' 'mul_ln245_6' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = sub i32 %in_16_val_read, i32 %in_11_val_read" [src/IDCT2.cpp:202]   --->   Operation 291 'sub' 'tmp2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 292 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp3 = add i32 %tmp2, i32 %in_16_val_read" [src/IDCT2.cpp:202]   --->   Operation 292 'add' 'tmp3' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%empty = shl i32 %tmp3, i32 7" [src/IDCT2.cpp:202]   --->   Operation 293 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%empty_135 = shl i32 %tmp3, i32 5" [src/IDCT2.cpp:202]   --->   Operation 294 'shl' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub720 = sub i32 %empty, i32 %empty_135" [src/IDCT2.cpp:202]   --->   Operation 295 'sub' 'p_sub720' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%empty_136 = shl i32 %tmp3, i32 3" [src/IDCT2.cpp:202]   --->   Operation 296 'shl' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%p_sub722 = sub i32 %p_sub720, i32 %empty_136" [src/IDCT2.cpp:202]   --->   Operation 297 'sub' 'p_sub722' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%empty_137 = shl i32 %tmp3, i32 1" [src/IDCT2.cpp:202]   --->   Operation 298 'shl' 'empty_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %p_sub722, i32 %empty_137" [src/IDCT2.cpp:202]   --->   Operation 299 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 300 [1/1] (3.42ns)   --->   "%mul_ln246_9 = mul i32 %in_16_val_read, i32 4294967057" [src/IDCT2.cpp:246]   --->   Operation 300 'mul' 'mul_ln246_9' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_62 = add i32 %tmp4, i32 %sub_ln245_6" [src/IDCT2.cpp:246]   --->   Operation 301 'add' 'add_ln246_62' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_63 = add i32 %add_ln246_62, i32 %sub_ln246_3" [src/IDCT2.cpp:246]   --->   Operation 302 'add' 'add_ln246_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 303 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_64 = add i32 %add_ln246_63, i32 %mul_ln246_9" [src/IDCT2.cpp:246]   --->   Operation 303 'add' 'add_ln246_64' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 304 [1/1] (3.42ns)   --->   "%mul_ln246_10 = mul i32 %in_16_val_read, i32 4294967183" [src/IDCT2.cpp:246]   --->   Operation 304 'mul' 'mul_ln246_10' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_65 = add i32 %mul_ln246_10, i32 %add_ln246_64" [src/IDCT2.cpp:246]   --->   Operation 305 'add' 'add_ln246_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_66 = add i32 %add_ln243_22, i32 %sub_ln243_29" [src/IDCT2.cpp:246]   --->   Operation 306 'add' 'add_ln246_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 307 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_67 = add i32 %add_ln246_66, i32 %sub_ln243_30" [src/IDCT2.cpp:246]   --->   Operation 307 'add' 'add_ln246_67' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_68 = add i32 %mul_ln243_5, i32 %sub_ln243_31" [src/IDCT2.cpp:246]   --->   Operation 308 'add' 'add_ln246_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 309 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_69 = add i32 %sub_ln243_32, i32 %mul_ln243_6" [src/IDCT2.cpp:246]   --->   Operation 309 'add' 'add_ln246_69' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 310 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_70 = add i32 %add_ln246_69, i32 %add_ln246_68" [src/IDCT2.cpp:246]   --->   Operation 310 'add' 'add_ln246_70' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_71 = add i32 %add_ln246_70, i32 %add_ln246_67" [src/IDCT2.cpp:246]   --->   Operation 311 'add' 'add_ln246_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 312 [1/1] (1.01ns)   --->   "%add_ln246_208 = add i32 %shl_ln246_6, i32 %shl_ln244_1" [src/IDCT2.cpp:246]   --->   Operation 312 'add' 'add_ln246_208' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_222 = add i32 %add_ln246_208, i32 %shl_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 313 'add' 'add_ln246_222' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 314 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln246_27 = sub i32 %add_ln246_222, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 314 'sub' 'sub_ln246_27' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 315 [1/1] (1.01ns)   --->   "%add_ln246_72 = add i32 %shl_ln245, i32 %sub_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 315 'add' 'add_ln246_72' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_73 = add i32 %add_ln246_72, i32 %add_ln245_2" [src/IDCT2.cpp:246]   --->   Operation 316 'add' 'add_ln246_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 317 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_74 = add i32 %add_ln246_73, i32 %sub_ln246_27" [src/IDCT2.cpp:246]   --->   Operation 317 'add' 'add_ln246_74' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 318 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_75 = add i32 %add_ln246_74, i32 %add_ln246_71" [src/IDCT2.cpp:246]   --->   Operation 318 'add' 'add_ln246_75' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 319 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_5 = add i32 %add_ln246_75, i32 %add_ln246_65" [src/IDCT2.cpp:246]   --->   Operation 319 'add' 'odds_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_33 = sub i32 %sub_ln243_13, i32 %shl_ln243_21" [src/IDCT2.cpp:243]   --->   Operation 320 'sub' 'sub_ln243_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 321 [1/1] (1.01ns)   --->   "%sub_ln243_34 = sub i32 %shl_ln243_38, i32 %shl_ln243_39" [src/IDCT2.cpp:243]   --->   Operation 321 'sub' 'sub_ln243_34' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_23 = add i32 %sub_ln243_34, i32 %shl_ln243_40" [src/IDCT2.cpp:243]   --->   Operation 322 'add' 'add_ln243_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln243_48 = shl i32 %in_5_val_read, i32 1" [src/IDCT2.cpp:243]   --->   Operation 323 'shl' 'shl_ln243_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (1.01ns)   --->   "%sub_ln243_35 = sub i32 %shl_ln243_5, i32 %shl_ln243_28" [src/IDCT2.cpp:243]   --->   Operation 324 'sub' 'sub_ln243_35' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (3.42ns)   --->   "%mul_ln243_7 = mul i32 %in_9_val_read, i32 4294967209" [src/IDCT2.cpp:243]   --->   Operation 325 'mul' 'mul_ln243_7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (3.42ns)   --->   "%mul_ln243_8 = mul i32 %in_11_val_read, i32 4294967212" [src/IDCT2.cpp:243]   --->   Operation 326 'mul' 'mul_ln243_8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (1.01ns)   --->   "%sub_ln243_36 = sub i32 %shl_ln243_34, i32 %shl_ln243_33" [src/IDCT2.cpp:243]   --->   Operation 327 'sub' 'sub_ln243_36' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (1.01ns)   --->   "%sub_ln243_37 = sub i32 %shl_ln243_37, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 328 'sub' 'sub_ln243_37' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (1.01ns)   --->   "%sub_ln246_28 = sub i32 %add_ln246_76, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 329 'sub' 'sub_ln246_28' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln246_29 = sub i32 %add_ln243_23, i32 %shl_ln243_48" [src/IDCT2.cpp:246]   --->   Operation 330 'sub' 'sub_ln246_29' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 331 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_78 = add i32 %sub_ln243_33, i32 %mul_ln243_7" [src/IDCT2.cpp:246]   --->   Operation 331 'add' 'add_ln246_78' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_79 = add i32 %add_ln246_78, i32 %sub_ln246_29" [src/IDCT2.cpp:246]   --->   Operation 332 'add' 'add_ln246_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_80 = add i32 %sub_ln243_35, i32 %sub_ln243_36" [src/IDCT2.cpp:246]   --->   Operation 333 'add' 'add_ln246_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 334 [1/1] (1.01ns)   --->   "%add_ln246_81 = add i32 %mul_ln243_8, i32 %sub_ln245_2" [src/IDCT2.cpp:246]   --->   Operation 334 'add' 'add_ln246_81' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_82 = add i32 %add_ln246_81, i32 %add_ln246_80" [src/IDCT2.cpp:246]   --->   Operation 335 'add' 'add_ln246_82' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 336 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_83 = add i32 %add_ln246_82, i32 %add_ln246_79" [src/IDCT2.cpp:246]   --->   Operation 336 'add' 'add_ln246_83' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 337 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_84 = add i32 %sub_ln243_37, i32 %sub_ln244" [src/IDCT2.cpp:246]   --->   Operation 337 'add' 'add_ln246_84' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_85 = add i32 %add_ln244_3, i32 %add_ln246_84" [src/IDCT2.cpp:246]   --->   Operation 338 'add' 'add_ln246_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 339 [1/1] (1.01ns)   --->   "%sub_ln246_30 = sub i32 %sub_ln246_10, i32 %shl_ln244_1" [src/IDCT2.cpp:246]   --->   Operation 339 'sub' 'sub_ln246_30' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_86 = add i32 %sub_ln246_30, i32 %add_ln246_85" [src/IDCT2.cpp:246]   --->   Operation 340 'add' 'add_ln246_86' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_87 = add i32 %add_ln246_86, i32 %add_ln246_83" [src/IDCT2.cpp:246]   --->   Operation 341 'add' 'add_ln246_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 342 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_6 = add i32 %add_ln246_87, i32 %sub_ln246_28" [src/IDCT2.cpp:246]   --->   Operation 342 'add' 'odds_6' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%shl_ln243_49 = shl i32 %in_1_val_read, i32 6" [src/IDCT2.cpp:243]   --->   Operation 343 'shl' 'shl_ln243_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%shl_ln243_50 = shl i32 %in_1_val_read, i32 4" [src/IDCT2.cpp:243]   --->   Operation 344 'shl' 'shl_ln243_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (1.01ns)   --->   "%add_ln243_24 = add i32 %shl_ln243_49, i32 %shl_ln243_50" [src/IDCT2.cpp:243]   --->   Operation 345 'add' 'add_ln243_24' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (1.01ns)   --->   "%add_ln243_25 = add i32 %add_ln243_24, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 346 'add' 'add_ln243_25' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_26 = add i32 %shl_ln243_23, i32 %shl_ln243_24" [src/IDCT2.cpp:243]   --->   Operation 347 'add' 'add_ln243_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 348 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln243_27 = add i32 %add_ln243_26, i32 %in_3_val_read" [src/IDCT2.cpp:243]   --->   Operation 348 'add' 'add_ln243_27' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 349 [1/1] (1.01ns)   --->   "%sub_ln243_38 = sub i32 %shl_ln243_41, i32 %shl_ln243_46" [src/IDCT2.cpp:243]   --->   Operation 349 'sub' 'sub_ln243_38' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (3.42ns)   --->   "%mul_ln243_9 = mul i32 %in_7_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 350 'mul' 'mul_ln243_9' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (3.42ns)   --->   "%mul_ln243_10 = mul i32 %in_9_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 351 'mul' 'mul_ln243_10' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (1.01ns)   --->   "%sub_ln243_39 = sub i32 %shl_ln243_12, i32 %shl_ln243_31" [src/IDCT2.cpp:243]   --->   Operation 352 'sub' 'sub_ln243_39' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (1.01ns)   --->   "%sub_ln243_40 = sub i32 %shl_ln243_15, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 353 'sub' 'sub_ln243_40' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_28 = add i32 %shl_ln243_17, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 354 'add' 'add_ln243_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 355 [1/1] (3.42ns)   --->   "%mul_ln246_11 = mul i32 %in_16_val_read, i32 4294967095" [src/IDCT2.cpp:246]   --->   Operation 355 'mul' 'mul_ln246_11' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (1.01ns)   --->   "%add_ln246_266 = add i32 %shl_ln246_6, i32 %shl_ln245_2" [src/IDCT2.cpp:246]   --->   Operation 356 'add' 'add_ln246_266' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (1.01ns)   --->   "%add_ln246_282 = add i32 %add_ln246_266, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 357 'add' 'add_ln246_282' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_90 = add i32 %add_ln246_282, i32 %shl_ln244" [src/IDCT2.cpp:246]   --->   Operation 358 'add' 'add_ln246_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 359 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_91 = add i32 %add_ln246_90, i32 %mul_ln246_11" [src/IDCT2.cpp:246]   --->   Operation 359 'add' 'add_ln246_91' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_92 = add i32 %shl_ln245_1, i32 %add_ln246_91" [src/IDCT2.cpp:246]   --->   Operation 360 'add' 'add_ln246_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_93 = add i32 %add_ln243_27, i32 %sub_ln243_38" [src/IDCT2.cpp:246]   --->   Operation 361 'add' 'add_ln246_93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 362 [1/1] (1.01ns)   --->   "%add_ln246_94 = add i32 %add_ln243_25, i32 %mul_ln243_10" [src/IDCT2.cpp:246]   --->   Operation 362 'add' 'add_ln246_94' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_95 = add i32 %add_ln246_94, i32 %add_ln246_93" [src/IDCT2.cpp:246]   --->   Operation 363 'add' 'add_ln246_95' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_96 = add i32 %mul_ln243_9, i32 %sub_ln243_40" [src/IDCT2.cpp:246]   --->   Operation 364 'add' 'add_ln246_96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 365 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_97 = add i32 %sub_ln243_39, i32 %sub_ln246_19" [src/IDCT2.cpp:246]   --->   Operation 365 'add' 'add_ln246_97' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 366 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_98 = add i32 %add_ln246_97, i32 %add_ln246_96" [src/IDCT2.cpp:246]   --->   Operation 366 'add' 'add_ln246_98' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_99 = add i32 %add_ln246_98, i32 %add_ln246_95" [src/IDCT2.cpp:246]   --->   Operation 367 'add' 'add_ln246_99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 368 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_100 = add i32 %add_ln243_28, i32 %sub_ln246_4" [src/IDCT2.cpp:246]   --->   Operation 368 'add' 'add_ln246_100' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 369 [1/1] (3.42ns)   --->   "%mul_ln246_12 = mul i32 %in_16_val_read, i32 4294967277" [src/IDCT2.cpp:246]   --->   Operation 369 'mul' 'mul_ln246_12' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_101 = add i32 %mul_ln246_12, i32 %add_ln246_100" [src/IDCT2.cpp:246]   --->   Operation 370 'add' 'add_ln246_101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 371 [1/1] (1.01ns)   --->   "%sub_ln246_31 = sub i32 %shl_ln244, i32 %shl_ln246_5" [src/IDCT2.cpp:246]   --->   Operation 371 'sub' 'sub_ln246_31' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_102 = add i32 %sub_ln246_31, i32 %add_ln246_101" [src/IDCT2.cpp:246]   --->   Operation 372 'add' 'add_ln246_102' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 373 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_103 = add i32 %add_ln246_102, i32 %add_ln246_99" [src/IDCT2.cpp:246]   --->   Operation 373 'add' 'add_ln246_103' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 374 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_7 = add i32 %add_ln246_103, i32 %add_ln246_92" [src/IDCT2.cpp:246]   --->   Operation 374 'add' 'odds_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_41 = sub i32 %add_ln243_25, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 375 'sub' 'sub_ln243_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_42 = sub i32 %shl_ln243_23, i32 %shl_ln243_40" [src/IDCT2.cpp:243]   --->   Operation 376 'sub' 'sub_ln243_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 377 [1/1] (3.42ns)   --->   "%mul_ln243_11 = mul i32 %in_5_val_read, i32 4294967252" [src/IDCT2.cpp:243]   --->   Operation 377 'mul' 'mul_ln243_11' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (3.42ns)   --->   "%mul_ln243_12 = mul i32 %in_7_val_read, i32 4294967208" [src/IDCT2.cpp:243]   --->   Operation 378 'mul' 'mul_ln243_12' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (3.42ns)   --->   "%mul_ln243_13 = mul i32 %in_9_val_read, i32 4294967223" [src/IDCT2.cpp:243]   --->   Operation 379 'mul' 'mul_ln243_13' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (3.42ns)   --->   "%mul_ln243_14 = mul i32 %in_11_val_read, i32 4294967285" [src/IDCT2.cpp:243]   --->   Operation 380 'mul' 'mul_ln243_14' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_43 = sub i32 %shl_ln243_33, i32 %shl_ln243_35" [src/IDCT2.cpp:243]   --->   Operation 381 'sub' 'sub_ln243_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 382 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_44 = sub i32 %sub_ln243_43, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 382 'sub' 'sub_ln243_44' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node sub_ln243_45)   --->   "%shl_ln243_51 = shl i32 %in_15_val_read, i32 7" [src/IDCT2.cpp:243]   --->   Operation 383 'shl' 'shl_ln243_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln243_45 = sub i32 %shl_ln243_51, i32 %shl_ln243_36" [src/IDCT2.cpp:243]   --->   Operation 384 'sub' 'sub_ln243_45' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 385 [1/1] (1.01ns)   --->   "%sub_ln243_46 = sub i32 %sub_ln243_45, i32 %shl_ln243_19" [src/IDCT2.cpp:243]   --->   Operation 385 'sub' 'sub_ln243_46' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_47 = sub i32 %sub_ln243_46, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 386 'sub' 'sub_ln243_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 387 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_105 = add i32 %sub_ln243_42, i32 %mul_ln243_11" [src/IDCT2.cpp:246]   --->   Operation 387 'add' 'add_ln246_105' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 388 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_106 = add i32 %sub_ln243_41, i32 %mul_ln243_13" [src/IDCT2.cpp:246]   --->   Operation 388 'add' 'add_ln246_106' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_107 = add i32 %add_ln246_106, i32 %add_ln246_105" [src/IDCT2.cpp:246]   --->   Operation 389 'add' 'add_ln246_107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_108 = add i32 %mul_ln243_12, i32 %sub_ln243_44" [src/IDCT2.cpp:246]   --->   Operation 390 'add' 'add_ln246_108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 391 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_109 = add i32 %mul_ln243_14, i32 %sub_ln245" [src/IDCT2.cpp:246]   --->   Operation 391 'add' 'add_ln246_109' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 392 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_110 = add i32 %add_ln246_109, i32 %add_ln246_108" [src/IDCT2.cpp:246]   --->   Operation 392 'add' 'add_ln246_110' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 393 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_111 = add i32 %add_ln246_110, i32 %add_ln246_107" [src/IDCT2.cpp:246]   --->   Operation 393 'add' 'add_ln246_111' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 394 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_112 = add i32 %sub_ln243_47, i32 %mul_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 394 'add' 'add_ln246_112' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 395 [1/1] (3.42ns)   --->   "%mul_ln246_13 = mul i32 %in_16_val_read, i32 4294967241" [src/IDCT2.cpp:246]   --->   Operation 395 'mul' 'mul_ln246_13' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_113 = add i32 %mul_ln246_13, i32 %add_ln246_112" [src/IDCT2.cpp:246]   --->   Operation 396 'add' 'add_ln246_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 397 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_114 = add i32 %add_ln245, i32 %add_ln246_113" [src/IDCT2.cpp:246]   --->   Operation 397 'add' 'add_ln246_114' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_115 = add i32 %add_ln246_114, i32 %add_ln246_111" [src/IDCT2.cpp:246]   --->   Operation 398 'add' 'add_ln246_115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 399 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_8 = add i32 %add_ln246_115, i32 %add_ln244" [src/IDCT2.cpp:246]   --->   Operation 399 'add' 'odds_8' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_29 = add i32 %add_ln243_24, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 400 'add' 'add_ln243_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 401 [1/1] (1.01ns)   --->   "%sub_ln243_48 = sub i32 %shl_ln243_39, i32 %in_3_val_read" [src/IDCT2.cpp:243]   --->   Operation 401 'sub' 'sub_ln243_48' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_49 = sub i32 %shl_ln243_48, i32 %shl_ln243_25" [src/IDCT2.cpp:243]   --->   Operation 402 'sub' 'sub_ln243_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 403 [1/1] (3.42ns)   --->   "%mul_ln243_15 = mul i32 %in_7_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 403 'mul' 'mul_ln243_15' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (3.42ns)   --->   "%mul_ln243_16 = mul i32 %in_9_val_read, i32 4294967252" [src/IDCT2.cpp:243]   --->   Operation 404 'mul' 'mul_ln243_16' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (1.01ns)   --->   "%add_ln243_30 = add i32 %shl_ln243_11, i32 %shl_ln243_44" [src/IDCT2.cpp:243]   --->   Operation 405 'add' 'add_ln243_30' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_31 = add i32 %add_ln243_30, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 406 'add' 'add_ln243_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 407 [1/1] (1.01ns)   --->   "%add_ln243_32 = add i32 %shl_ln243_17, i32 %shl_ln243_19" [src/IDCT2.cpp:243]   --->   Operation 407 'add' 'add_ln243_32' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_33 = add i32 %add_ln243_32, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 408 'add' 'add_ln243_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 409 [1/1] (3.42ns)   --->   "%mul_ln246_14 = mul i32 %in_16_val_read, i32 4294967139" [src/IDCT2.cpp:246]   --->   Operation 409 'mul' 'mul_ln246_14' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_117 = add i32 %sub_ln243_48, i32 %sub_ln243_49" [src/IDCT2.cpp:246]   --->   Operation 410 'add' 'add_ln246_117' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 411 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_118 = add i32 %add_ln243_29, i32 %mul_ln243_16" [src/IDCT2.cpp:246]   --->   Operation 411 'add' 'add_ln246_118' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_119 = add i32 %add_ln246_118, i32 %add_ln246_117" [src/IDCT2.cpp:246]   --->   Operation 412 'add' 'add_ln246_119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_120 = add i32 %mul_ln243_15, i32 %sub_ln243_11" [src/IDCT2.cpp:246]   --->   Operation 413 'add' 'add_ln246_120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 414 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_121 = add i32 %add_ln243_31, i32 %sub_ln246_14" [src/IDCT2.cpp:246]   --->   Operation 414 'add' 'add_ln246_121' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 415 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_122 = add i32 %add_ln246_121, i32 %add_ln246_120" [src/IDCT2.cpp:246]   --->   Operation 415 'add' 'add_ln246_122' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 416 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_123 = add i32 %add_ln246_122, i32 %add_ln246_119" [src/IDCT2.cpp:246]   --->   Operation 416 'add' 'add_ln246_123' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 417 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_124 = add i32 %add_ln243_33, i32 %mul_ln246_6" [src/IDCT2.cpp:246]   --->   Operation 417 'add' 'add_ln246_124' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 418 [1/1] (3.42ns)   --->   "%mul_ln246_15 = mul i32 %in_16_val_read, i32 4294967275" [src/IDCT2.cpp:246]   --->   Operation 418 'mul' 'mul_ln246_15' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_125 = add i32 %mul_ln246_15, i32 %add_ln246_124" [src/IDCT2.cpp:246]   --->   Operation 419 'add' 'add_ln246_125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 420 [1/1] (1.01ns)   --->   "%sub_ln246_32 = sub i32 %add_ln244, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 420 'sub' 'sub_ln246_32' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_126 = add i32 %sub_ln246_32, i32 %add_ln246_125" [src/IDCT2.cpp:246]   --->   Operation 421 'add' 'add_ln246_126' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_127 = add i32 %add_ln246_126, i32 %add_ln246_123" [src/IDCT2.cpp:246]   --->   Operation 422 'add' 'add_ln246_127' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 423 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_9 = add i32 %add_ln246_127, i32 %mul_ln246_14" [src/IDCT2.cpp:246]   --->   Operation 423 'add' 'odds_9' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 424 [1/1] (1.01ns)   --->   "%sub_ln243_50 = sub i32 %add_ln243_24, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 424 'sub' 'sub_ln243_50' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (3.42ns)   --->   "%mul_ln243_17 = mul i32 %in_5_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 425 'mul' 'mul_ln243_17' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (3.42ns)   --->   "%mul_ln243_18 = mul i32 %in_7_val_read, i32 4294967215" [src/IDCT2.cpp:243]   --->   Operation 426 'mul' 'mul_ln243_18' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_51 = sub i32 %in_9_val_read, i32 %shl_ln243_9" [src/IDCT2.cpp:243]   --->   Operation 427 'sub' 'sub_ln243_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 428 [1/1] (1.01ns)   --->   "%add_ln243_34 = add i32 %shl_ln243_31, i32 %shl_ln243_12" [src/IDCT2.cpp:243]   --->   Operation 428 'add' 'add_ln243_34' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_35 = add i32 %add_ln243_34, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 429 'add' 'add_ln243_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 430 [1/1] (1.01ns)   --->   "%add_ln243_36 = add i32 %shl_ln243_33, i32 %shl_ln243_34" [src/IDCT2.cpp:243]   --->   Operation 430 'add' 'add_ln243_36' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_37 = add i32 %add_ln243_36, i32 %shl_ln243_35" [src/IDCT2.cpp:243]   --->   Operation 431 'add' 'add_ln243_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 432 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_52 = sub i32 %add_ln243_37, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 432 'sub' 'sub_ln243_52' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 433 [1/1] (1.01ns)   --->   "%sub_ln243_53 = sub i32 %shl_ln243_18, i32 %shl_ln243_19" [src/IDCT2.cpp:243]   --->   Operation 433 'sub' 'sub_ln243_53' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_54 = sub i32 %sub_ln243_53, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 434 'sub' 'sub_ln243_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 435 [1/1] (1.01ns)   --->   "%add_ln246_339 = add i32 %shl_ln246_6, i32 %shl_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 435 'add' 'add_ln246_339' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_33 = sub i32 %add_ln246_339, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 436 'sub' 'sub_ln246_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 437 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_129 = add i32 %sub_ln246_33, i32 %shl_ln245_1" [src/IDCT2.cpp:246]   --->   Operation 437 'add' 'add_ln246_129' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 438 [1/1] (3.42ns)   --->   "%mul_ln246_16 = mul i32 %in_16_val_read, i32 4294967181" [src/IDCT2.cpp:246]   --->   Operation 438 'mul' 'mul_ln246_16' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_130 = add i32 %mul_ln246_16, i32 %add_ln246_129" [src/IDCT2.cpp:246]   --->   Operation 439 'add' 'add_ln246_130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_131 = add i32 %shl_ln243_47, i32 %mul_ln243_17" [src/IDCT2.cpp:246]   --->   Operation 440 'add' 'add_ln246_131' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 441 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_132 = add i32 %sub_ln243_50, i32 %sub_ln243_51" [src/IDCT2.cpp:246]   --->   Operation 441 'add' 'add_ln246_132' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 442 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_133 = add i32 %add_ln246_132, i32 %add_ln246_131" [src/IDCT2.cpp:246]   --->   Operation 442 'add' 'add_ln246_133' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 443 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_134 = add i32 %mul_ln243_18, i32 %sub_ln243_52" [src/IDCT2.cpp:246]   --->   Operation 443 'add' 'add_ln246_134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 444 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_135 = add i32 %add_ln243_35, i32 %mul_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 444 'add' 'add_ln246_135' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 445 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_136 = add i32 %add_ln246_135, i32 %add_ln246_134" [src/IDCT2.cpp:246]   --->   Operation 445 'add' 'add_ln246_136' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_137 = add i32 %add_ln246_136, i32 %add_ln246_133" [src/IDCT2.cpp:246]   --->   Operation 446 'add' 'add_ln246_137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 447 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_138 = add i32 %sub_ln243_54, i32 %sub_ln245_6" [src/IDCT2.cpp:246]   --->   Operation 447 'add' 'add_ln246_138' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_139 = add i32 %shl_ln245, i32 %add_ln246_138" [src/IDCT2.cpp:246]   --->   Operation 448 'add' 'add_ln246_139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 449 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_141 = add i32 %add_ln244_4, i32 %add_ln246_139" [src/IDCT2.cpp:246]   --->   Operation 449 'add' 'add_ln246_141' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 450 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_142 = add i32 %add_ln246_141, i32 %add_ln246_137" [src/IDCT2.cpp:246]   --->   Operation 450 'add' 'add_ln246_142' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 451 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_10 = add i32 %add_ln246_142, i32 %add_ln246_130" [src/IDCT2.cpp:246]   --->   Operation 451 'add' 'odds_10' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_55 = sub i32 %add_ln243_24, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 452 'sub' 'sub_ln243_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 453 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln243_38 = add i32 %sub_ln243_55, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 453 'add' 'add_ln243_38' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 454 [1/1] (3.42ns)   --->   "%mul_ln243_19 = mul i32 %in_3_val_read, i32 4294967285" [src/IDCT2.cpp:243]   --->   Operation 454 'mul' 'mul_ln243_19' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (3.42ns)   --->   "%mul_ln243_20 = mul i32 %in_5_val_read, i32 4294967210" [src/IDCT2.cpp:243]   --->   Operation 455 'mul' 'mul_ln243_20' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (1.01ns)   --->   "%sub_ln243_56 = sub i32 %shl_ln243_6, i32 %shl_ln243_28" [src/IDCT2.cpp:243]   --->   Operation 456 'sub' 'sub_ln243_56' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_39 = add i32 %shl_ln243_8, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 457 'add' 'add_ln243_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 458 [1/1] (1.01ns)   --->   "%add_ln243_40 = add i32 %sub_ln243_8, i32 %shl_ln243_32" [src/IDCT2.cpp:243]   --->   Operation 458 'add' 'add_ln243_40' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (1.01ns)   --->   "%sub_ln243_57 = sub i32 %sub_ln243_19, i32 %shl_ln243_35" [src/IDCT2.cpp:243]   --->   Operation 459 'sub' 'sub_ln243_57' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 460 [1/1] (3.42ns)   --->   "%mul_ln243_21 = mul i32 %in_15_val_read, i32 4294967244" [src/IDCT2.cpp:243]   --->   Operation 460 'mul' 'mul_ln243_21' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (1.01ns)   --->   "%add_ln246_370 = add i32 %shl_ln245_2, i32 %shl_ln245_1" [src/IDCT2.cpp:246]   --->   Operation 461 'add' 'add_ln246_370' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_371 = add i32 %add_ln246_370, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 462 'add' 'add_ln246_371' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_144 = add i32 %mul_ln243_19, i32 %mul_ln243_20" [src/IDCT2.cpp:246]   --->   Operation 463 'add' 'add_ln246_144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 464 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_145 = add i32 %add_ln243_38, i32 %add_ln243_39" [src/IDCT2.cpp:246]   --->   Operation 464 'add' 'add_ln246_145' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 465 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_146 = add i32 %add_ln246_145, i32 %add_ln246_144" [src/IDCT2.cpp:246]   --->   Operation 465 'add' 'add_ln246_146' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_147 = add i32 %sub_ln243_56, i32 %sub_ln243_57" [src/IDCT2.cpp:246]   --->   Operation 466 'add' 'add_ln246_147' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 467 [1/1] (1.01ns)   --->   "%add_ln246_148 = add i32 %add_ln243_40, i32 %mul_ln245_3" [src/IDCT2.cpp:246]   --->   Operation 467 'add' 'add_ln246_148' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_149 = add i32 %add_ln246_148, i32 %add_ln246_147" [src/IDCT2.cpp:246]   --->   Operation 468 'add' 'add_ln246_149' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_150 = add i32 %add_ln246_149, i32 %add_ln246_146" [src/IDCT2.cpp:246]   --->   Operation 469 'add' 'add_ln246_150' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 470 [1/1] (1.01ns)   --->   "%add_ln246_151 = add i32 %mul_ln243_21, i32 %add_ln244_5" [src/IDCT2.cpp:246]   --->   Operation 470 'add' 'add_ln246_151' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_152 = add i32 %add_ln246_72, i32 %add_ln246_151" [src/IDCT2.cpp:246]   --->   Operation 471 'add' 'add_ln246_152' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 472 [1/1] (3.42ns)   --->   "%mul_ln246_17 = mul i32 %in_16_val_read, i32 4294967179" [src/IDCT2.cpp:246]   --->   Operation 472 'mul' 'mul_ln246_17' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_153 = add i32 %mul_ln246_17, i32 %add_ln246_152" [src/IDCT2.cpp:246]   --->   Operation 473 'add' 'add_ln246_153' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 474 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_154 = add i32 %add_ln246_153, i32 %add_ln246_150" [src/IDCT2.cpp:246]   --->   Operation 474 'add' 'add_ln246_154' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 475 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_11 = add i32 %add_ln246_154, i32 %add_ln246_371" [src/IDCT2.cpp:246]   --->   Operation 475 'add' 'odds_11' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 476 [1/1] (1.01ns)   --->   "%add_ln243_41 = add i32 %shl_ln243_49, i32 %shl_ln243_20" [src/IDCT2.cpp:243]   --->   Operation 476 'add' 'add_ln243_41' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (1.01ns)   --->   "%add_ln243_42 = add i32 %add_ln243_41, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 477 'add' 'add_ln243_42' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_58 = sub i32 %shl_ln243_24, i32 %shl_ln243_23" [src/IDCT2.cpp:243]   --->   Operation 478 'sub' 'sub_ln243_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 479 [1/1] (3.42ns)   --->   "%mul_ln243_22 = mul i32 %in_5_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 479 'mul' 'mul_ln243_22' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (3.42ns)   --->   "%mul_ln243_23 = mul i32 %in_7_val_read, i32 4294967259" [src/IDCT2.cpp:243]   --->   Operation 480 'mul' 'mul_ln243_23' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_43 = add i32 %shl_ln243_30, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 481 'add' 'add_ln243_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 482 [1/1] (1.01ns)   --->   "%add_ln243_44 = add i32 %shl_ln243_31, i32 %shl_ln243_43" [src/IDCT2.cpp:243]   --->   Operation 482 'add' 'add_ln243_44' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_45 = add i32 %add_ln243_44, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 483 'add' 'add_ln243_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 484 [1/1] (3.42ns)   --->   "%mul_ln243_24 = mul i32 %in_13_val_read, i32 4294967285" [src/IDCT2.cpp:243]   --->   Operation 484 'mul' 'mul_ln243_24' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 485 [1/1] (3.42ns)   --->   "%mul_ln243_25 = mul i32 %in_15_val_read, i32 4294967208" [src/IDCT2.cpp:243]   --->   Operation 485 'mul' 'mul_ln243_25' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (1.01ns)   --->   "%add_ln246_402 = add i32 %sub_ln245_1, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 486 'add' 'add_ln246_402' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_156 = add i32 %sub_ln243_58, i32 %mul_ln243_22" [src/IDCT2.cpp:246]   --->   Operation 487 'add' 'add_ln246_156' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 488 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_157 = add i32 %add_ln243_42, i32 %add_ln243_43" [src/IDCT2.cpp:246]   --->   Operation 488 'add' 'add_ln246_157' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_158 = add i32 %add_ln246_157, i32 %add_ln246_156" [src/IDCT2.cpp:246]   --->   Operation 489 'add' 'add_ln246_158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_159 = add i32 %mul_ln243_23, i32 %mul_ln243_24" [src/IDCT2.cpp:246]   --->   Operation 490 'add' 'add_ln246_159' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 491 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_160 = add i32 %add_ln243_45, i32 %sub_ln244_3" [src/IDCT2.cpp:246]   --->   Operation 491 'add' 'add_ln246_160' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 492 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_161 = add i32 %add_ln246_160, i32 %add_ln246_159" [src/IDCT2.cpp:246]   --->   Operation 492 'add' 'add_ln246_161' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 493 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_162 = add i32 %add_ln246_161, i32 %add_ln246_158" [src/IDCT2.cpp:246]   --->   Operation 493 'add' 'add_ln246_162' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 494 [1/1] (1.01ns)   --->   "%add_ln246_163 = add i32 %mul_ln243_25, i32 %sub_ln244_5" [src/IDCT2.cpp:246]   --->   Operation 494 'add' 'add_ln246_163' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_164 = add i32 %sub_ln245_7, i32 %add_ln246_163" [src/IDCT2.cpp:246]   --->   Operation 495 'add' 'add_ln246_164' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_165 = add i32 %shl_ln245, i32 %sub_ln245_5" [src/IDCT2.cpp:246]   --->   Operation 496 'add' 'add_ln246_165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 497 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_166 = add i32 %sub_ln246_14, i32 %add_ln246_165" [src/IDCT2.cpp:246]   --->   Operation 497 'add' 'add_ln246_166' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 498 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_167 = add i32 %add_ln246_166, i32 %add_ln246_164" [src/IDCT2.cpp:246]   --->   Operation 498 'add' 'add_ln246_167' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_168 = add i32 %add_ln246_167, i32 %add_ln246_162" [src/IDCT2.cpp:246]   --->   Operation 499 'add' 'add_ln246_168' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 500 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_12 = add i32 %add_ln246_168, i32 %add_ln246_402" [src/IDCT2.cpp:246]   --->   Operation 500 'add' 'odds_12' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 501 [1/1] (1.01ns)   --->   "%sub_ln243_59 = sub i32 %add_ln243_41, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 501 'sub' 'sub_ln243_59' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 502 [1/1] (3.42ns)   --->   "%mul_ln243_26 = mul i32 %in_3_val_read, i32 4294967259" [src/IDCT2.cpp:243]   --->   Operation 502 'mul' 'mul_ln243_26' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (1.01ns)   --->   "%sub_ln243_60 = sub i32 %in_7_val_read, i32 %shl_ln243_5" [src/IDCT2.cpp:243]   --->   Operation 503 'sub' 'sub_ln243_60' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_61 = sub i32 %sub_ln243_6, i32 %shl_ln243_45" [src/IDCT2.cpp:243]   --->   Operation 504 'sub' 'sub_ln243_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 505 [1/1] (1.01ns)   --->   "%sub_ln243_62 = sub i32 %shl_ln243_31, i32 %shl_ln243_43" [src/IDCT2.cpp:243]   --->   Operation 505 'sub' 'sub_ln243_62' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (1.01ns)   --->   "%sub_ln243_63 = sub i32 %shl_ln243_16, i32 %shl_ln243_33" [src/IDCT2.cpp:243]   --->   Operation 506 'sub' 'sub_ln243_63' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (3.42ns)   --->   "%mul_ln243_27 = mul i32 %in_15_val_read, i32 4294967217" [src/IDCT2.cpp:243]   --->   Operation 507 'mul' 'mul_ln243_27' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (1.01ns)   --->   "%add_ln246_170 = add i32 %mul_ln243_26, i32 %mul_ln243_22" [src/IDCT2.cpp:246]   --->   Operation 508 'add' 'add_ln246_170' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_171 = add i32 %sub_ln243_59, i32 %sub_ln243_61" [src/IDCT2.cpp:246]   --->   Operation 509 'add' 'add_ln246_171' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 510 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_172 = add i32 %add_ln246_171, i32 %add_ln246_170" [src/IDCT2.cpp:246]   --->   Operation 510 'add' 'add_ln246_172' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_173 = add i32 %sub_ln243_60, i32 %sub_ln243_63" [src/IDCT2.cpp:246]   --->   Operation 511 'add' 'add_ln246_173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 512 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_174 = add i32 %sub_ln243_62, i32 %sub_ln246_2" [src/IDCT2.cpp:246]   --->   Operation 512 'add' 'add_ln246_174' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 513 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_175 = add i32 %add_ln246_174, i32 %add_ln246_173" [src/IDCT2.cpp:246]   --->   Operation 513 'add' 'add_ln246_175' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 514 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_176 = add i32 %add_ln246_175, i32 %add_ln246_172" [src/IDCT2.cpp:246]   --->   Operation 514 'add' 'add_ln246_176' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 515 [1/1] (1.01ns)   --->   "%add_ln246_177 = add i32 %mul_ln243_27, i32 %add_ln246_11" [src/IDCT2.cpp:246]   --->   Operation 515 'add' 'add_ln246_177' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_178 = add i32 %shl_ln245_2, i32 %add_ln246_177" [src/IDCT2.cpp:246]   --->   Operation 516 'add' 'add_ln246_178' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 517 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln246 = sub i32 %add_ln246_178, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 517 'sub' 'sub_ln246' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_179 = add i32 %sub_ln246, i32 %add_ln246_176" [src/IDCT2.cpp:246]   --->   Operation 518 'add' 'add_ln246_179' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 519 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_13 = add i32 %add_ln246_179, i32 %mul_ln246_6" [src/IDCT2.cpp:246]   --->   Operation 519 'add' 'odds_13' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 520 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_46 = add i32 %shl_ln243_49, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 520 'add' 'add_ln243_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 521 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln243_47 = add i32 %add_ln243_46, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 521 'add' 'add_ln243_47' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_64 = sub i32 %shl_ln243_39, i32 %shl_ln243_38" [src/IDCT2.cpp:243]   --->   Operation 522 'sub' 'sub_ln243_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 523 [1/1] (3.42ns)   --->   "%mul_ln243_28 = mul i32 %in_5_val_read, i32 4294967213" [src/IDCT2.cpp:243]   --->   Operation 523 'mul' 'mul_ln243_28' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (1.01ns)   --->   "%sub_ln243_65 = sub i32 %shl_ln243_4, i32 %shl_ln243_5" [src/IDCT2.cpp:243]   --->   Operation 524 'sub' 'sub_ln243_65' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_48 = add i32 %sub_ln243_6, i32 %shl_ln243_45" [src/IDCT2.cpp:243]   --->   Operation 525 'add' 'add_ln243_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 526 [1/1] (3.42ns)   --->   "%mul_ln243_29 = mul i32 %in_13_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 526 'mul' 'mul_ln243_29' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_66 = sub i32 %shl_ln243_19, i32 %shl_ln243_36" [src/IDCT2.cpp:243]   --->   Operation 527 'sub' 'sub_ln243_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 528 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_181 = add i32 %sub_ln243_64, i32 %mul_ln243_28" [src/IDCT2.cpp:246]   --->   Operation 528 'add' 'add_ln246_181' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 529 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_182 = add i32 %add_ln243_47, i32 %add_ln243_48" [src/IDCT2.cpp:246]   --->   Operation 529 'add' 'add_ln246_182' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_183 = add i32 %add_ln246_182, i32 %add_ln246_181" [src/IDCT2.cpp:246]   --->   Operation 530 'add' 'add_ln246_183' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_184 = add i32 %sub_ln243_65, i32 %mul_ln243_29" [src/IDCT2.cpp:246]   --->   Operation 531 'add' 'add_ln246_184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 532 [1/1] (1.01ns)   --->   "%add_ln246_185 = add i32 %shl_ln243_32, i32 %add_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 532 'add' 'add_ln246_185' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 533 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_186 = add i32 %add_ln246_185, i32 %add_ln246_184" [src/IDCT2.cpp:246]   --->   Operation 533 'add' 'add_ln246_186' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 534 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_187 = add i32 %add_ln246_186, i32 %add_ln246_183" [src/IDCT2.cpp:246]   --->   Operation 534 'add' 'add_ln246_187' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 535 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_188 = add i32 %sub_ln243_66, i32 %sub_ln246_11" [src/IDCT2.cpp:246]   --->   Operation 535 'add' 'add_ln246_188' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_189 = add i32 %sub_ln246_17, i32 %add_ln246_188" [src/IDCT2.cpp:246]   --->   Operation 536 'add' 'add_ln246_189' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 537 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_190 = add i32 %add_ln245, i32 %add_ln246_189" [src/IDCT2.cpp:246]   --->   Operation 537 'add' 'add_ln246_190' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_191 = add i32 %add_ln246_190, i32 %add_ln246_187" [src/IDCT2.cpp:246]   --->   Operation 538 'add' 'add_ln246_191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 539 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_14 = add i32 %add_ln246_191, i32 %sub_ln246_13" [src/IDCT2.cpp:246]   --->   Operation 539 'add' 'odds_14' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 540 [1/1] (1.01ns)   --->   "%add_ln243_49 = add i32 %shl_ln243_49, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 540 'add' 'add_ln243_49' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (3.42ns)   --->   "%mul_ln243_30 = mul i32 %in_3_val_read, i32 4294967237" [src/IDCT2.cpp:243]   --->   Operation 541 'mul' 'mul_ln243_30' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (3.42ns)   --->   "%mul_ln243_31 = mul i32 %in_5_val_read, i32 4294967225" [src/IDCT2.cpp:243]   --->   Operation 542 'mul' 'mul_ln243_31' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_67 = sub i32 %shl_ln243_28, i32 %shl_ln243_29" [src/IDCT2.cpp:243]   --->   Operation 543 'sub' 'sub_ln243_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 544 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln243_50 = add i32 %sub_ln243_67, i32 %shl_ln243_42" [src/IDCT2.cpp:243]   --->   Operation 544 'add' 'add_ln243_50' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%shl_ln243_52 = shl i32 %in_9_val_read, i32 4" [src/IDCT2.cpp:243]   --->   Operation 545 'shl' 'shl_ln243_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (1.01ns)   --->   "%add_ln243_51 = add i32 %shl_ln243_30, i32 %shl_ln243_52" [src/IDCT2.cpp:243]   --->   Operation 546 'add' 'add_ln243_51' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%shl_ln243_53 = shl i32 %in_9_val_read, i32 2" [src/IDCT2.cpp:243]   --->   Operation 547 'shl' 'shl_ln243_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_68 = sub i32 %add_ln243_51, i32 %shl_ln243_53" [src/IDCT2.cpp:243]   --->   Operation 548 'sub' 'sub_ln243_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 549 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln243_52 = add i32 %sub_ln243_68, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 549 'add' 'add_ln243_52' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 550 [1/1] (3.42ns)   --->   "%mul_ln243_32 = mul i32 %in_11_val_read, i32 4294967252" [src/IDCT2.cpp:243]   --->   Operation 550 'mul' 'mul_ln243_32' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 551 [1/1] (3.42ns)   --->   "%mul_ln243_33 = mul i32 %in_13_val_read, i32 4294967215" [src/IDCT2.cpp:243]   --->   Operation 551 'mul' 'mul_ln243_33' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (1.01ns)   --->   "%add_ln243_53 = add i32 %shl_ln243_36, i32 %shl_ln243_19" [src/IDCT2.cpp:243]   --->   Operation 552 'add' 'add_ln243_53' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_54 = add i32 %add_ln243_53, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 553 'add' 'add_ln243_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_193 = add i32 %shl_ln244_2, i32 %sub_ln245_3" [src/IDCT2.cpp:246]   --->   Operation 554 'add' 'add_ln246_193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 555 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_194 = add i32 %mul_ln245, i32 %add_ln246_193" [src/IDCT2.cpp:246]   --->   Operation 555 'add' 'add_ln246_194' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_195 = add i32 %sub_ln245_1, i32 %add_ln246_194" [src/IDCT2.cpp:246]   --->   Operation 556 'add' 'add_ln246_195' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_196 = add i32 %mul_ln243_31, i32 %add_ln243_49" [src/IDCT2.cpp:246]   --->   Operation 557 'add' 'add_ln246_196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 558 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_197 = add i32 %add_ln246_196, i32 %mul_ln243_30" [src/IDCT2.cpp:246]   --->   Operation 558 'add' 'add_ln246_197' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 559 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_198 = add i32 %add_ln243_52, i32 %add_ln243_50" [src/IDCT2.cpp:246]   --->   Operation 559 'add' 'add_ln246_198' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 560 [1/1] (1.01ns)   --->   "%add_ln246_199 = add i32 %mul_ln243_33, i32 %mul_ln243_32" [src/IDCT2.cpp:246]   --->   Operation 560 'add' 'add_ln246_199' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 561 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_200 = add i32 %add_ln246_199, i32 %add_ln246_198" [src/IDCT2.cpp:246]   --->   Operation 561 'add' 'add_ln246_200' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_201 = add i32 %add_ln246_200, i32 %add_ln246_197" [src/IDCT2.cpp:246]   --->   Operation 562 'add' 'add_ln246_201' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 563 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_202 = add i32 %add_ln243_54, i32 %sub_ln245_7" [src/IDCT2.cpp:246]   --->   Operation 563 'add' 'add_ln246_202' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 564 [1/1] (1.01ns)   --->   "%add_ln246_454 = add i32 %sub_ln246_17, i32 %shl_ln245_1" [src/IDCT2.cpp:246]   --->   Operation 564 'add' 'add_ln246_454' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_203 = add i32 %add_ln246_454, i32 %add_ln246_202" [src/IDCT2.cpp:246]   --->   Operation 565 'add' 'add_ln246_203' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_204 = add i32 %mul_ln245_2, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 566 'add' 'add_ln246_204' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 567 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_205 = add i32 %mul_ln246_1, i32 %add_ln246_204" [src/IDCT2.cpp:246]   --->   Operation 567 'add' 'add_ln246_205' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 568 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_206 = add i32 %add_ln246_205, i32 %add_ln246_203" [src/IDCT2.cpp:246]   --->   Operation 568 'add' 'add_ln246_206' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 569 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_207 = add i32 %add_ln246_206, i32 %add_ln246_201" [src/IDCT2.cpp:246]   --->   Operation 569 'add' 'add_ln246_207' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 570 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_15 = add i32 %add_ln246_207, i32 %add_ln246_195" [src/IDCT2.cpp:246]   --->   Operation 570 'add' 'odds_15' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 571 [1/1] (1.01ns)   --->   "%sub_ln243_69 = sub i32 %shl_ln243_49, i32 %shl_ln243_21" [src/IDCT2.cpp:243]   --->   Operation 571 'sub' 'sub_ln243_69' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (3.42ns)   --->   "%mul_ln243_34 = mul i32 %in_3_val_read, i32 4294967227" [src/IDCT2.cpp:243]   --->   Operation 572 'mul' 'mul_ln243_34' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 573 [1/1] (1.01ns)   --->   "%sub_ln243_70 = sub i32 %shl_ln243_41, i32 %shl_ln243_25" [src/IDCT2.cpp:243]   --->   Operation 573 'sub' 'sub_ln243_70' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_55 = add i32 %shl_ln243_28, i32 %shl_ln243_5" [src/IDCT2.cpp:243]   --->   Operation 574 'add' 'add_ln243_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 575 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln243_56 = add i32 %add_ln243_55, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 575 'add' 'add_ln243_56' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 576 [1/1] (1.01ns)   --->   "%sub_ln243_71 = sub i32 %shl_ln243_30, i32 %shl_ln243_52" [src/IDCT2.cpp:243]   --->   Operation 576 'sub' 'sub_ln243_71' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (3.42ns)   --->   "%mul_ln243_35 = mul i32 %in_11_val_read, i32 4294967217" [src/IDCT2.cpp:243]   --->   Operation 577 'mul' 'mul_ln243_35' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (3.42ns)   --->   "%mul_ln243_36 = mul i32 %in_13_val_read, i32 4294967255" [src/IDCT2.cpp:243]   --->   Operation 578 'mul' 'mul_ln243_36' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_72 = sub i32 %add_ln243_2, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 579 'sub' 'sub_ln243_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_209 = add i32 %shl_ln246_6, i32 %add_ln246_370" [src/IDCT2.cpp:246]   --->   Operation 580 'add' 'add_ln246_209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 581 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln246_34 = sub i32 %add_ln246_209, i32 %shl_ln244" [src/IDCT2.cpp:246]   --->   Operation 581 'sub' 'sub_ln246_34' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 582 [1/1] (3.42ns)   --->   "%mul_ln246_18 = mul i32 %in_16_val_read, i32 4294967229" [src/IDCT2.cpp:246]   --->   Operation 582 'mul' 'mul_ln246_18' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_211 = add i32 %mul_ln246_18, i32 %sub_ln246_34" [src/IDCT2.cpp:246]   --->   Operation 583 'add' 'add_ln246_211' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_212 = add i32 %sub_ln243_70, i32 %sub_ln243_69" [src/IDCT2.cpp:246]   --->   Operation 584 'add' 'add_ln246_212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 585 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_213 = add i32 %add_ln246_212, i32 %mul_ln243_34" [src/IDCT2.cpp:246]   --->   Operation 585 'add' 'add_ln246_213' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_214 = add i32 %sub_ln243_71, i32 %add_ln243_56" [src/IDCT2.cpp:246]   --->   Operation 586 'add' 'add_ln246_214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 587 [1/1] (1.01ns)   --->   "%add_ln246_215 = add i32 %mul_ln243_36, i32 %mul_ln243_35" [src/IDCT2.cpp:246]   --->   Operation 587 'add' 'add_ln246_215' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_216 = add i32 %add_ln246_215, i32 %add_ln246_214" [src/IDCT2.cpp:246]   --->   Operation 588 'add' 'add_ln246_216' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_217 = add i32 %add_ln246_216, i32 %add_ln246_213" [src/IDCT2.cpp:246]   --->   Operation 589 'add' 'add_ln246_217' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 590 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_218 = add i32 %sub_ln243_72, i32 %mul_ln245_4" [src/IDCT2.cpp:246]   --->   Operation 590 'add' 'add_ln246_218' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_35 = sub i32 %shl_ln246_6, i32 %shl_ln245_1" [src/IDCT2.cpp:246]   --->   Operation 591 'sub' 'sub_ln246_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 592 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_456 = add i32 %sub_ln246_35, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 592 'add' 'add_ln246_456' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_219 = add i32 %add_ln246_456, i32 %add_ln246_218" [src/IDCT2.cpp:246]   --->   Operation 593 'add' 'add_ln246_219' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 594 [1/1] (1.01ns)   --->   "%sub_ln246_36 = sub i32 %sub_ln246_12, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 594 'sub' 'sub_ln246_36' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_220 = add i32 %sub_ln246_36, i32 %add_ln246_219" [src/IDCT2.cpp:246]   --->   Operation 595 'add' 'add_ln246_220' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 596 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_221 = add i32 %add_ln246_220, i32 %add_ln246_217" [src/IDCT2.cpp:246]   --->   Operation 596 'add' 'add_ln246_221' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 597 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_16 = add i32 %add_ln246_221, i32 %add_ln246_211" [src/IDCT2.cpp:246]   --->   Operation 597 'add' 'odds_16' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_73 = sub i32 %shl_ln243_49, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 598 'sub' 'sub_ln243_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 599 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_74 = sub i32 %sub_ln243_73, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 599 'sub' 'sub_ln243_74' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 600 [1/1] (3.42ns)   --->   "%mul_ln243_37 = mul i32 %in_3_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 600 'mul' 'mul_ln243_37' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 601 [1/1] (3.42ns)   --->   "%mul_ln243_38 = mul i32 %in_5_val_read, i32 4294967259" [src/IDCT2.cpp:243]   --->   Operation 601 'mul' 'mul_ln243_38' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (1.01ns)   --->   "%sub_ln243_75 = sub i32 %sub_ln243_4, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 602 'sub' 'sub_ln243_75' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_76 = sub i32 %shl_ln243_52, i32 %shl_ln243_53" [src/IDCT2.cpp:243]   --->   Operation 603 'sub' 'sub_ln243_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 604 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_77 = sub i32 %sub_ln243_76, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 604 'sub' 'sub_ln243_77' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 605 [1/1] (3.42ns)   --->   "%mul_ln243_39 = mul i32 %in_11_val_read, i32 4294967205" [src/IDCT2.cpp:243]   --->   Operation 605 'mul' 'mul_ln243_39' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_78 = sub i32 %shl_ln243_34, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 606 'sub' 'sub_ln243_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 607 [1/1] (1.01ns)   --->   "%sub_ln243_79 = sub i32 %sub_ln243_45, i32 %shl_ln243_37" [src/IDCT2.cpp:243]   --->   Operation 607 'sub' 'sub_ln243_79' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%shl_ln243_54 = shl i32 %in_15_val_read, i32 1" [src/IDCT2.cpp:243]   --->   Operation 608 'shl' 'shl_ln243_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_80 = sub i32 %sub_ln243_79, i32 %shl_ln243_54" [src/IDCT2.cpp:243]   --->   Operation 609 'sub' 'sub_ln243_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 610 [1/1] (1.01ns)   --->   "%add_ln246_223 = add i32 %shl_ln245, i32 %add_ln245" [src/IDCT2.cpp:246]   --->   Operation 610 'add' 'add_ln246_223' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_224 = add i32 %add_ln245_2, i32 %add_ln246_223" [src/IDCT2.cpp:246]   --->   Operation 611 'add' 'add_ln246_224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 612 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_225 = add i32 %add_ln246_224, i32 %sub_ln245_2" [src/IDCT2.cpp:246]   --->   Operation 612 'add' 'add_ln246_225' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_226 = add i32 %mul_ln245_2, i32 %add_ln246_225" [src/IDCT2.cpp:246]   --->   Operation 613 'add' 'add_ln246_226' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_227 = add i32 %mul_ln243_38, i32 %sub_ln243_74" [src/IDCT2.cpp:246]   --->   Operation 614 'add' 'add_ln246_227' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 615 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_228 = add i32 %add_ln246_227, i32 %mul_ln243_37" [src/IDCT2.cpp:246]   --->   Operation 615 'add' 'add_ln246_228' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_229 = add i32 %sub_ln243_77, i32 %sub_ln243_75" [src/IDCT2.cpp:246]   --->   Operation 616 'add' 'add_ln246_229' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 617 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_230 = add i32 %sub_ln243_78, i32 %mul_ln243_39" [src/IDCT2.cpp:246]   --->   Operation 617 'add' 'add_ln246_230' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 618 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_231 = add i32 %add_ln246_230, i32 %add_ln246_229" [src/IDCT2.cpp:246]   --->   Operation 618 'add' 'add_ln246_231' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_232 = add i32 %add_ln246_231, i32 %add_ln246_228" [src/IDCT2.cpp:246]   --->   Operation 619 'add' 'add_ln246_232' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 620 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_233 = add i32 %sub_ln243_80, i32 %mul_ln246_1" [src/IDCT2.cpp:246]   --->   Operation 620 'add' 'add_ln246_233' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 621 [1/1] (1.01ns)   --->   "%sub_ln246_37 = sub i32 %shl_ln244_1, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 621 'sub' 'sub_ln246_37' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_234 = add i32 %sub_ln246_37, i32 %add_ln246_233" [src/IDCT2.cpp:246]   --->   Operation 622 'add' 'add_ln246_234' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 623 [1/1] (3.42ns)   --->   "%mul_ln246_19 = mul i32 %in_16_val_read, i32 4294967177" [src/IDCT2.cpp:246]   --->   Operation 623 'mul' 'mul_ln246_19' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_235 = add i32 %mul_ln246_19, i32 %add_ln246_234" [src/IDCT2.cpp:246]   --->   Operation 624 'add' 'add_ln246_235' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 625 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_236 = add i32 %add_ln246_235, i32 %add_ln246_232" [src/IDCT2.cpp:246]   --->   Operation 625 'add' 'add_ln246_236' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 626 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_17 = add i32 %add_ln246_236, i32 %add_ln246_226" [src/IDCT2.cpp:246]   --->   Operation 626 'add' 'odds_17' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 627 [1/1] (1.01ns)   --->   "%sub_ln243_81 = sub i32 %shl_ln243_49, i32 %shl_ln243_20" [src/IDCT2.cpp:243]   --->   Operation 627 'sub' 'sub_ln243_81' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 628 [1/1] (3.42ns)   --->   "%mul_ln243_40 = mul i32 %in_3_val_read, i32 4294967213" [src/IDCT2.cpp:243]   --->   Operation 628 'mul' 'mul_ln243_40' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (1.01ns)   --->   "%sub_ln243_82 = sub i32 %in_5_val_read, i32 %shl_ln243_26" [src/IDCT2.cpp:243]   --->   Operation 629 'sub' 'sub_ln243_82' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_83 = sub i32 %shl_ln243_53, i32 %shl_ln243_8" [src/IDCT2.cpp:243]   --->   Operation 630 'sub' 'sub_ln243_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 631 [1/1] (3.42ns)   --->   "%mul_ln243_41 = mul i32 %in_11_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 631 'mul' 'mul_ln243_41' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (1.01ns)   --->   "%add_ln243_57 = add i32 %shl_ln243_33, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 632 'add' 'add_ln243_57' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 633 [1/1] (1.01ns)   --->   "%sub_ln243_84 = sub i32 %shl_ln243_17, i32 %shl_ln243_18" [src/IDCT2.cpp:243]   --->   Operation 633 'sub' 'sub_ln243_84' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_85 = sub i32 %sub_ln243_84, i32 %shl_ln243_19" [src/IDCT2.cpp:243]   --->   Operation 634 'sub' 'sub_ln243_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 635 [1/1] (1.01ns)   --->   "%add_ln246_459 = add i32 %shl_ln245_2, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 635 'add' 'add_ln246_459' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (3.42ns)   --->   "%mul_ln246_20 = mul i32 %in_16_val_read, i32 4294967217" [src/IDCT2.cpp:246]   --->   Operation 636 'mul' 'mul_ln246_20' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_238 = add i32 %shl_ln245_2, i32 %mul_ln246_20" [src/IDCT2.cpp:246]   --->   Operation 637 'add' 'add_ln246_238' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 638 [1/1] (3.42ns)   --->   "%mul_ln246_21 = mul i32 %in_16_val_read, i32 4294967247" [src/IDCT2.cpp:246]   --->   Operation 638 'mul' 'mul_ln246_21' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 639 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_239 = add i32 %mul_ln246_21, i32 %add_ln246_238" [src/IDCT2.cpp:246]   --->   Operation 639 'add' 'add_ln246_239' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_240 = add i32 %add_ln246_239, i32 %add_ln246_459" [src/IDCT2.cpp:246]   --->   Operation 640 'add' 'add_ln246_240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_241 = add i32 %mul_ln243_40, i32 %sub_ln243_82" [src/IDCT2.cpp:246]   --->   Operation 641 'add' 'add_ln246_241' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 642 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_242 = add i32 %sub_ln243_81, i32 %sub_ln243_83" [src/IDCT2.cpp:246]   --->   Operation 642 'add' 'add_ln246_242' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 643 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_243 = add i32 %add_ln246_242, i32 %add_ln246_241" [src/IDCT2.cpp:246]   --->   Operation 643 'add' 'add_ln246_243' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_244 = add i32 %add_ln243, i32 %add_ln243_57" [src/IDCT2.cpp:246]   --->   Operation 644 'add' 'add_ln246_244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 645 [1/1] (1.01ns)   --->   "%add_ln246_245 = add i32 %mul_ln243_41, i32 %mul_ln245_2" [src/IDCT2.cpp:246]   --->   Operation 645 'add' 'add_ln246_245' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 646 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_246 = add i32 %add_ln246_245, i32 %add_ln246_244" [src/IDCT2.cpp:246]   --->   Operation 646 'add' 'add_ln246_246' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_247 = add i32 %add_ln246_246, i32 %add_ln246_243" [src/IDCT2.cpp:246]   --->   Operation 647 'add' 'add_ln246_247' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 648 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_248 = add i32 %sub_ln243_85, i32 %sub_ln246_20" [src/IDCT2.cpp:246]   --->   Operation 648 'add' 'add_ln246_248' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_249 = add i32 %mul_ln244_2, i32 %add_ln246_248" [src/IDCT2.cpp:246]   --->   Operation 649 'add' 'add_ln246_249' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 650 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_250 = add i32 %add_ln246_76, i32 %add_ln246_249" [src/IDCT2.cpp:246]   --->   Operation 650 'add' 'add_ln246_250' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 651 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_251 = add i32 %add_ln246_250, i32 %add_ln246_247" [src/IDCT2.cpp:246]   --->   Operation 651 'add' 'add_ln246_251' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 652 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_18 = add i32 %add_ln246_251, i32 %add_ln246_240" [src/IDCT2.cpp:246]   --->   Operation 652 'add' 'odds_18' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 653 [1/1] (1.01ns)   --->   "%sub_ln243_86 = sub i32 %shl_ln243_49, i32 %shl_ln243_50" [src/IDCT2.cpp:243]   --->   Operation 653 'sub' 'sub_ln243_86' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 654 [1/1] (1.01ns)   --->   "%add_ln243_58 = add i32 %sub_ln243_86, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 654 'add' 'add_ln243_58' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (3.42ns)   --->   "%mul_ln243_42 = mul i32 %in_3_val_read, i32 4294967209" [src/IDCT2.cpp:243]   --->   Operation 655 'mul' 'mul_ln243_42' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (1.01ns)   --->   "%sub_ln243_87 = sub i32 %shl_ln243_41, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 656 'sub' 'sub_ln243_87' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_59 = add i32 %add_ln243_6, i32 %shl_ln243_42" [src/IDCT2.cpp:243]   --->   Operation 657 'add' 'add_ln243_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 658 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_88 = sub i32 %add_ln243_59, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 658 'sub' 'sub_ln243_88' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 659 [1/1] (1.01ns)   --->   "%sub_ln243_89 = sub i32 %shl_ln243_45, i32 %shl_ln243_30" [src/IDCT2.cpp:243]   --->   Operation 659 'sub' 'sub_ln243_89' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (3.42ns)   --->   "%mul_ln243_43 = mul i32 %in_11_val_read, i32 4294967255" [src/IDCT2.cpp:243]   --->   Operation 660 'mul' 'mul_ln243_43' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 661 [1/1] (1.01ns)   --->   "%sub_ln243_90 = sub i32 0, i32 %shl_ln243_18" [src/IDCT2.cpp:243]   --->   Operation 661 'sub' 'sub_ln243_90' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_91 = sub i32 %sub_ln243_90, i32 %shl_ln243_19" [src/IDCT2.cpp:243]   --->   Operation 662 'sub' 'sub_ln243_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1113 = add i32 %in_13_val_read, i32 %in_16_val_read" [src/IDCT2.cpp:202]   --->   Operation 663 'add' 'tmp1113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 664 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp6 = add i32 %tmp1113, i32 %in_16_val_read" [src/IDCT2.cpp:202]   --->   Operation 664 'add' 'tmp6' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node p_sub341)   --->   "%empty_138 = shl i32 %tmp6, i32 7" [src/IDCT2.cpp:202]   --->   Operation 665 'shl' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node p_sub341)   --->   "%empty_139 = shl i32 %tmp6, i32 5" [src/IDCT2.cpp:202]   --->   Operation 666 'shl' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (1.01ns) (out node of the LUT)   --->   "%p_sub341 = sub i32 %empty_138, i32 %empty_139" [src/IDCT2.cpp:202]   --->   Operation 667 'sub' 'p_sub341' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%empty_140 = shl i32 %tmp6, i32 3" [src/IDCT2.cpp:202]   --->   Operation 668 'shl' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub343 = sub i32 %p_sub341, i32 %empty_140" [src/IDCT2.cpp:202]   --->   Operation 669 'sub' 'p_sub343' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%empty_141 = shl i32 %tmp6, i32 1" [src/IDCT2.cpp:202]   --->   Operation 670 'shl' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp7 = add i32 %p_sub343, i32 %empty_141" [src/IDCT2.cpp:202]   --->   Operation 671 'add' 'tmp7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 672 [1/1] (3.42ns)   --->   "%mul_ln246_22 = mul i32 %in_16_val_read, i32 4294967235" [src/IDCT2.cpp:246]   --->   Operation 672 'mul' 'mul_ln246_22' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_253 = add i32 %mul_ln246_22, i32 %tmp7" [src/IDCT2.cpp:246]   --->   Operation 673 'add' 'add_ln246_253' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 674 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_254 = add i32 %sub_ln244_2, i32 %add_ln246_253" [src/IDCT2.cpp:246]   --->   Operation 674 'add' 'add_ln246_254' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 675 [1/1] (3.42ns)   --->   "%mul_ln246_23 = mul i32 %in_16_val_read, i32 4294967189" [src/IDCT2.cpp:246]   --->   Operation 675 'mul' 'mul_ln246_23' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (1.01ns)   --->   "%add_ln246_255 = add i32 %shl_ln245, i32 %add_ln244_1" [src/IDCT2.cpp:246]   --->   Operation 676 'add' 'add_ln246_255' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 677 [1/1] (1.01ns)   --->   "%sub_ln246_38 = sub i32 %shl_ln245, i32 %shl_ln245_2" [src/IDCT2.cpp:246]   --->   Operation 677 'sub' 'sub_ln246_38' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 678 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_256 = add i32 %sub_ln246_38, i32 %add_ln246_255" [src/IDCT2.cpp:246]   --->   Operation 678 'add' 'add_ln246_256' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 679 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_257 = add i32 %add_ln246_256, i32 %mul_ln246_23" [src/IDCT2.cpp:246]   --->   Operation 679 'add' 'add_ln246_257' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_258 = add i32 %add_ln246_257, i32 %add_ln246_254" [src/IDCT2.cpp:246]   --->   Operation 680 'add' 'add_ln246_258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_259 = add i32 %sub_ln243_87, i32 %add_ln243_58" [src/IDCT2.cpp:246]   --->   Operation 681 'add' 'add_ln246_259' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 682 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_260 = add i32 %add_ln246_259, i32 %mul_ln243_42" [src/IDCT2.cpp:246]   --->   Operation 682 'add' 'add_ln246_260' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_261 = add i32 %sub_ln243_89, i32 %sub_ln243_88" [src/IDCT2.cpp:246]   --->   Operation 683 'add' 'add_ln246_261' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 684 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_262 = add i32 %sub_ln243_91, i32 %mul_ln243_43" [src/IDCT2.cpp:246]   --->   Operation 684 'add' 'add_ln246_262' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 685 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_263 = add i32 %add_ln246_262, i32 %add_ln246_261" [src/IDCT2.cpp:246]   --->   Operation 685 'add' 'add_ln246_263' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_264 = add i32 %add_ln246_263, i32 %add_ln246_260" [src/IDCT2.cpp:246]   --->   Operation 686 'add' 'add_ln246_264' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 687 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_265 = add i32 %mul_ln246_19, i32 %add_ln246_264" [src/IDCT2.cpp:246]   --->   Operation 687 'add' 'add_ln246_265' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 688 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_19 = add i32 %add_ln246_265, i32 %add_ln246_258" [src/IDCT2.cpp:246]   --->   Operation 688 'add' 'odds_19' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 689 [1/1] (3.42ns)   --->   "%mul_ln243_44 = mul i32 %in_3_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 689 'mul' 'mul_ln243_44' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 690 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_92 = sub i32 %shl_ln243_46, i32 %shl_ln243_27" [src/IDCT2.cpp:243]   --->   Operation 690 'sub' 'sub_ln243_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 691 [1/1] (1.01ns)   --->   "%add_ln243_60 = add i32 %shl_ln243_28, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 691 'add' 'add_ln243_60' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 692 [1/1] (3.42ns)   --->   "%mul_ln243_45 = mul i32 %in_9_val_read, i32 4294967212" [src/IDCT2.cpp:243]   --->   Operation 692 'mul' 'mul_ln243_45' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_93 = sub i32 %shl_ln243_12, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 693 'sub' 'sub_ln243_93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 694 [1/1] (1.01ns)   --->   "%sub_ln243_94 = sub i32 %add_ln243_36, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 694 'sub' 'sub_ln243_94' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 695 [1/1] (3.42ns)   --->   "%mul_ln243_46 = mul i32 %in_15_val_read, i32 4294967223" [src/IDCT2.cpp:243]   --->   Operation 695 'mul' 'mul_ln243_46' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_267 = add i32 %mul_ln245_1, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 696 'add' 'add_ln246_267' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 697 [1/1] (1.01ns)   --->   "%add_ln246_462 = add i32 %sub_ln246_18, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 697 'add' 'add_ln246_462' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 698 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_268 = add i32 %add_ln246_462, i32 %add_ln246_267" [src/IDCT2.cpp:246]   --->   Operation 698 'add' 'add_ln246_268' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_269 = add i32 %add_ln246_268, i32 %sub_ln246_32" [src/IDCT2.cpp:246]   --->   Operation 699 'add' 'add_ln246_269' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 700 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln246_39 = sub i32 %add_ln246_269, i32 %shl_ln244" [src/IDCT2.cpp:246]   --->   Operation 700 'sub' 'sub_ln246_39' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 701 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_271 = add i32 %mul_ln243_44, i32 %sub_ln243_92" [src/IDCT2.cpp:246]   --->   Operation 701 'add' 'add_ln246_271' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 702 [1/1] (1.01ns)   --->   "%add_ln246_272 = add i32 %sub_ln243_86, i32 %mul_ln243_45" [src/IDCT2.cpp:246]   --->   Operation 702 'add' 'add_ln246_272' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_273 = add i32 %add_ln246_272, i32 %add_ln246_271" [src/IDCT2.cpp:246]   --->   Operation 703 'add' 'add_ln246_273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_274 = add i32 %add_ln243_60, i32 %sub_ln243_94" [src/IDCT2.cpp:246]   --->   Operation 704 'add' 'add_ln246_274' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 705 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_275 = add i32 %sub_ln243_93, i32 %sub_ln245_6" [src/IDCT2.cpp:246]   --->   Operation 705 'add' 'add_ln246_275' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 706 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_276 = add i32 %add_ln246_275, i32 %add_ln246_274" [src/IDCT2.cpp:246]   --->   Operation 706 'add' 'add_ln246_276' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 707 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_277 = add i32 %add_ln246_276, i32 %add_ln246_273" [src/IDCT2.cpp:246]   --->   Operation 707 'add' 'add_ln246_277' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 708 [1/1] (1.01ns)   --->   "%add_ln246_278 = add i32 %mul_ln243_46, i32 %mul_ln244_1" [src/IDCT2.cpp:246]   --->   Operation 708 'add' 'add_ln246_278' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 709 [1/1] (1.01ns)   --->   "%sub_ln246_40 = sub i32 %shl_ln246_5, i32 %shl_ln244" [src/IDCT2.cpp:246]   --->   Operation 709 'sub' 'sub_ln246_40' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_41 = sub i32 %sub_ln246_40, i32 %shl_ln244_1" [src/IDCT2.cpp:246]   --->   Operation 710 'sub' 'sub_ln246_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 711 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_463 = add i32 %sub_ln246_41, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 711 'add' 'add_ln246_463' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_279 = add i32 %add_ln246_463, i32 %add_ln246_278" [src/IDCT2.cpp:246]   --->   Operation 712 'add' 'add_ln246_279' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 713 [1/1] (3.42ns)   --->   "%mul_ln246_24 = mul i32 %in_16_val_read, i32 4294967239" [src/IDCT2.cpp:246]   --->   Operation 713 'mul' 'mul_ln246_24' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_280 = add i32 %mul_ln246_24, i32 %add_ln246_279" [src/IDCT2.cpp:246]   --->   Operation 714 'add' 'add_ln246_280' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_281 = add i32 %add_ln246_280, i32 %add_ln246_277" [src/IDCT2.cpp:246]   --->   Operation 715 'add' 'add_ln246_281' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 716 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_20 = add i32 %add_ln246_281, i32 %sub_ln246_39" [src/IDCT2.cpp:246]   --->   Operation 716 'add' 'odds_20' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_95 = sub i32 %sub_ln243_86, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 717 'sub' 'sub_ln243_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 718 [1/1] (3.42ns)   --->   "%mul_ln243_47 = mul i32 %in_3_val_read, i32 4294967205" [src/IDCT2.cpp:243]   --->   Operation 718 'mul' 'mul_ln243_47' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (1.01ns)   --->   "%sub_ln243_96 = sub i32 %shl_ln243_25, i32 %shl_ln243_26" [src/IDCT2.cpp:243]   --->   Operation 719 'sub' 'sub_ln243_96' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_61 = add i32 %shl_ln243_4, i32 %shl_ln243_5" [src/IDCT2.cpp:243]   --->   Operation 720 'add' 'add_ln243_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 721 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln243_62 = add i32 %add_ln243_61, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 721 'add' 'add_ln243_62' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_63 = add i32 %sub_ln243_62, i32 %shl_ln243_44" [src/IDCT2.cpp:243]   --->   Operation 722 'add' 'add_ln243_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_64 = add i32 %shl_ln243_14, i32 %shl_ln243_35" [src/IDCT2.cpp:243]   --->   Operation 723 'add' 'add_ln243_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 724 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln243_65 = add i32 %add_ln243_64, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 724 'add' 'add_ln243_65' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 725 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_283 = add i32 %add_ln244_3, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 725 'add' 'add_ln246_283' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 726 [1/1] (3.42ns)   --->   "%mul_ln246_25 = mul i32 %in_16_val_read, i32 4294967222" [src/IDCT2.cpp:246]   --->   Operation 726 'mul' 'mul_ln246_25' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 727 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_284 = add i32 %mul_ln246_25, i32 %add_ln246_283" [src/IDCT2.cpp:246]   --->   Operation 727 'add' 'add_ln246_284' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 728 [1/1] (1.01ns)   --->   "%add_ln246_465 = add i32 %shl_ln244, i32 %shl_ln245_1" [src/IDCT2.cpp:246]   --->   Operation 728 'add' 'add_ln246_465' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_285 = add i32 %add_ln246_465, i32 %add_ln246_284" [src/IDCT2.cpp:246]   --->   Operation 729 'add' 'add_ln246_285' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 730 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln246_42 = sub i32 %add_ln246_285, i32 %shl_ln244" [src/IDCT2.cpp:246]   --->   Operation 730 'sub' 'sub_ln246_42' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 731 [1/1] (1.01ns)   --->   "%add_ln246_287 = add i32 %mul_ln243_47, i32 %sub_ln243_96" [src/IDCT2.cpp:246]   --->   Operation 731 'add' 'add_ln246_287' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 732 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_288 = add i32 %sub_ln243_95, i32 %mul_ln243_10" [src/IDCT2.cpp:246]   --->   Operation 732 'add' 'add_ln246_288' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 733 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_289 = add i32 %add_ln246_288, i32 %add_ln246_287" [src/IDCT2.cpp:246]   --->   Operation 733 'add' 'add_ln246_289' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_290 = add i32 %add_ln243_62, i32 %add_ln243_65" [src/IDCT2.cpp:246]   --->   Operation 734 'add' 'add_ln246_290' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 735 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_291 = add i32 %add_ln243_63, i32 %sub_ln245_3" [src/IDCT2.cpp:246]   --->   Operation 735 'add' 'add_ln246_291' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 736 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_292 = add i32 %add_ln246_291, i32 %add_ln246_290" [src/IDCT2.cpp:246]   --->   Operation 736 'add' 'add_ln246_292' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 737 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_293 = add i32 %add_ln246_292, i32 %add_ln246_289" [src/IDCT2.cpp:246]   --->   Operation 737 'add' 'add_ln246_293' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 738 [1/1] (1.01ns)   --->   "%add_ln246_294 = add i32 %in_15_val_read, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 738 'add' 'add_ln246_294' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 739 [1/1] (3.42ns)   --->   "%mul_ln246_26 = mul i32 %add_ln246_294, i32 4294967206" [src/IDCT2.cpp:246]   --->   Operation 739 'mul' 'mul_ln246_26' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_295 = add i32 %add_ln246_402, i32 %mul_ln246_26" [src/IDCT2.cpp:246]   --->   Operation 740 'add' 'add_ln246_295' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 741 [1/1] (3.42ns)   --->   "%mul_ln246_27 = mul i32 %in_16_val_read, i32 4294967250" [src/IDCT2.cpp:246]   --->   Operation 741 'mul' 'mul_ln246_27' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 742 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_296 = add i32 %mul_ln246_27, i32 %add_ln246_295" [src/IDCT2.cpp:246]   --->   Operation 742 'add' 'add_ln246_296' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_297 = add i32 %add_ln246_296, i32 %add_ln246_293" [src/IDCT2.cpp:246]   --->   Operation 743 'add' 'add_ln246_297' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 744 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_21 = add i32 %add_ln246_297, i32 %sub_ln246_42" [src/IDCT2.cpp:246]   --->   Operation 744 'add' 'odds_21' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 745 [1/1] (1.01ns)   --->   "%add_ln243_66 = add i32 %shl_ln243_1, i32 %shl_ln243_20" [src/IDCT2.cpp:243]   --->   Operation 745 'add' 'add_ln243_66' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_67 = add i32 %add_ln243_66, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 746 'add' 'add_ln243_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_68 = add i32 %shl_ln243_25, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 747 'add' 'add_ln243_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_97 = sub i32 %shl_ln243_29, i32 %shl_ln243_42" [src/IDCT2.cpp:243]   --->   Operation 748 'sub' 'sub_ln243_97' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 749 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_98 = sub i32 %sub_ln243_97, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 749 'sub' 'sub_ln243_98' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 750 [1/1] (3.42ns)   --->   "%mul_ln243_48 = mul i32 %in_9_val_read, i32 4294967217" [src/IDCT2.cpp:243]   --->   Operation 750 'mul' 'mul_ln243_48' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 751 [1/1] (1.01ns)   --->   "%add_ln243_69 = add i32 %add_ln243_44, i32 %shl_ln243_44" [src/IDCT2.cpp:243]   --->   Operation 751 'add' 'add_ln243_69' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_99 = sub i32 %add_ln243_69, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 752 'sub' 'sub_ln243_99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_100 = sub i32 0, i32 %shl_ln243_34" [src/IDCT2.cpp:243]   --->   Operation 753 'sub' 'sub_ln243_100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 754 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_101 = sub i32 %sub_ln243_100, i32 %shl_ln243_35" [src/IDCT2.cpp:243]   --->   Operation 754 'sub' 'sub_ln243_101' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 755 [1/1] (3.42ns)   --->   "%mul_ln243_49 = mul i32 %in_15_val_read, i32 4294967237" [src/IDCT2.cpp:243]   --->   Operation 755 'mul' 'mul_ln243_49' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_299 = add i32 %mul_ln243_44, i32 %add_ln243_68" [src/IDCT2.cpp:246]   --->   Operation 756 'add' 'add_ln246_299' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 757 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_300 = add i32 %add_ln243_67, i32 %mul_ln243_48" [src/IDCT2.cpp:246]   --->   Operation 757 'add' 'add_ln246_300' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_301 = add i32 %add_ln246_300, i32 %add_ln246_299" [src/IDCT2.cpp:246]   --->   Operation 758 'add' 'add_ln246_301' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_302 = add i32 %sub_ln243_98, i32 %sub_ln243_101" [src/IDCT2.cpp:246]   --->   Operation 759 'add' 'add_ln246_302' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 760 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_303 = add i32 %sub_ln243_99, i32 %add_ln245_3" [src/IDCT2.cpp:246]   --->   Operation 760 'add' 'add_ln246_303' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 761 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_304 = add i32 %add_ln246_303, i32 %add_ln246_302" [src/IDCT2.cpp:246]   --->   Operation 761 'add' 'add_ln246_304' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 762 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_305 = add i32 %add_ln246_304, i32 %add_ln246_301" [src/IDCT2.cpp:246]   --->   Operation 762 'add' 'add_ln246_305' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 763 [1/1] (1.01ns)   --->   "%add_ln246_306 = add i32 %mul_ln243_49, i32 %sub_ln246_13" [src/IDCT2.cpp:246]   --->   Operation 763 'add' 'add_ln246_306' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_307 = add i32 %mul_ln246_19, i32 %add_ln246_306" [src/IDCT2.cpp:246]   --->   Operation 764 'add' 'add_ln246_307' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_43 = sub i32 %shl_ln246_5, i32 %shl_ln244_1" [src/IDCT2.cpp:246]   --->   Operation 765 'sub' 'sub_ln246_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 766 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln246_44 = sub i32 %sub_ln246_43, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 766 'sub' 'sub_ln246_44' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 767 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_308 = add i32 %sub_ln246_44, i32 %add_ln246_307" [src/IDCT2.cpp:246]   --->   Operation 767 'add' 'add_ln246_308' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_309 = add i32 %add_ln246_308, i32 %add_ln246_305" [src/IDCT2.cpp:246]   --->   Operation 768 'add' 'add_ln246_309' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 769 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_22 = add i32 %add_ln246_309, i32 %sub_ln246_30" [src/IDCT2.cpp:246]   --->   Operation 769 'add' 'odds_22' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 770 [1/1] (1.01ns)   --->   "%add_ln243_70 = add i32 %shl_ln243_1, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 770 'add' 'add_ln243_70' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_71 = add i32 %add_ln243_70, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 771 'add' 'add_ln243_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 772 [1/1] (3.42ns)   --->   "%mul_ln243_50 = mul i32 %in_3_val_read, i32 4294967210" [src/IDCT2.cpp:243]   --->   Operation 772 'mul' 'mul_ln243_50' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 773 [1/1] (1.01ns)   --->   "%sub_ln243_102 = sub i32 %add_ln243_4, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 773 'sub' 'sub_ln243_102' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_103 = sub i32 0, i32 %shl_ln243_29" [src/IDCT2.cpp:243]   --->   Operation 774 'sub' 'sub_ln243_103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 775 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_104 = sub i32 %sub_ln243_103, i32 %shl_ln243_42" [src/IDCT2.cpp:243]   --->   Operation 775 'sub' 'sub_ln243_104' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 776 [1/1] (3.42ns)   --->   "%mul_ln243_51 = mul i32 %in_9_val_read, i32 4294967244" [src/IDCT2.cpp:243]   --->   Operation 776 'mul' 'mul_ln243_51' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 777 [1/1] (3.42ns)   --->   "%mul_ln243_52 = mul i32 %in_13_val_read, i32 4294967227" [src/IDCT2.cpp:243]   --->   Operation 777 'mul' 'mul_ln243_52' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 778 [1/1] (1.01ns)   --->   "%sub_ln246_45 = sub i32 %shl_ln245, i32 %shl_ln245_1" [src/IDCT2.cpp:246]   --->   Operation 778 'sub' 'sub_ln246_45' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 779 [1/1] (3.42ns)   --->   "%mul_ln246_28 = mul i32 %in_16_val_read, i32 4294967254" [src/IDCT2.cpp:246]   --->   Operation 779 'mul' 'mul_ln246_28' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_311 = add i32 %shl_ln244, i32 %mul_ln246_28" [src/IDCT2.cpp:246]   --->   Operation 780 'add' 'add_ln246_311' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 781 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_312 = add i32 %add_ln246_311, i32 %sub_ln246_45" [src/IDCT2.cpp:246]   --->   Operation 781 'add' 'add_ln246_312' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_313 = add i32 %add_ln246_312, i32 %shl_ln244_1" [src/IDCT2.cpp:246]   --->   Operation 782 'add' 'add_ln246_313' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 783 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_314 = add i32 %mul_ln243_50, i32 %sub_ln243_102" [src/IDCT2.cpp:246]   --->   Operation 783 'add' 'add_ln246_314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 784 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_315 = add i32 %add_ln243_71, i32 %mul_ln243_51" [src/IDCT2.cpp:246]   --->   Operation 784 'add' 'add_ln246_315' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 785 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_316 = add i32 %add_ln246_315, i32 %add_ln246_314" [src/IDCT2.cpp:246]   --->   Operation 785 'add' 'add_ln246_316' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_317 = add i32 %sub_ln243_104, i32 %mul_ln243_52" [src/IDCT2.cpp:246]   --->   Operation 786 'add' 'add_ln246_317' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 787 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_318 = add i32 %add_ln243_40, i32 %add_ln244_6" [src/IDCT2.cpp:246]   --->   Operation 787 'add' 'add_ln246_318' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 788 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_319 = add i32 %add_ln246_318, i32 %add_ln246_317" [src/IDCT2.cpp:246]   --->   Operation 788 'add' 'add_ln246_319' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 789 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_320 = add i32 %add_ln246_319, i32 %add_ln246_316" [src/IDCT2.cpp:246]   --->   Operation 789 'add' 'add_ln246_320' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 790 [1/1] (1.01ns)   --->   "%add_ln246_321 = add i32 %shl_ln243_54, i32 %sub_ln245_3" [src/IDCT2.cpp:246]   --->   Operation 790 'add' 'add_ln246_321' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 791 [1/1] (3.42ns)   --->   "%mul_ln246_29 = mul i32 %in_16_val_read, i32 4294967129" [src/IDCT2.cpp:246]   --->   Operation 791 'mul' 'mul_ln246_29' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_322 = add i32 %mul_ln246_29, i32 %add_ln246_321" [src/IDCT2.cpp:246]   --->   Operation 792 'add' 'add_ln246_322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 793 [1/1] (3.42ns)   --->   "%mul_ln246_30 = mul i32 %in_16_val_read, i32 4294967270" [src/IDCT2.cpp:246]   --->   Operation 793 'mul' 'mul_ln246_30' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 794 [1/1] (1.01ns)   --->   "%add_ln246_323 = add i32 %shl_ln244_2, i32 %mul_ln246_30" [src/IDCT2.cpp:246]   --->   Operation 794 'add' 'add_ln246_323' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 795 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_324 = add i32 %add_ln246_323, i32 %add_ln246_322" [src/IDCT2.cpp:246]   --->   Operation 795 'add' 'add_ln246_324' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 796 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_325 = add i32 %add_ln246_324, i32 %add_ln246_320" [src/IDCT2.cpp:246]   --->   Operation 796 'add' 'add_ln246_325' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 797 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_23 = add i32 %add_ln246_325, i32 %add_ln246_313" [src/IDCT2.cpp:246]   --->   Operation 797 'add' 'odds_23' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_72 = add i32 %shl_ln243_1, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 798 'add' 'add_ln243_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 799 [1/1] (3.42ns)   --->   "%mul_ln243_53 = mul i32 %in_3_val_read, i32 4294967215" [src/IDCT2.cpp:243]   --->   Operation 799 'mul' 'mul_ln243_53' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node sub_ln243_105)   --->   "%shl_ln243_55 = shl i32 %in_5_val_read, i32 7" [src/IDCT2.cpp:243]   --->   Operation 800 'shl' 'shl_ln243_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln243_105 = sub i32 %shl_ln243_55, i32 %shl_ln243_46" [src/IDCT2.cpp:243]   --->   Operation 801 'sub' 'sub_ln243_105' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 802 [1/1] (1.01ns)   --->   "%sub_ln243_106 = sub i32 %sub_ln243_105, i32 %shl_ln243_41" [src/IDCT2.cpp:243]   --->   Operation 802 'sub' 'sub_ln243_106' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_107 = sub i32 %sub_ln243_106, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 803 'sub' 'sub_ln243_107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 804 [1/1] (1.01ns)   --->   "%sub_ln243_108 = sub i32 %shl_ln243_29, i32 %shl_ln243_28" [src/IDCT2.cpp:243]   --->   Operation 804 'sub' 'sub_ln243_108' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 805 [1/1] (1.01ns)   --->   "%sub_ln243_109 = sub i32 %in_9_val_read, i32 %shl_ln243_52" [src/IDCT2.cpp:243]   --->   Operation 805 'sub' 'sub_ln243_109' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 806 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_110 = sub i32 %add_ln243_34, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 806 'sub' 'sub_ln243_110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_111 = sub i32 %shl_ln243_17, i32 %shl_ln243_54" [src/IDCT2.cpp:243]   --->   Operation 807 'sub' 'sub_ln243_111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 808 [1/1] (1.01ns)   --->   "%sub_ln246_46 = sub i32 %shl_ln244_1, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 808 'sub' 'sub_ln246_46' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 809 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_327 = add i32 %mul_ln243_53, i32 %sub_ln243_107" [src/IDCT2.cpp:246]   --->   Operation 809 'add' 'add_ln246_327' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 810 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_328 = add i32 %add_ln243_72, i32 %sub_ln243_109" [src/IDCT2.cpp:246]   --->   Operation 810 'add' 'add_ln246_328' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_329 = add i32 %add_ln246_328, i32 %add_ln246_327" [src/IDCT2.cpp:246]   --->   Operation 811 'add' 'add_ln246_329' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 812 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_330 = add i32 %sub_ln243_108, i32 %mul_ln243_29" [src/IDCT2.cpp:246]   --->   Operation 812 'add' 'add_ln246_330' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 813 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln246_47 = sub i32 %sub_ln243_110, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 813 'sub' 'sub_ln246_47' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 814 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_332 = add i32 %sub_ln246_47, i32 %add_ln246_330" [src/IDCT2.cpp:246]   --->   Operation 814 'add' 'add_ln246_332' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 815 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_333 = add i32 %add_ln246_332, i32 %add_ln246_329" [src/IDCT2.cpp:246]   --->   Operation 815 'add' 'add_ln246_333' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 816 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_334 = add i32 %sub_ln243_111, i32 %add_ln245_3" [src/IDCT2.cpp:246]   --->   Operation 816 'add' 'add_ln246_334' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 817 [1/1] (3.42ns)   --->   "%mul_ln246_31 = mul i32 %in_16_val_read, i32 4294967257" [src/IDCT2.cpp:246]   --->   Operation 817 'mul' 'mul_ln246_31' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_335 = add i32 %mul_ln246_31, i32 %add_ln246_334" [src/IDCT2.cpp:246]   --->   Operation 818 'add' 'add_ln246_335' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 819 [1/1] (3.42ns)   --->   "%mul_ln246_32 = mul i32 %in_16_val_read, i32 4294967137" [src/IDCT2.cpp:246]   --->   Operation 819 'mul' 'mul_ln246_32' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 820 [1/1] (1.01ns)   --->   "%add_ln246_336 = add i32 %shl_ln246_6, i32 %mul_ln246_32" [src/IDCT2.cpp:246]   --->   Operation 820 'add' 'add_ln246_336' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 821 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_337 = add i32 %add_ln246_336, i32 %add_ln246_335" [src/IDCT2.cpp:246]   --->   Operation 821 'add' 'add_ln246_337' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_338 = add i32 %add_ln246_337, i32 %add_ln246_333" [src/IDCT2.cpp:246]   --->   Operation 822 'add' 'add_ln246_338' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 823 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_24 = add i32 %add_ln246_338, i32 %sub_ln246_46" [src/IDCT2.cpp:246]   --->   Operation 823 'add' 'odds_24' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 824 [1/1] (1.01ns)   --->   "%sub_ln243_112 = sub i32 %shl_ln243_1, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 824 'sub' 'sub_ln243_112' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 825 [1/1] (3.42ns)   --->   "%mul_ln243_54 = mul i32 %in_3_val_read, i32 4294967223" [src/IDCT2.cpp:243]   --->   Operation 825 'mul' 'mul_ln243_54' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 826 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_113 = sub i32 %sub_ln243_105, i32 %shl_ln243_27" [src/IDCT2.cpp:243]   --->   Operation 826 'sub' 'sub_ln243_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 827 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_114 = sub i32 %sub_ln243_113, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 827 'sub' 'sub_ln243_114' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 828 [1/1] (3.42ns)   --->   "%mul_ln243_55 = mul i32 %in_7_val_read, i32 4294967225" [src/IDCT2.cpp:243]   --->   Operation 828 'mul' 'mul_ln243_55' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_115 = sub i32 %shl_ln243_8, i32 %shl_ln243_9" [src/IDCT2.cpp:243]   --->   Operation 829 'sub' 'sub_ln243_115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_73 = add i32 %shl_ln243_11, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 830 'add' 'add_ln243_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 831 [1/1] (3.42ns)   --->   "%mul_ln243_56 = mul i32 %in_13_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 831 'mul' 'mul_ln243_56' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%empty_142 = shl i32 %add_ln246_294, i32 7" [src/IDCT2.cpp:246]   --->   Operation 832 'shl' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%empty_143 = shl i32 %add_ln246_294, i32 5" [src/IDCT2.cpp:246]   --->   Operation 833 'shl' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub200 = sub i32 %empty_142, i32 %empty_143" [src/IDCT2.cpp:246]   --->   Operation 834 'sub' 'p_sub200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%empty_144 = shl i32 %add_ln246_294, i32 3" [src/IDCT2.cpp:246]   --->   Operation 835 'shl' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%p_sub202 = sub i32 %p_sub200, i32 %empty_144" [src/IDCT2.cpp:246]   --->   Operation 836 'sub' 'p_sub202' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%empty_145 = shl i32 %add_ln246_294, i32 1" [src/IDCT2.cpp:246]   --->   Operation 837 'shl' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i32 %p_sub202, i32 %empty_145" [src/IDCT2.cpp:246]   --->   Operation 838 'add' 'tmp9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 839 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_48 = sub i32 %shl_ln245, i32 %shl_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 839 'sub' 'sub_ln246_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 840 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_341 = add i32 %mul_ln246_21, i32 %sub_ln246_48" [src/IDCT2.cpp:246]   --->   Operation 840 'add' 'add_ln246_341' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 841 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_342 = add i32 %sub_ln244_4, i32 %tmp9" [src/IDCT2.cpp:246]   --->   Operation 841 'add' 'add_ln246_342' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 842 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_343 = add i32 %add_ln246_342, i32 %sub_ln246_13" [src/IDCT2.cpp:246]   --->   Operation 842 'add' 'add_ln246_343' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 843 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_344 = add i32 %sub_ln245_1, i32 %add_ln246_343" [src/IDCT2.cpp:246]   --->   Operation 843 'add' 'add_ln246_344' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 844 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_345 = add i32 %add_ln246_344, i32 %add_ln246_341" [src/IDCT2.cpp:246]   --->   Operation 844 'add' 'add_ln246_345' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 845 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_346 = add i32 %mul_ln243_54, i32 %sub_ln243_114" [src/IDCT2.cpp:246]   --->   Operation 845 'add' 'add_ln246_346' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 846 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_347 = add i32 %sub_ln243_112, i32 %sub_ln243_115" [src/IDCT2.cpp:246]   --->   Operation 846 'add' 'add_ln246_347' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 847 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_348 = add i32 %add_ln246_347, i32 %add_ln246_346" [src/IDCT2.cpp:246]   --->   Operation 847 'add' 'add_ln246_348' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_349 = add i32 %mul_ln243_55, i32 %mul_ln243_56" [src/IDCT2.cpp:246]   --->   Operation 848 'add' 'add_ln246_349' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 849 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_350 = add i32 %add_ln243_73, i32 %add_ln246_11" [src/IDCT2.cpp:246]   --->   Operation 849 'add' 'add_ln246_350' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 850 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_351 = add i32 %add_ln246_350, i32 %add_ln246_349" [src/IDCT2.cpp:246]   --->   Operation 850 'add' 'add_ln246_351' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_352 = add i32 %add_ln246_351, i32 %add_ln246_348" [src/IDCT2.cpp:246]   --->   Operation 851 'add' 'add_ln246_352' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 852 [1/1] (3.42ns)   --->   "%mul_ln246_33 = mul i32 %in_16_val_read, i32 4294967180" [src/IDCT2.cpp:246]   --->   Operation 852 'mul' 'mul_ln246_33' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 853 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_353 = add i32 %mul_ln246_33, i32 %add_ln246_352" [src/IDCT2.cpp:246]   --->   Operation 853 'add' 'add_ln246_353' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 854 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_25 = add i32 %add_ln246_353, i32 %add_ln246_345" [src/IDCT2.cpp:246]   --->   Operation 854 'add' 'odds_25' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 855 [1/1] (1.01ns)   --->   "%sub_ln243_116 = sub i32 %shl_ln243_1, i32 %shl_ln243_20" [src/IDCT2.cpp:243]   --->   Operation 855 'sub' 'sub_ln243_116' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 856 [1/1] (1.01ns)   --->   "%sub_ln243_117 = sub i32 0, i32 %shl_ln243_38" [src/IDCT2.cpp:243]   --->   Operation 856 'sub' 'sub_ln243_117' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_118 = sub i32 %sub_ln243_117, i32 %in_3_val_read" [src/IDCT2.cpp:243]   --->   Operation 857 'sub' 'sub_ln243_118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 858 [1/1] (3.42ns)   --->   "%mul_ln243_57 = mul i32 %in_7_val_read, i32 4294967210" [src/IDCT2.cpp:243]   --->   Operation 858 'mul' 'mul_ln243_57' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 859 [1/1] (1.01ns)   --->   "%sub_ln243_119 = sub i32 %shl_ln243_30, i32 %shl_ln243_53" [src/IDCT2.cpp:243]   --->   Operation 859 'sub' 'sub_ln243_119' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 860 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_120 = sub i32 %sub_ln243_119, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 860 'sub' 'sub_ln243_120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_121 = sub i32 %in_11_val_read, i32 %shl_ln243_43" [src/IDCT2.cpp:243]   --->   Operation 861 'sub' 'sub_ln243_121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_122 = sub i32 0, i32 %shl_ln243_14" [src/IDCT2.cpp:243]   --->   Operation 862 'sub' 'sub_ln243_122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 863 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_123 = sub i32 %sub_ln243_122, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 863 'sub' 'sub_ln243_123' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 864 [1/1] (1.01ns)   --->   "%add_ln243_74 = add i32 %shl_ln243_17, i32 %shl_ln243_37" [src/IDCT2.cpp:243]   --->   Operation 864 'add' 'add_ln243_74' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 865 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_124 = sub i32 %add_ln243_74, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 865 'sub' 'sub_ln243_124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 866 [1/1] (3.42ns)   --->   "%mul_ln246_34 = mul i32 %in_16_val_read, i32 4294967261" [src/IDCT2.cpp:246]   --->   Operation 866 'mul' 'mul_ln246_34' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 867 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_355 = add i32 %sub_ln244_3, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 867 'add' 'add_ln246_355' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 868 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_356 = add i32 %add_ln246_355, i32 %mul_ln246_34" [src/IDCT2.cpp:246]   --->   Operation 868 'add' 'add_ln246_356' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 869 [1/1] (1.01ns)   --->   "%sub_ln246_49 = sub i32 %sub_ln246_1, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 869 'sub' 'sub_ln246_49' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_357 = add i32 %sub_ln246_49, i32 %add_ln246_356" [src/IDCT2.cpp:246]   --->   Operation 870 'add' 'add_ln246_357' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 871 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln246_50 = sub i32 %add_ln246_357, i32 %shl_ln245_2" [src/IDCT2.cpp:246]   --->   Operation 871 'sub' 'sub_ln246_50' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 872 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_359 = add i32 %sub_ln243_118, i32 %sub_ln243_106" [src/IDCT2.cpp:246]   --->   Operation 872 'add' 'add_ln246_359' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 873 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_360 = add i32 %sub_ln243_116, i32 %sub_ln243_120" [src/IDCT2.cpp:246]   --->   Operation 873 'add' 'add_ln246_360' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 874 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_361 = add i32 %add_ln246_360, i32 %add_ln246_359" [src/IDCT2.cpp:246]   --->   Operation 874 'add' 'add_ln246_361' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_362 = add i32 %mul_ln243_57, i32 %sub_ln243_123" [src/IDCT2.cpp:246]   --->   Operation 875 'add' 'add_ln246_362' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 876 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_363 = add i32 %sub_ln243_121, i32 %mul_ln245_3" [src/IDCT2.cpp:246]   --->   Operation 876 'add' 'add_ln246_363' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 877 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_364 = add i32 %add_ln246_363, i32 %add_ln246_362" [src/IDCT2.cpp:246]   --->   Operation 877 'add' 'add_ln246_364' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 878 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_365 = add i32 %add_ln246_364, i32 %add_ln246_361" [src/IDCT2.cpp:246]   --->   Operation 878 'add' 'add_ln246_365' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 879 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_366 = add i32 %sub_ln243_124, i32 %mul_ln245_5" [src/IDCT2.cpp:246]   --->   Operation 879 'add' 'add_ln246_366' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 880 [1/1] (1.01ns)   --->   "%sub_ln246_51 = sub i32 %shl_ln246_6, i32 %shl_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 880 'sub' 'sub_ln246_51' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 881 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_367 = add i32 %sub_ln246_51, i32 %add_ln246_366" [src/IDCT2.cpp:246]   --->   Operation 881 'add' 'add_ln246_367' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_52 = sub i32 %shl_ln246_6, i32 %shl_ln244_1" [src/IDCT2.cpp:246]   --->   Operation 882 'sub' 'sub_ln246_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 883 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln246_53 = sub i32 %sub_ln246_52, i32 %shl_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 883 'sub' 'sub_ln246_53' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 884 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_368 = add i32 %sub_ln246_53, i32 %add_ln246_367" [src/IDCT2.cpp:246]   --->   Operation 884 'add' 'add_ln246_368' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_369 = add i32 %add_ln246_368, i32 %add_ln246_365" [src/IDCT2.cpp:246]   --->   Operation 885 'add' 'add_ln246_369' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 886 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_26 = add i32 %add_ln246_369, i32 %sub_ln246_50" [src/IDCT2.cpp:246]   --->   Operation 886 'add' 'odds_26' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_75 = add i32 %shl_ln243_50, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 887 'add' 'add_ln243_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 888 [1/1] (1.01ns)   --->   "%sub_ln243_125 = sub i32 %shl_ln243_24, i32 %shl_ln243_38" [src/IDCT2.cpp:243]   --->   Operation 888 'sub' 'sub_ln243_125' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 889 [1/1] (1.01ns)   --->   "%add_ln243_76 = add i32 %add_ln243_4, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 889 'add' 'add_ln243_76' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 890 [1/1] (3.42ns)   --->   "%mul_ln243_58 = mul i32 %in_7_val_read, i32 4294967205" [src/IDCT2.cpp:243]   --->   Operation 890 'mul' 'mul_ln243_58' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_77 = add i32 %add_ln243_51, i32 %shl_ln243_53" [src/IDCT2.cpp:243]   --->   Operation 891 'add' 'add_ln243_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 892 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_126 = sub i32 %add_ln243_77, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 892 'sub' 'sub_ln243_126' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 893 [1/1] (3.42ns)   --->   "%mul_ln243_59 = mul i32 %in_11_val_read, i32 4294967237" [src/IDCT2.cpp:243]   --->   Operation 893 'mul' 'mul_ln243_59' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 894 [1/1] (1.01ns)   --->   "%sub_ln243_127 = sub i32 %shl_ln243_14, i32 %shl_ln243_15" [src/IDCT2.cpp:243]   --->   Operation 894 'sub' 'sub_ln243_127' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_128 = sub i32 %shl_ln243_18, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 895 'sub' 'sub_ln243_128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 896 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_372 = add i32 %shl_ln245_2, i32 %add_ln245_2" [src/IDCT2.cpp:246]   --->   Operation 896 'add' 'add_ln246_372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 897 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_373 = add i32 %add_ln246_372, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 897 'add' 'add_ln246_373' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_374 = add i32 %mul_ln246_2, i32 %add_ln246_373" [src/IDCT2.cpp:246]   --->   Operation 898 'add' 'add_ln246_374' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_375 = add i32 %sub_ln243_125, i32 %add_ln243_76" [src/IDCT2.cpp:246]   --->   Operation 899 'add' 'add_ln246_375' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 900 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_376 = add i32 %add_ln243_75, i32 %sub_ln243_126" [src/IDCT2.cpp:246]   --->   Operation 900 'add' 'add_ln246_376' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 901 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_377 = add i32 %add_ln246_376, i32 %add_ln246_375" [src/IDCT2.cpp:246]   --->   Operation 901 'add' 'add_ln246_377' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 902 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_378 = add i32 %mul_ln243_58, i32 %sub_ln243_127" [src/IDCT2.cpp:246]   --->   Operation 902 'add' 'add_ln246_378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 903 [1/1] (1.01ns)   --->   "%add_ln246_379 = add i32 %mul_ln243_59, i32 %mul_ln245_5" [src/IDCT2.cpp:246]   --->   Operation 903 'add' 'add_ln246_379' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 904 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_380 = add i32 %add_ln246_379, i32 %add_ln246_378" [src/IDCT2.cpp:246]   --->   Operation 904 'add' 'add_ln246_380' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_381 = add i32 %add_ln246_380, i32 %add_ln246_377" [src/IDCT2.cpp:246]   --->   Operation 905 'add' 'add_ln246_381' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 906 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_382 = add i32 %sub_ln243_128, i32 %mul_ln245_3" [src/IDCT2.cpp:246]   --->   Operation 906 'add' 'add_ln246_382' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 907 [1/1] (1.01ns)   --->   "%add_ln246_472 = add i32 %shl_ln244_1, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 907 'add' 'add_ln246_472' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 908 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_383 = add i32 %add_ln246_472, i32 %add_ln246_382" [src/IDCT2.cpp:246]   --->   Operation 908 'add' 'add_ln246_383' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 909 [1/1] (1.01ns)   --->   "%sub_ln246_54 = sub i32 %add_ln245_1, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 909 'sub' 'sub_ln246_54' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 910 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_384 = add i32 %sub_ln246_54, i32 %add_ln246_383" [src/IDCT2.cpp:246]   --->   Operation 910 'add' 'add_ln246_384' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 911 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_385 = add i32 %add_ln246_384, i32 %add_ln246_381" [src/IDCT2.cpp:246]   --->   Operation 911 'add' 'add_ln246_385' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 912 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_27 = add i32 %add_ln246_385, i32 %add_ln246_374" [src/IDCT2.cpp:246]   --->   Operation 912 'add' 'odds_27' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 913 [1/1] (1.01ns)   --->   "%sub_ln243_129 = sub i32 %shl_ln243_50, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 913 'sub' 'sub_ln243_129' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 914 [1/1] (3.42ns)   --->   "%mul_ln243_60 = mul i32 %in_3_val_read, i32 4294967252" [src/IDCT2.cpp:243]   --->   Operation 914 'mul' 'mul_ln243_60' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 915 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_78 = add i32 %shl_ln243_25, i32 %shl_ln243_27" [src/IDCT2.cpp:243]   --->   Operation 915 'add' 'add_ln243_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 916 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln243_79 = add i32 %add_ln243_78, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 916 'add' 'add_ln243_79' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 917 [1/1] (3.42ns)   --->   "%mul_ln243_61 = mul i32 %in_7_val_read, i32 4294967212" [src/IDCT2.cpp:243]   --->   Operation 917 'mul' 'mul_ln243_61' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 918 [1/1] (1.01ns)   --->   "%sub_ln243_130 = sub i32 %sub_ln243_5, i32 %shl_ln243_53" [src/IDCT2.cpp:243]   --->   Operation 918 'sub' 'sub_ln243_130' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 919 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_131 = sub i32 %sub_ln243_130, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 919 'sub' 'sub_ln243_131' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 920 [1/1] (3.42ns)   --->   "%mul_ln243_62 = mul i32 %in_11_val_read, i32 4294967210" [src/IDCT2.cpp:243]   --->   Operation 920 'mul' 'mul_ln243_62' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 921 [1/1] (1.01ns)   --->   "%add_ln243_80 = add i32 %shl_ln243_33, i32 %shl_ln243_15" [src/IDCT2.cpp:243]   --->   Operation 921 'add' 'add_ln243_80' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 922 [1/1] (1.01ns)   --->   "%sub_ln243_132 = sub i32 %add_ln243_80, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 922 'sub' 'sub_ln243_132' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 923 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_133 = sub i32 %shl_ln243_18, i32 %shl_ln243_17" [src/IDCT2.cpp:243]   --->   Operation 923 'sub' 'sub_ln243_133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_55 = sub i32 0, i32 %shl_ln244_1" [src/IDCT2.cpp:246]   --->   Operation 924 'sub' 'sub_ln246_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 925 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln246_56 = sub i32 %sub_ln246_55, i32 %shl_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 925 'sub' 'sub_ln246_56' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 926 [1/1] (1.01ns)   --->   "%add_ln246_387 = add i32 %sub_ln246_13, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 926 'add' 'add_ln246_387' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_388 = add i32 %add_ln246_387, i32 %sub_ln246_56" [src/IDCT2.cpp:246]   --->   Operation 927 'add' 'add_ln246_388' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 928 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_389 = add i32 %mul_ln246_31, i32 %add_ln246_388" [src/IDCT2.cpp:246]   --->   Operation 928 'add' 'add_ln246_389' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_390 = add i32 %sub_ln244_5, i32 %add_ln246_389" [src/IDCT2.cpp:246]   --->   Operation 929 'add' 'add_ln246_390' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_391 = add i32 %mul_ln243_60, i32 %add_ln243_79" [src/IDCT2.cpp:246]   --->   Operation 930 'add' 'add_ln246_391' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 931 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_392 = add i32 %sub_ln243_129, i32 %sub_ln243_131" [src/IDCT2.cpp:246]   --->   Operation 931 'add' 'add_ln246_392' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 932 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_393 = add i32 %add_ln246_392, i32 %add_ln246_391" [src/IDCT2.cpp:246]   --->   Operation 932 'add' 'add_ln246_393' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_394 = add i32 %mul_ln243_61, i32 %sub_ln243_132" [src/IDCT2.cpp:246]   --->   Operation 933 'add' 'add_ln246_394' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 934 [1/1] (1.01ns)   --->   "%add_ln246_395 = add i32 %mul_ln243_62, i32 %add_ln246_11" [src/IDCT2.cpp:246]   --->   Operation 934 'add' 'add_ln246_395' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 935 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_396 = add i32 %add_ln246_395, i32 %add_ln246_394" [src/IDCT2.cpp:246]   --->   Operation 935 'add' 'add_ln246_396' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 936 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_397 = add i32 %add_ln246_396, i32 %add_ln246_393" [src/IDCT2.cpp:246]   --->   Operation 936 'add' 'add_ln246_397' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 937 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_398 = add i32 %sub_ln243_133, i32 %mul_ln245_6" [src/IDCT2.cpp:246]   --->   Operation 937 'add' 'add_ln246_398' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 938 [1/1] (1.01ns)   --->   "%sub_ln246_57 = sub i32 %sub_ln246_10, i32 %shl_ln245_1" [src/IDCT2.cpp:246]   --->   Operation 938 'sub' 'sub_ln246_57' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_399 = add i32 %sub_ln246_57, i32 %add_ln246_398" [src/IDCT2.cpp:246]   --->   Operation 939 'add' 'add_ln246_399' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 940 [1/1] (1.01ns)   --->   "%sub_ln246_58 = sub i32 %add_ln246_266, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 940 'sub' 'sub_ln246_58' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 941 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_400 = add i32 %sub_ln246_58, i32 %add_ln246_399" [src/IDCT2.cpp:246]   --->   Operation 941 'add' 'add_ln246_400' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 942 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_401 = add i32 %add_ln246_400, i32 %add_ln246_397" [src/IDCT2.cpp:246]   --->   Operation 942 'add' 'add_ln246_401' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 943 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_28 = add i32 %add_ln246_401, i32 %add_ln246_390" [src/IDCT2.cpp:246]   --->   Operation 943 'add' 'odds_28' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_134 = sub i32 %shl_ln243_50, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 944 'sub' 'sub_ln243_134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 945 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_135 = sub i32 %sub_ln243_134, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 945 'sub' 'sub_ln243_135' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 946 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_136 = sub i32 0, i32 %shl_ln243_23" [src/IDCT2.cpp:243]   --->   Operation 946 'sub' 'sub_ln243_136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 947 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_137 = sub i32 %sub_ln243_136, i32 %in_3_val_read" [src/IDCT2.cpp:243]   --->   Operation 947 'sub' 'sub_ln243_137' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 948 [1/1] (1.01ns)   --->   "%add_ln243_81 = add i32 %sub_ln243_96, i32 %shl_ln243_27" [src/IDCT2.cpp:243]   --->   Operation 948 'add' 'add_ln243_81' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 949 [1/1] (3.42ns)   --->   "%mul_ln243_63 = mul i32 %in_7_val_read, i32 4294967227" [src/IDCT2.cpp:243]   --->   Operation 949 'mul' 'mul_ln243_63' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 950 [1/1] (1.01ns)   --->   "%add_ln243_82 = add i32 %add_ln243_51, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 950 'add' 'add_ln243_82' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 951 [1/1] (3.42ns)   --->   "%mul_ln243_64 = mul i32 %in_11_val_read, i32 4294967208" [src/IDCT2.cpp:243]   --->   Operation 951 'mul' 'mul_ln243_64' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 952 [1/1] (1.01ns)   --->   "%sub_ln243_138 = sub i32 %sub_ln243_10, i32 %shl_ln243_35" [src/IDCT2.cpp:243]   --->   Operation 952 'sub' 'sub_ln243_138' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 953 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_139 = sub i32 %sub_ln243_138, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 953 'sub' 'sub_ln243_139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 954 [1/1] (3.42ns)   --->   "%mul_ln243_65 = mul i32 %in_15_val_read, i32 4294967209" [src/IDCT2.cpp:243]   --->   Operation 954 'mul' 'mul_ln243_65' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 955 [1/1] (1.01ns)   --->   "%sub_ln246_59 = sub i32 %add_ln246_465, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 955 'sub' 'sub_ln246_59' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 956 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_403 = add i32 %shl_ln244, i32 %sub_ln246_11" [src/IDCT2.cpp:246]   --->   Operation 956 'add' 'add_ln246_403' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 957 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_404 = add i32 %add_ln246_403, i32 %sub_ln246_59" [src/IDCT2.cpp:246]   --->   Operation 957 'add' 'add_ln246_404' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 958 [1/1] (1.01ns)   --->   "%add_ln246_405 = add i32 %shl_ln245, i32 %mul_ln244" [src/IDCT2.cpp:246]   --->   Operation 958 'add' 'add_ln246_405' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_406 = add i32 %sub_ln245_6, i32 %add_ln246_405" [src/IDCT2.cpp:246]   --->   Operation 959 'add' 'add_ln246_406' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 960 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_407 = add i32 %sub_ln246_3, i32 %add_ln246_406" [src/IDCT2.cpp:246]   --->   Operation 960 'add' 'add_ln246_407' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_408 = add i32 %add_ln246_407, i32 %add_ln246_404" [src/IDCT2.cpp:246]   --->   Operation 961 'add' 'add_ln246_408' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_409 = add i32 %add_ln243_81, i32 %sub_ln243_135" [src/IDCT2.cpp:246]   --->   Operation 962 'add' 'add_ln246_409' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 963 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_410 = add i32 %add_ln246_409, i32 %sub_ln243_137" [src/IDCT2.cpp:246]   --->   Operation 963 'add' 'add_ln246_410' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 964 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_411 = add i32 %add_ln243_82, i32 %mul_ln243_63" [src/IDCT2.cpp:246]   --->   Operation 964 'add' 'add_ln246_411' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 965 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_412 = add i32 %sub_ln243_139, i32 %mul_ln243_64" [src/IDCT2.cpp:246]   --->   Operation 965 'add' 'add_ln246_412' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 966 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_413 = add i32 %add_ln246_412, i32 %add_ln246_411" [src/IDCT2.cpp:246]   --->   Operation 966 'add' 'add_ln246_413' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_414 = add i32 %add_ln246_413, i32 %add_ln246_410" [src/IDCT2.cpp:246]   --->   Operation 967 'add' 'add_ln246_414' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 968 [1/1] (1.01ns)   --->   "%add_ln246_415 = add i32 %mul_ln243_65, i32 %sub_ln246_11" [src/IDCT2.cpp:246]   --->   Operation 968 'add' 'add_ln246_415' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 969 [1/1] (1.01ns)   --->   "%sub_ln246_60 = sub i32 %add_ln245, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 969 'sub' 'sub_ln246_60' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_416 = add i32 %sub_ln246_60, i32 %add_ln246_415" [src/IDCT2.cpp:246]   --->   Operation 970 'add' 'add_ln246_416' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 971 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_417 = add i32 %sub_ln246_56, i32 %add_ln246_416" [src/IDCT2.cpp:246]   --->   Operation 971 'add' 'add_ln246_417' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 972 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_418 = add i32 %add_ln246_417, i32 %add_ln246_414" [src/IDCT2.cpp:246]   --->   Operation 972 'add' 'add_ln246_418' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 973 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_29 = add i32 %add_ln246_418, i32 %add_ln246_408" [src/IDCT2.cpp:246]   --->   Operation 973 'add' 'odds_29' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 974 [1/1] (1.01ns)   --->   "%sub_ln243_140 = sub i32 %shl_ln243_20, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 974 'sub' 'sub_ln243_140' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 975 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_141 = sub i32 0, i32 %shl_ln243_39" [src/IDCT2.cpp:243]   --->   Operation 975 'sub' 'sub_ln243_141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 976 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_142 = sub i32 %sub_ln243_141, i32 %shl_ln243_40" [src/IDCT2.cpp:243]   --->   Operation 976 'sub' 'sub_ln243_142' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 977 [1/1] (1.01ns)   --->   "%add_ln243_83 = add i32 %shl_ln243_46, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 977 'add' 'add_ln243_83' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 978 [1/1] (3.42ns)   --->   "%mul_ln243_66 = mul i32 %in_7_val_read, i32 4294967252" [src/IDCT2.cpp:243]   --->   Operation 978 'mul' 'mul_ln243_66' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 979 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_143 = sub i32 %shl_ln243_30, i32 %shl_ln243_9" [src/IDCT2.cpp:243]   --->   Operation 979 'sub' 'sub_ln243_143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 980 [1/1] (1.01ns)   --->   "%sub_ln243_144 = sub i32 0, i32 %shl_ln243_31" [src/IDCT2.cpp:243]   --->   Operation 980 'sub' 'sub_ln243_144' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 981 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_145 = sub i32 %sub_ln243_144, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 981 'sub' 'sub_ln243_145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 982 [1/1] (1.01ns)   --->   "%add_ln243_84 = add i32 %add_ln243_80, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 982 'add' 'add_ln243_84' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 983 [1/1] (3.42ns)   --->   "%mul_ln243_67 = mul i32 %in_15_val_read, i32 4294967215" [src/IDCT2.cpp:243]   --->   Operation 983 'mul' 'mul_ln243_67' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_476 = add i32 %sub_ln246_17, i32 %shl_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 984 'add' 'add_ln246_476' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 985 [1/1] (3.42ns)   --->   "%mul_ln246_35 = mul i32 %in_16_val_read, i32 4294967283" [src/IDCT2.cpp:246]   --->   Operation 985 'mul' 'mul_ln246_35' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 986 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_420 = add i32 %sub_ln245_6, i32 %shl_ln245" [src/IDCT2.cpp:246]   --->   Operation 986 'add' 'add_ln246_420' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 987 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_421 = add i32 %add_ln246_420, i32 %mul_ln246_35" [src/IDCT2.cpp:246]   --->   Operation 987 'add' 'add_ln246_421' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 988 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_422 = add i32 %add_ln246_421, i32 %add_ln246_476" [src/IDCT2.cpp:246]   --->   Operation 988 'add' 'add_ln246_422' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 989 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_423 = add i32 %add_ln246_422, i32 %mul_ln245_2" [src/IDCT2.cpp:246]   --->   Operation 989 'add' 'add_ln246_423' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 990 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_424 = add i32 %sub_ln243_142, i32 %add_ln243_83" [src/IDCT2.cpp:246]   --->   Operation 990 'add' 'add_ln246_424' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 991 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_425 = add i32 %sub_ln243_140, i32 %sub_ln243_143" [src/IDCT2.cpp:246]   --->   Operation 991 'add' 'add_ln246_425' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 992 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_426 = add i32 %add_ln246_425, i32 %add_ln246_424" [src/IDCT2.cpp:246]   --->   Operation 992 'add' 'add_ln246_426' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_427 = add i32 %mul_ln243_66, i32 %add_ln243_84" [src/IDCT2.cpp:246]   --->   Operation 993 'add' 'add_ln246_427' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 994 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_428 = add i32 %sub_ln243_145, i32 %sub_ln244_5" [src/IDCT2.cpp:246]   --->   Operation 994 'add' 'add_ln246_428' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 995 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_429 = add i32 %add_ln246_428, i32 %add_ln246_427" [src/IDCT2.cpp:246]   --->   Operation 995 'add' 'add_ln246_429' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_430 = add i32 %add_ln246_429, i32 %add_ln246_426" [src/IDCT2.cpp:246]   --->   Operation 996 'add' 'add_ln246_430' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 997 [1/1] (1.01ns)   --->   "%add_ln246_431 = add i32 %mul_ln243_67, i32 %mul_ln245_3" [src/IDCT2.cpp:246]   --->   Operation 997 'add' 'add_ln246_431' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 998 [1/1] (1.01ns)   --->   "%add_ln246_432 = add i32 %mul_ln245_1, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 998 'add' 'add_ln246_432' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 999 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_433 = add i32 %add_ln246_432, i32 %add_ln246_431" [src/IDCT2.cpp:246]   --->   Operation 999 'add' 'add_ln246_433' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_61 = sub i32 %sub_ln246_40, i32 %shl_ln245_1" [src/IDCT2.cpp:246]   --->   Operation 1000 'sub' 'sub_ln246_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1001 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_477 = add i32 %sub_ln246_61, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 1001 'add' 'add_ln246_477' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1002 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_434 = add i32 %add_ln246_477, i32 %add_ln246_433" [src/IDCT2.cpp:246]   --->   Operation 1002 'add' 'add_ln246_434' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1003 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_435 = add i32 %add_ln246_434, i32 %add_ln246_430" [src/IDCT2.cpp:246]   --->   Operation 1003 'add' 'add_ln246_435' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1004 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_30 = add i32 %add_ln246_435, i32 %add_ln246_423" [src/IDCT2.cpp:246]   --->   Operation 1004 'add' 'odds_30' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1005 [1/1] (1.01ns)   --->   "%sub_ln243_146 = sub i32 %in_3_val_read, i32 %shl_ln243_24" [src/IDCT2.cpp:243]   --->   Operation 1005 'sub' 'sub_ln243_146' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_147 = sub i32 %shl_ln243_26, i32 %shl_ln243_27" [src/IDCT2.cpp:243]   --->   Operation 1006 'sub' 'sub_ln243_147' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1007 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln243_148 = sub i32 %sub_ln243_147, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 1007 'sub' 'sub_ln243_148' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1008 [1/1] (1.01ns)   --->   "%sub_ln243_149 = sub i32 %in_7_val_read, i32 %shl_ln243_29" [src/IDCT2.cpp:243]   --->   Operation 1008 'sub' 'sub_ln243_149' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1009 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_85 = add i32 %shl_ln243_52, i32 %shl_ln243_53" [src/IDCT2.cpp:243]   --->   Operation 1009 'add' 'add_ln243_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1010 [1/1] (1.01ns)   --->   "%sub_ln243_150 = sub i32 %shl_ln243_12, i32 %shl_ln243_11" [src/IDCT2.cpp:243]   --->   Operation 1010 'sub' 'sub_ln243_150' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1011 [1/1] (1.01ns)   --->   "%sub_ln243_151 = sub i32 %shl_ln243_14, i32 %shl_ln243_35" [src/IDCT2.cpp:243]   --->   Operation 1011 'sub' 'sub_ln243_151' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1012 [1/1] (1.01ns)   --->   "%sub_ln243_152 = sub i32 0, i32 %shl_ln243_36" [src/IDCT2.cpp:243]   --->   Operation 1012 'sub' 'sub_ln243_152' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_153 = sub i32 %sub_ln243_152, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 1013 'sub' 'sub_ln243_153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1014 [1/1] (1.01ns)   --->   "%add_ln246_437 = add i32 %add_ln245_3, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 1014 'add' 'add_ln246_437' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_438 = add i32 %add_ln246_437, i32 %mul_ln244_3" [src/IDCT2.cpp:246]   --->   Operation 1015 'add' 'add_ln246_438' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1016 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_439 = add i32 %add_ln244_3, i32 %in_16_val_read" [src/IDCT2.cpp:246]   --->   Operation 1016 'add' 'add_ln246_439' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1017 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_440 = add i32 %shl_ln245, i32 %add_ln246_439" [src/IDCT2.cpp:246]   --->   Operation 1017 'add' 'add_ln246_440' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1018 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_441 = add i32 %add_ln246_440, i32 %add_ln246_438" [src/IDCT2.cpp:246]   --->   Operation 1018 'add' 'add_ln246_441' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1019 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_442 = add i32 %sub_ln246_11, i32 %add_ln246_441" [src/IDCT2.cpp:246]   --->   Operation 1019 'add' 'add_ln246_442' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_443 = add i32 %sub_ln243_148, i32 %shl_ln243_21" [src/IDCT2.cpp:246]   --->   Operation 1020 'add' 'add_ln246_443' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1021 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_444 = add i32 %add_ln246_443, i32 %sub_ln243_146" [src/IDCT2.cpp:246]   --->   Operation 1021 'add' 'add_ln246_444' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1022 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_445 = add i32 %sub_ln243_149, i32 %sub_ln243_150" [src/IDCT2.cpp:246]   --->   Operation 1022 'add' 'add_ln246_445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1023 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_446 = add i32 %add_ln243_85, i32 %sub_ln243_151" [src/IDCT2.cpp:246]   --->   Operation 1023 'add' 'add_ln246_446' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1024 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_447 = add i32 %add_ln246_446, i32 %add_ln246_445" [src/IDCT2.cpp:246]   --->   Operation 1024 'add' 'add_ln246_447' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_448 = add i32 %add_ln246_447, i32 %add_ln246_444" [src/IDCT2.cpp:246]   --->   Operation 1025 'add' 'add_ln246_448' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1026 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_449 = add i32 %sub_ln243_153, i32 %sub_ln245_5" [src/IDCT2.cpp:246]   --->   Operation 1026 'add' 'add_ln246_449' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1027 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_450 = add i32 %add_ln246_449, i32 %add_ln245_2" [src/IDCT2.cpp:246]   --->   Operation 1027 'add' 'add_ln246_450' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1028 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln246_62 = sub i32 %add_ln246_450, i32 %shl_ln246_6" [src/IDCT2.cpp:246]   --->   Operation 1028 'sub' 'sub_ln246_62' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1029 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln246_452 = add i32 %sub_ln246_62, i32 %add_ln246_448" [src/IDCT2.cpp:246]   --->   Operation 1029 'add' 'add_ln246_452' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1030 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%odds_31 = add i32 %add_ln246_452, i32 %add_ln246_442" [src/IDCT2.cpp:246]   --->   Operation 1030 'add' 'odds_31' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.03>
ST_2 : Operation 1031 [1/2] (1.01ns)   --->   "%call_ret = call i1024 @IDCT2B32, i26 %in_0_val_read, i32 %in_2_val_read, i32 %in_4_val_read, i32 %in_6_val_read, i32 %in_8_val_read, i32 %in_10_val_read, i32 %in_12_val_read, i32 %in_14_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i26 %trunc_ln202, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read, i32 %in_16_val_read" [src/IDCT2.cpp:239]   --->   Operation 1031 'call' 'call_ret' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 1032 [1/1] (0.00ns)   --->   "%evens = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1032 'extractvalue' 'evens' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%evens_1 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1033 'extractvalue' 'evens_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (0.00ns)   --->   "%evens_2 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1034 'extractvalue' 'evens_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1035 [1/1] (0.00ns)   --->   "%evens_3 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1035 'extractvalue' 'evens_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1036 [1/1] (0.00ns)   --->   "%evens_4 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1036 'extractvalue' 'evens_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1037 [1/1] (0.00ns)   --->   "%evens_5 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1037 'extractvalue' 'evens_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1038 [1/1] (0.00ns)   --->   "%evens_6 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1038 'extractvalue' 'evens_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1039 [1/1] (0.00ns)   --->   "%evens_7 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1039 'extractvalue' 'evens_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1040 [1/1] (0.00ns)   --->   "%evens_8 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1040 'extractvalue' 'evens_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1041 [1/1] (0.00ns)   --->   "%evens_9 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1041 'extractvalue' 'evens_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1042 [1/1] (0.00ns)   --->   "%evens_10 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1042 'extractvalue' 'evens_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1043 [1/1] (0.00ns)   --->   "%evens_11 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1043 'extractvalue' 'evens_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1044 [1/1] (0.00ns)   --->   "%evens_12 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1044 'extractvalue' 'evens_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1045 [1/1] (0.00ns)   --->   "%evens_13 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1045 'extractvalue' 'evens_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%evens_14 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1046 'extractvalue' 'evens_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1047 [1/1] (0.00ns)   --->   "%evens_15 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1047 'extractvalue' 'evens_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1048 [1/1] (0.00ns)   --->   "%evens_16 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1048 'extractvalue' 'evens_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1049 [1/1] (0.00ns)   --->   "%evens_17 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1049 'extractvalue' 'evens_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1050 [1/1] (0.00ns)   --->   "%evens_18 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1050 'extractvalue' 'evens_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1051 [1/1] (0.00ns)   --->   "%evens_19 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1051 'extractvalue' 'evens_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1052 [1/1] (0.00ns)   --->   "%evens_20 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1052 'extractvalue' 'evens_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1053 [1/1] (0.00ns)   --->   "%evens_21 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1053 'extractvalue' 'evens_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1054 [1/1] (0.00ns)   --->   "%evens_22 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1054 'extractvalue' 'evens_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1055 [1/1] (0.00ns)   --->   "%evens_23 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1055 'extractvalue' 'evens_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1056 [1/1] (0.00ns)   --->   "%evens_24 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1056 'extractvalue' 'evens_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1057 [1/1] (0.00ns)   --->   "%evens_25 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1057 'extractvalue' 'evens_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1058 [1/1] (0.00ns)   --->   "%evens_26 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1058 'extractvalue' 'evens_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1059 [1/1] (0.00ns)   --->   "%evens_27 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1059 'extractvalue' 'evens_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1060 [1/1] (0.00ns)   --->   "%evens_28 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1060 'extractvalue' 'evens_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1061 [1/1] (0.00ns)   --->   "%evens_29 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1061 'extractvalue' 'evens_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [1/1] (0.00ns)   --->   "%evens_30 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1062 'extractvalue' 'evens_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1063 [1/1] (0.00ns)   --->   "%evens_31 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 1063 'extractvalue' 'evens_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1064 [1/1] (1.01ns)   --->   "%add_ln249 = add i32 %evens, i32 %odds" [src/IDCT2.cpp:249]   --->   Operation 1064 'add' 'add_ln249' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1065 [1/1] (1.01ns)   --->   "%add_ln250 = add i32 %evens_1, i32 %odds_1" [src/IDCT2.cpp:250]   --->   Operation 1065 'add' 'add_ln250' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1066 [1/1] (1.01ns)   --->   "%add_ln251 = add i32 %evens_2, i32 %odds_2" [src/IDCT2.cpp:251]   --->   Operation 1066 'add' 'add_ln251' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1067 [1/1] (1.01ns)   --->   "%add_ln252 = add i32 %evens_3, i32 %odds_3" [src/IDCT2.cpp:252]   --->   Operation 1067 'add' 'add_ln252' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1068 [1/1] (1.01ns)   --->   "%add_ln253 = add i32 %evens_4, i32 %odds_4" [src/IDCT2.cpp:253]   --->   Operation 1068 'add' 'add_ln253' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1069 [1/1] (1.01ns)   --->   "%add_ln254 = add i32 %evens_5, i32 %odds_5" [src/IDCT2.cpp:254]   --->   Operation 1069 'add' 'add_ln254' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1070 [1/1] (1.01ns)   --->   "%add_ln255 = add i32 %evens_6, i32 %odds_6" [src/IDCT2.cpp:255]   --->   Operation 1070 'add' 'add_ln255' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1071 [1/1] (1.01ns)   --->   "%add_ln256 = add i32 %evens_7, i32 %odds_7" [src/IDCT2.cpp:256]   --->   Operation 1071 'add' 'add_ln256' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1072 [1/1] (1.01ns)   --->   "%add_ln257 = add i32 %evens_8, i32 %odds_8" [src/IDCT2.cpp:257]   --->   Operation 1072 'add' 'add_ln257' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1073 [1/1] (1.01ns)   --->   "%add_ln258 = add i32 %evens_9, i32 %odds_9" [src/IDCT2.cpp:258]   --->   Operation 1073 'add' 'add_ln258' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1074 [1/1] (1.01ns)   --->   "%add_ln259 = add i32 %evens_10, i32 %odds_10" [src/IDCT2.cpp:259]   --->   Operation 1074 'add' 'add_ln259' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1075 [1/1] (1.01ns)   --->   "%add_ln260 = add i32 %evens_11, i32 %odds_11" [src/IDCT2.cpp:260]   --->   Operation 1075 'add' 'add_ln260' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1076 [1/1] (1.01ns)   --->   "%add_ln261 = add i32 %evens_12, i32 %odds_12" [src/IDCT2.cpp:261]   --->   Operation 1076 'add' 'add_ln261' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1077 [1/1] (1.01ns)   --->   "%add_ln262 = add i32 %evens_13, i32 %odds_13" [src/IDCT2.cpp:262]   --->   Operation 1077 'add' 'add_ln262' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1078 [1/1] (1.01ns)   --->   "%add_ln263 = add i32 %evens_14, i32 %odds_14" [src/IDCT2.cpp:263]   --->   Operation 1078 'add' 'add_ln263' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1079 [1/1] (1.01ns)   --->   "%add_ln264 = add i32 %evens_15, i32 %odds_15" [src/IDCT2.cpp:264]   --->   Operation 1079 'add' 'add_ln264' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1080 [1/1] (1.01ns)   --->   "%add_ln265 = add i32 %evens_16, i32 %odds_16" [src/IDCT2.cpp:265]   --->   Operation 1080 'add' 'add_ln265' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1081 [1/1] (1.01ns)   --->   "%add_ln266 = add i32 %evens_17, i32 %odds_17" [src/IDCT2.cpp:266]   --->   Operation 1081 'add' 'add_ln266' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1082 [1/1] (1.01ns)   --->   "%add_ln267 = add i32 %evens_18, i32 %odds_18" [src/IDCT2.cpp:267]   --->   Operation 1082 'add' 'add_ln267' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1083 [1/1] (1.01ns)   --->   "%add_ln268 = add i32 %evens_19, i32 %odds_19" [src/IDCT2.cpp:268]   --->   Operation 1083 'add' 'add_ln268' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1084 [1/1] (1.01ns)   --->   "%add_ln269 = add i32 %evens_20, i32 %odds_20" [src/IDCT2.cpp:269]   --->   Operation 1084 'add' 'add_ln269' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [1/1] (1.01ns)   --->   "%add_ln270 = add i32 %evens_21, i32 %odds_21" [src/IDCT2.cpp:270]   --->   Operation 1085 'add' 'add_ln270' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1086 [1/1] (1.01ns)   --->   "%add_ln271 = add i32 %evens_22, i32 %odds_22" [src/IDCT2.cpp:271]   --->   Operation 1086 'add' 'add_ln271' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1087 [1/1] (1.01ns)   --->   "%add_ln272 = add i32 %evens_23, i32 %odds_23" [src/IDCT2.cpp:272]   --->   Operation 1087 'add' 'add_ln272' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1088 [1/1] (1.01ns)   --->   "%add_ln273 = add i32 %evens_24, i32 %odds_24" [src/IDCT2.cpp:273]   --->   Operation 1088 'add' 'add_ln273' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1089 [1/1] (1.01ns)   --->   "%add_ln274 = add i32 %evens_25, i32 %odds_25" [src/IDCT2.cpp:274]   --->   Operation 1089 'add' 'add_ln274' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1090 [1/1] (1.01ns)   --->   "%add_ln275 = add i32 %evens_26, i32 %odds_26" [src/IDCT2.cpp:275]   --->   Operation 1090 'add' 'add_ln275' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1091 [1/1] (1.01ns)   --->   "%add_ln276 = add i32 %evens_27, i32 %odds_27" [src/IDCT2.cpp:276]   --->   Operation 1091 'add' 'add_ln276' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1092 [1/1] (1.01ns)   --->   "%add_ln277 = add i32 %evens_28, i32 %odds_28" [src/IDCT2.cpp:277]   --->   Operation 1092 'add' 'add_ln277' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1093 [1/1] (1.01ns)   --->   "%add_ln278 = add i32 %evens_29, i32 %odds_29" [src/IDCT2.cpp:278]   --->   Operation 1093 'add' 'add_ln278' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1094 [1/1] (1.01ns)   --->   "%add_ln279 = add i32 %evens_30, i32 %odds_30" [src/IDCT2.cpp:279]   --->   Operation 1094 'add' 'add_ln279' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1095 [1/1] (1.01ns)   --->   "%add_ln280 = add i32 %evens_31, i32 %odds_31" [src/IDCT2.cpp:280]   --->   Operation 1095 'add' 'add_ln280' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1096 [1/1] (1.01ns)   --->   "%sub_ln281 = sub i32 %evens_31, i32 %odds_31" [src/IDCT2.cpp:281]   --->   Operation 1096 'sub' 'sub_ln281' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1097 [1/1] (1.01ns)   --->   "%sub_ln282 = sub i32 %evens_30, i32 %odds_30" [src/IDCT2.cpp:282]   --->   Operation 1097 'sub' 'sub_ln282' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1098 [1/1] (1.01ns)   --->   "%sub_ln283 = sub i32 %evens_29, i32 %odds_29" [src/IDCT2.cpp:283]   --->   Operation 1098 'sub' 'sub_ln283' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1099 [1/1] (1.01ns)   --->   "%sub_ln284 = sub i32 %evens_28, i32 %odds_28" [src/IDCT2.cpp:284]   --->   Operation 1099 'sub' 'sub_ln284' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1100 [1/1] (1.01ns)   --->   "%sub_ln285 = sub i32 %evens_27, i32 %odds_27" [src/IDCT2.cpp:285]   --->   Operation 1100 'sub' 'sub_ln285' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1101 [1/1] (1.01ns)   --->   "%sub_ln286 = sub i32 %evens_26, i32 %odds_26" [src/IDCT2.cpp:286]   --->   Operation 1101 'sub' 'sub_ln286' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1102 [1/1] (1.01ns)   --->   "%sub_ln287 = sub i32 %evens_25, i32 %odds_25" [src/IDCT2.cpp:287]   --->   Operation 1102 'sub' 'sub_ln287' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1103 [1/1] (1.01ns)   --->   "%sub_ln288 = sub i32 %evens_24, i32 %odds_24" [src/IDCT2.cpp:288]   --->   Operation 1103 'sub' 'sub_ln288' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1104 [1/1] (1.01ns)   --->   "%sub_ln289 = sub i32 %evens_23, i32 %odds_23" [src/IDCT2.cpp:289]   --->   Operation 1104 'sub' 'sub_ln289' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1105 [1/1] (1.01ns)   --->   "%sub_ln290 = sub i32 %evens_22, i32 %odds_22" [src/IDCT2.cpp:290]   --->   Operation 1105 'sub' 'sub_ln290' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1106 [1/1] (1.01ns)   --->   "%sub_ln291 = sub i32 %evens_21, i32 %odds_21" [src/IDCT2.cpp:291]   --->   Operation 1106 'sub' 'sub_ln291' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1107 [1/1] (1.01ns)   --->   "%sub_ln292 = sub i32 %evens_20, i32 %odds_20" [src/IDCT2.cpp:292]   --->   Operation 1107 'sub' 'sub_ln292' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1108 [1/1] (1.01ns)   --->   "%sub_ln293 = sub i32 %evens_19, i32 %odds_19" [src/IDCT2.cpp:293]   --->   Operation 1108 'sub' 'sub_ln293' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1109 [1/1] (1.01ns)   --->   "%sub_ln294 = sub i32 %evens_18, i32 %odds_18" [src/IDCT2.cpp:294]   --->   Operation 1109 'sub' 'sub_ln294' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1110 [1/1] (1.01ns)   --->   "%sub_ln295 = sub i32 %evens_17, i32 %odds_17" [src/IDCT2.cpp:295]   --->   Operation 1110 'sub' 'sub_ln295' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1111 [1/1] (1.01ns)   --->   "%sub_ln296 = sub i32 %evens_16, i32 %odds_16" [src/IDCT2.cpp:296]   --->   Operation 1111 'sub' 'sub_ln296' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1112 [1/1] (1.01ns)   --->   "%sub_ln297 = sub i32 %evens_15, i32 %odds_15" [src/IDCT2.cpp:297]   --->   Operation 1112 'sub' 'sub_ln297' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1113 [1/1] (1.01ns)   --->   "%sub_ln298 = sub i32 %evens_14, i32 %odds_14" [src/IDCT2.cpp:298]   --->   Operation 1113 'sub' 'sub_ln298' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1114 [1/1] (1.01ns)   --->   "%sub_ln299 = sub i32 %evens_13, i32 %odds_13" [src/IDCT2.cpp:299]   --->   Operation 1114 'sub' 'sub_ln299' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1115 [1/1] (1.01ns)   --->   "%sub_ln300 = sub i32 %evens_12, i32 %odds_12" [src/IDCT2.cpp:300]   --->   Operation 1115 'sub' 'sub_ln300' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1116 [1/1] (1.01ns)   --->   "%sub_ln301 = sub i32 %evens_11, i32 %odds_11" [src/IDCT2.cpp:301]   --->   Operation 1116 'sub' 'sub_ln301' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1117 [1/1] (1.01ns)   --->   "%sub_ln302 = sub i32 %evens_10, i32 %odds_10" [src/IDCT2.cpp:302]   --->   Operation 1117 'sub' 'sub_ln302' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1118 [1/1] (1.01ns)   --->   "%sub_ln303 = sub i32 %evens_9, i32 %odds_9" [src/IDCT2.cpp:303]   --->   Operation 1118 'sub' 'sub_ln303' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1119 [1/1] (1.01ns)   --->   "%sub_ln304 = sub i32 %evens_8, i32 %odds_8" [src/IDCT2.cpp:304]   --->   Operation 1119 'sub' 'sub_ln304' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1120 [1/1] (1.01ns)   --->   "%sub_ln305 = sub i32 %evens_7, i32 %odds_7" [src/IDCT2.cpp:305]   --->   Operation 1120 'sub' 'sub_ln305' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1121 [1/1] (1.01ns)   --->   "%sub_ln306 = sub i32 %evens_6, i32 %odds_6" [src/IDCT2.cpp:306]   --->   Operation 1121 'sub' 'sub_ln306' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1122 [1/1] (1.01ns)   --->   "%sub_ln307 = sub i32 %evens_5, i32 %odds_5" [src/IDCT2.cpp:307]   --->   Operation 1122 'sub' 'sub_ln307' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1123 [1/1] (1.01ns)   --->   "%sub_ln308 = sub i32 %evens_4, i32 %odds_4" [src/IDCT2.cpp:308]   --->   Operation 1123 'sub' 'sub_ln308' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1124 [1/1] (1.01ns)   --->   "%sub_ln309 = sub i32 %evens_3, i32 %odds_3" [src/IDCT2.cpp:309]   --->   Operation 1124 'sub' 'sub_ln309' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1125 [1/1] (1.01ns)   --->   "%sub_ln310 = sub i32 %evens_2, i32 %odds_2" [src/IDCT2.cpp:310]   --->   Operation 1125 'sub' 'sub_ln310' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1126 [1/1] (1.01ns)   --->   "%sub_ln311 = sub i32 %evens_1, i32 %odds_1" [src/IDCT2.cpp:311]   --->   Operation 1126 'sub' 'sub_ln311' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1127 [1/1] (1.01ns)   --->   "%sub_ln312 = sub i32 %evens, i32 %odds" [src/IDCT2.cpp:312]   --->   Operation 1127 'sub' 'sub_ln312' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1128 [1/1] (0.00ns)   --->   "%mrv = insertvalue i2048 <undef>, i32 %add_ln249" [src/IDCT2.cpp:313]   --->   Operation 1128 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1129 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i2048 %mrv, i32 %add_ln250" [src/IDCT2.cpp:313]   --->   Operation 1129 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1130 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i2048 %mrv_1, i32 %add_ln251" [src/IDCT2.cpp:313]   --->   Operation 1130 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1131 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i2048 %mrv_2, i32 %add_ln252" [src/IDCT2.cpp:313]   --->   Operation 1131 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1132 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i2048 %mrv_3, i32 %add_ln253" [src/IDCT2.cpp:313]   --->   Operation 1132 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1133 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i2048 %mrv_4, i32 %add_ln254" [src/IDCT2.cpp:313]   --->   Operation 1133 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1134 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i2048 %mrv_5, i32 %add_ln255" [src/IDCT2.cpp:313]   --->   Operation 1134 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1135 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i2048 %mrv_6, i32 %add_ln256" [src/IDCT2.cpp:313]   --->   Operation 1135 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1136 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i2048 %mrv_7, i32 %add_ln257" [src/IDCT2.cpp:313]   --->   Operation 1136 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1137 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i2048 %mrv_8, i32 %add_ln258" [src/IDCT2.cpp:313]   --->   Operation 1137 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1138 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i2048 %mrv_9, i32 %add_ln259" [src/IDCT2.cpp:313]   --->   Operation 1138 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1139 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i2048 %mrv_s, i32 %add_ln260" [src/IDCT2.cpp:313]   --->   Operation 1139 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1140 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i2048 %mrv_10, i32 %add_ln261" [src/IDCT2.cpp:313]   --->   Operation 1140 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1141 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i2048 %mrv_11, i32 %add_ln262" [src/IDCT2.cpp:313]   --->   Operation 1141 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1142 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i2048 %mrv_12, i32 %add_ln263" [src/IDCT2.cpp:313]   --->   Operation 1142 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1143 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i2048 %mrv_13, i32 %add_ln264" [src/IDCT2.cpp:313]   --->   Operation 1143 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1144 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i2048 %mrv_14, i32 %add_ln265" [src/IDCT2.cpp:313]   --->   Operation 1144 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1145 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i2048 %mrv_15, i32 %add_ln266" [src/IDCT2.cpp:313]   --->   Operation 1145 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i2048 %mrv_16, i32 %add_ln267" [src/IDCT2.cpp:313]   --->   Operation 1146 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i2048 %mrv_17, i32 %add_ln268" [src/IDCT2.cpp:313]   --->   Operation 1147 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1148 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i2048 %mrv_18, i32 %add_ln269" [src/IDCT2.cpp:313]   --->   Operation 1148 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1149 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i2048 %mrv_19, i32 %add_ln270" [src/IDCT2.cpp:313]   --->   Operation 1149 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1150 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i2048 %mrv_20, i32 %add_ln271" [src/IDCT2.cpp:313]   --->   Operation 1150 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1151 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i2048 %mrv_21, i32 %add_ln272" [src/IDCT2.cpp:313]   --->   Operation 1151 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1152 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i2048 %mrv_22, i32 %add_ln273" [src/IDCT2.cpp:313]   --->   Operation 1152 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1153 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i2048 %mrv_23, i32 %add_ln274" [src/IDCT2.cpp:313]   --->   Operation 1153 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1154 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i2048 %mrv_24, i32 %add_ln275" [src/IDCT2.cpp:313]   --->   Operation 1154 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1155 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i2048 %mrv_25, i32 %add_ln276" [src/IDCT2.cpp:313]   --->   Operation 1155 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1156 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i2048 %mrv_26, i32 %add_ln277" [src/IDCT2.cpp:313]   --->   Operation 1156 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i2048 %mrv_27, i32 %add_ln278" [src/IDCT2.cpp:313]   --->   Operation 1157 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i2048 %mrv_28, i32 %add_ln279" [src/IDCT2.cpp:313]   --->   Operation 1158 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1159 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i2048 %mrv_29, i32 %add_ln280" [src/IDCT2.cpp:313]   --->   Operation 1159 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1160 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i2048 %mrv_30, i32 %sub_ln281" [src/IDCT2.cpp:313]   --->   Operation 1160 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1161 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i2048 %mrv_31, i32 %sub_ln282" [src/IDCT2.cpp:313]   --->   Operation 1161 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1162 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i2048 %mrv_32, i32 %sub_ln283" [src/IDCT2.cpp:313]   --->   Operation 1162 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1163 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i2048 %mrv_33, i32 %sub_ln284" [src/IDCT2.cpp:313]   --->   Operation 1163 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1164 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i2048 %mrv_34, i32 %sub_ln285" [src/IDCT2.cpp:313]   --->   Operation 1164 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1165 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i2048 %mrv_35, i32 %sub_ln286" [src/IDCT2.cpp:313]   --->   Operation 1165 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1166 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i2048 %mrv_36, i32 %sub_ln287" [src/IDCT2.cpp:313]   --->   Operation 1166 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1167 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i2048 %mrv_37, i32 %sub_ln288" [src/IDCT2.cpp:313]   --->   Operation 1167 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i2048 %mrv_38, i32 %sub_ln289" [src/IDCT2.cpp:313]   --->   Operation 1168 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i2048 %mrv_39, i32 %sub_ln290" [src/IDCT2.cpp:313]   --->   Operation 1169 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i2048 %mrv_40, i32 %sub_ln291" [src/IDCT2.cpp:313]   --->   Operation 1170 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i2048 %mrv_41, i32 %sub_ln292" [src/IDCT2.cpp:313]   --->   Operation 1171 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i2048 %mrv_42, i32 %sub_ln293" [src/IDCT2.cpp:313]   --->   Operation 1172 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i2048 %mrv_43, i32 %sub_ln294" [src/IDCT2.cpp:313]   --->   Operation 1173 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i2048 %mrv_44, i32 %sub_ln295" [src/IDCT2.cpp:313]   --->   Operation 1174 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i2048 %mrv_45, i32 %sub_ln296" [src/IDCT2.cpp:313]   --->   Operation 1175 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i2048 %mrv_46, i32 %sub_ln297" [src/IDCT2.cpp:313]   --->   Operation 1176 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue i2048 %mrv_47, i32 %sub_ln298" [src/IDCT2.cpp:313]   --->   Operation 1177 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue i2048 %mrv_48, i32 %sub_ln299" [src/IDCT2.cpp:313]   --->   Operation 1178 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1179 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue i2048 %mrv_49, i32 %sub_ln300" [src/IDCT2.cpp:313]   --->   Operation 1179 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue i2048 %mrv_50, i32 %sub_ln301" [src/IDCT2.cpp:313]   --->   Operation 1180 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue i2048 %mrv_51, i32 %sub_ln302" [src/IDCT2.cpp:313]   --->   Operation 1181 'insertvalue' 'mrv_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue i2048 %mrv_52, i32 %sub_ln303" [src/IDCT2.cpp:313]   --->   Operation 1182 'insertvalue' 'mrv_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue i2048 %mrv_53, i32 %sub_ln304" [src/IDCT2.cpp:313]   --->   Operation 1183 'insertvalue' 'mrv_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1184 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue i2048 %mrv_54, i32 %sub_ln305" [src/IDCT2.cpp:313]   --->   Operation 1184 'insertvalue' 'mrv_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1185 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue i2048 %mrv_55, i32 %sub_ln306" [src/IDCT2.cpp:313]   --->   Operation 1185 'insertvalue' 'mrv_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue i2048 %mrv_56, i32 %sub_ln307" [src/IDCT2.cpp:313]   --->   Operation 1186 'insertvalue' 'mrv_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue i2048 %mrv_57, i32 %sub_ln308" [src/IDCT2.cpp:313]   --->   Operation 1187 'insertvalue' 'mrv_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue i2048 %mrv_58, i32 %sub_ln309" [src/IDCT2.cpp:313]   --->   Operation 1188 'insertvalue' 'mrv_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue i2048 %mrv_59, i32 %sub_ln310" [src/IDCT2.cpp:313]   --->   Operation 1189 'insertvalue' 'mrv_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1190 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue i2048 %mrv_60, i32 %sub_ln311" [src/IDCT2.cpp:313]   --->   Operation 1190 'insertvalue' 'mrv_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue i2048 %mrv_61, i32 %sub_ln312" [src/IDCT2.cpp:313]   --->   Operation 1191 'insertvalue' 'mrv_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%ret_ln313 = ret i2048 %mrv_62" [src/IDCT2.cpp:313]   --->   Operation 1192 'ret' 'ret_ln313' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.199ns
The critical path consists of the following:
	wire read operation ('in_16_val_read', src/IDCT2.cpp:202) on port 'in_16_val' (src/IDCT2.cpp:202) [18]  (0.000 ns)
	'call' operation 1024 bit ('call_ret', src/IDCT2.cpp:239) to 'IDCT2B32' [36]  (7.199 ns)

 <State 2>: 2.032ns
The critical path consists of the following:
	'call' operation 1024 bit ('call_ret', src/IDCT2.cpp:239) to 'IDCT2B32' [36]  (1.016 ns)
	'add' operation 32 bit ('add_ln249', src/IDCT2.cpp:249) [1078]  (1.016 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
