// Seed: 2981748694
module module_0 (
    output wand id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wor id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6,
    output wand id_7
);
  assign id_7 = 1'b0;
  wire id_9;
  wire id_10, id_11;
  wire id_12;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    output wand id_4
);
  always @(posedge 1'd0) id_4 = id_2;
  module_0(
      id_4, id_3, id_2, id_3, id_3, id_1, id_0, id_4
  );
endmodule
