
*** Running vivado
    with args -log multi_core_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source multi_core_test.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source multi_core_test.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/utils_1/imports/synth_1/simd_4x12b_dsp.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/utils_1/imports/synth_1/simd_4x12b_dsp.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top multi_core_test -part xcku3p-ffva676-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-i
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23812
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1980.559 ; gain = 419.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multi_core_test' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/multi_core_test.vhd:19]
INFO: [Synth 8-638] synthesizing module 'image_compressor' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/image_compressor.vhd:47]
INFO: [Synth 8-638] synthesizing module 'sipo_reg' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/sipo_reg.vhd:53]
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter OUT_TAPS bound to: 8 - type: integer 
	Parameter TAP_END bound to: 0 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sipo_reg' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/sipo_reg.vhd:53]
INFO: [Synth 8-638] synthesizing module 'dct1d' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/dct1d.vhd:47]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_inst' to cell 'SRLC32E' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/dct1d.vhd:58]
INFO: [Synth 8-638] synthesizing module 'simd_4x12b_dsp' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/simd_4x12b_dsp.vhd:53]
	Parameter W bound to: 12 - type: integer 
	Parameter OP bound to: ADD - type: string 
INFO: [Synth 8-256] done synthesizing module 'simd_4x12b_dsp' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/simd_4x12b_dsp.vhd:53]
INFO: [Synth 8-638] synthesizing module 'simd_4x12b_dsp__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/simd_4x12b_dsp.vhd:53]
	Parameter W bound to: 12 - type: integer 
	Parameter OP bound to: SUB - type: string 
INFO: [Synth 8-256] done synthesizing module 'simd_4x12b_dsp__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/simd_4x12b_dsp.vhd:53]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/imports/new/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/imports/new/data_delay_reg.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'dct1d' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/dct1d.vhd:47]
INFO: [Synth 8-638] synthesizing module 'pixel_divider' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/pixel_divider.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'pixel_divider' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/pixel_divider.vhd:42]
INFO: [Synth 8-638] synthesizing module 'transpose' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/transpose.vhd:53]
	Parameter ELEMENT_WIDTH bound to: 9 - type: integer 
	Parameter NUM_ELEMENTS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_inst' to cell 'SRLC32E' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/transpose.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'transpose' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/transpose.vhd:53]
INFO: [Synth 8-638] synthesizing module 'quantizer' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/quantizer.vhd:49]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/imports/new/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/imports/new/data_delay_reg.vhd:48]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized1' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/imports/new/data_delay_reg.vhd:48]
	Parameter SHIFT_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized1' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/imports/new/data_delay_reg.vhd:48]
INFO: [Synth 8-638] synthesizing module 'quantization_table' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/quantization_table.vhd:18]
	Parameter INIT_A bound to: 64'b0000001000000011000000010000000100000000000000010000000000000001 
	Parameter INIT_B bound to: 64'b0000001000000011000000010000000100000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000001100000100000000100000001000000001000000010000000000000000 
	Parameter INIT_D bound to: 64'b0000001000000011000000010000001000000001000000010000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst0' to cell 'RAM32M' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/quantization_table.vhd:63]
	Parameter INIT_A bound to: 64'b0000001100000100000000110000001100000010000000110000000100000010 
	Parameter INIT_B bound to: 64'b0000001000000100000000110000001100000010000000110000001000000010 
	Parameter INIT_C bound to: 64'b0000001100000100000001000000010000000011000000110000001100000011 
	Parameter INIT_D bound to: 64'b0000001000000011000000100000001000000001000000100000000100000010 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst1' to cell 'RAM32M' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/quantization_table.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'quantization_table' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/quantization_table.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'quantizer' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/quantizer.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'image_compressor' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/image_compressor.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'multi_core_test' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/multi_core_test.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element vaid_counter_x_reg was removed.  [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/sipo_reg.vhd:98]
WARNING: [Synth 8-7129] Port data_i[23] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[22] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[21] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[20] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[19] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[18] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[17] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[16] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[15] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[14] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[13] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[12] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[11] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[10] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[9] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[8] in module multi_core_test is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2101.977 ; gain = 541.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2101.977 ; gain = 541.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2101.977 ; gain = 541.363
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2101.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/constrs_1/new/test_const.xdc]
Finished Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/constrs_1/new/test_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/constrs_1/new/test_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/multi_core_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/multi_core_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2205.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances

Access is denied.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2205.004 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2205.004 ; gain = 644.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku3p-ffva676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2205.004 ; gain = 644.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2205.004 ; gain = 644.391
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data_o_reg' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/sipo_reg.vhd:114]
WARNING: [Synth 8-327] inferring latch for variable 'valid_o_reg' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/sipo_reg.vhd:118]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2205.004 ; gain = 644.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 2     
+---Registers : 
	              576 Bit    Registers := 2     
	               96 Bit    Registers := 3     
	               72 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 32    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 98    
	                2 Bit    Registers := 192   
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input  576 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1368 (col length:96)
BRAMs: 720 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'simd_sub.out0_reg' and it is trimmed from '18' to '12' bits. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/simd_4x12b_dsp.vhd:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'simd_sub.out1_reg' and it is trimmed from '18' to '12' bits. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/simd_4x12b_dsp.vhd:94]
WARNING: [Synth 8-3936] Found unconnected internal register 'simd_sub.out2_reg' and it is trimmed from '18' to '12' bits. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/simd_4x12b_dsp.vhd:96]
WARNING: [Synth 8-3936] Found unconnected internal register 'simd_sub.out3_reg' and it is trimmed from '18' to '12' bits. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/simd_4x12b_dsp.vhd:98]
DSP Report: Generating DSP simd_sub.out0_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.a0_r_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_sub.out0_reg.
DSP Report: Generating DSP simd_sub.out1_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.a1_r_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_sub.out1_reg.
DSP Report: Generating DSP simd_sub.out2_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.a2_r_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_sub.out2_reg.
DSP Report: Generating DSP simd_sub.out3_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.a3_r_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_sub.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'simd_sub.out0_reg' and it is trimmed from '18' to '12' bits. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/simd_4x12b_dsp.vhd:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'simd_sub.out1_reg' and it is trimmed from '18' to '12' bits. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/simd_4x12b_dsp.vhd:94]
WARNING: [Synth 8-3936] Found unconnected internal register 'simd_sub.out2_reg' and it is trimmed from '18' to '12' bits. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/simd_4x12b_dsp.vhd:96]
WARNING: [Synth 8-3936] Found unconnected internal register 'simd_sub.out3_reg' and it is trimmed from '18' to '12' bits. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.srcs/sources_1/new/simd_4x12b_dsp.vhd:98]
DSP Report: Generating DSP simd_sub.out0_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.a0_r_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_sub.out0_reg.
DSP Report: Generating DSP simd_sub.out1_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.a1_r_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_sub.out1_reg.
DSP Report: Generating DSP simd_sub.out2_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.a2_r_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_sub.out2_reg.
DSP Report: Generating DSP simd_sub.out3_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.a3_r_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_sub.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
WARNING: [Synth 8-7129] Port data_i[23] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[22] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[21] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[20] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[19] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[18] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[17] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[16] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[15] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[14] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[13] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[12] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[11] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[10] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[9] in module multi_core_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_i[8] in module multi_core_test is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2205.004 ; gain = 644.391
---------------------------------------------------------------------------------
 Sort Area is  simd_sub.out0_reg_16 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out0_reg_5 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out1_reg_17 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out1_reg_7 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out2_reg_18 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out2_reg_8 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out3_reg_19 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_sub.out3_reg_9 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_0 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_12 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_1a : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_1e : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_a : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out0_reg_e : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_13 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_1b : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_1f : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_2 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_b : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out1_reg_f : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_10 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_14 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_1c : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_20 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_3 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out2_reg_c : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_11 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_15 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_1d : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_21 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_4 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is  simd_add.out3_reg_d : 0 0 : 143 143 : Used 1 time 100
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module simd_4x12b_dsp__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__parameterized0__1.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__5.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp__5.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__5.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp__5.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__5.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp__5.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp__5.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp__5.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp__5.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp__5.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp__5.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp__5.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp__5.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp__5.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp__5.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module simd_4x12b_dsp__5.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module simd_4x12b_dsp__1.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module simd_4x12b_dsp__2.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module simd_4x12b_dsp__parameterized0.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module simd_4x12b_dsp__3.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module simd_4x12b_dsp.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2565.445 ; gain = 1004.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2589.629 ; gain = 1029.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2589.629 ; gain = 1029.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2594.121 ; gain = 1033.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2594.121 ; gain = 1033.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2594.121 ; gain = 1033.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2594.121 ; gain = 1033.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2594.121 ; gain = 1033.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2594.121 ; gain = 1033.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|multi_core_test | gen_channels[0].channel_inst/col_dct/layer_3_delay/shift_reg_reg[27][1] | 4      | 180   | YES          | NO                 | YES               | 180    | 0       | 
|multi_core_test | gen_channels[0].channel_inst/quantizer/valid_o_reg                      | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+----------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                      | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|simd_4x12b_dsp_4                 | (C'+A':B')'   | 26     | 18     | 44     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0_5 | (C'-(A':B'))' | 26     | 18     | 44     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_6                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_7                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp                   | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0   | (C'-(A':B'))' | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_1                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_2                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
+---------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     2|
|2     |CARRY8          |    16|
|3     |DSP_ALU         |     8|
|4     |DSP_A_B_DATA    |     8|
|5     |DSP_C_DATA      |     8|
|6     |DSP_MULTIPLIER  |     8|
|7     |DSP_M_DATA      |     8|
|8     |DSP_OUTPUT      |     8|
|9     |DSP_PREADD      |     8|
|10    |DSP_PREADD_DATA |     8|
|11    |LUT1            |     9|
|12    |LUT2            |   300|
|13    |LUT3            |    93|
|14    |LUT4            |    47|
|15    |LUT5            |    65|
|16    |LUT6            |   499|
|17    |MUXF7           |    72|
|18    |RAM32M          |     2|
|19    |SRL16E          |   181|
|20    |SRLC32E         |     3|
|21    |FDCE            |  1944|
|22    |FDRE            |   255|
|23    |LD              |    65|
|24    |IBUF            |    11|
|25    |OBUF            |    65|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2594.121 ; gain = 1033.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 127 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2594.121 ; gain = 930.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2594.121 ; gain = 1033.508
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2602.188 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  BUFG => BUFGCE: 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 11 instances
  LD => LDCE: 65 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances

Access is denied.
Synth Design complete | Checksum: b066194c
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 2633.297 ; gain = 2138.730
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2633.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/Image Compressor/image_dct/image_dct.runs/synth_1/multi_core_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file multi_core_test_utilization_synth.rpt -pb multi_core_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 24 03:21:15 2025...
