$date
	Thu Jan 05 12:05:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_segment7 $end
$var wire 7 ! seg [6:0] $end
$var reg 4 " bcd [3:0] $end
$scope module uut $end
$var wire 4 # bcd [3:0] $end
$var reg 7 $ seg [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#1
b1001111 !
b1001111 $
b1 "
b1 #
#2
b10010 !
b10010 $
b10 "
b10 #
#3
b110 !
b110 $
b11 "
b11 #
#4
b1001100 !
b1001100 $
b100 "
b100 #
#5
b100100 !
b100100 $
b101 "
b101 #
#6
b100000 !
b100000 $
b110 "
b110 #
#7
b1111 !
b1111 $
b111 "
b111 #
#8
b0 !
b0 $
b1000 "
b1000 #
#9
b100 !
b100 $
b1001 "
b1001 #
#10
b1100000 !
b1100000 $
b1010 "
b1010 #
#11
b0 !
b0 $
b1011 "
b1011 #
#12
b110001 !
b110001 $
b1100 "
b1100 #
#13
b1000010 !
b1000010 $
b1101 "
b1101 #
#14
b110000 !
b110000 $
b1110 "
b1110 #
#15
b111000 !
b111000 $
b1111 "
b1111 #
#16
