Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon Jun 25 14:54:39 2018
| Host             : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command          : report_power -file dilate_hls_power_routed.rpt -pb dilate_hls_power_summary_routed.pb -rpx dilate_hls_power_routed.rpx
| Design           : dilate_hls
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.131        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.028        |
| Device Static (W)        | 0.103        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 83.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.010 |        4 |       --- |             --- |
| Slice Logic             |     0.004 |     3262 |       --- |             --- |
|   LUT as Logic          |     0.003 |     1213 |     53200 |            2.28 |
|   Register              |    <0.001 |     1456 |    106400 |            1.37 |
|   CARRY4                |    <0.001 |       98 |     13300 |            0.74 |
|   LUT as Shift Register |    <0.001 |       77 |     17400 |            0.44 |
|   Others                |     0.000 |       74 |       --- |             --- |
| Signals                 |     0.005 |     2701 |       --- |             --- |
| Block RAM               |    <0.001 |      1.5 |       140 |            1.07 |
| DSPs                    |     0.009 |        8 |       220 |            3.64 |
| Static Power            |     0.103 |          |           |                 |
| Total                   |     0.131 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.028 |      0.008 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------+--------------+-----------------+
| Clock        | Domain       | Constraint (ns) |
+--------------+--------------+-----------------+
| AXI_LITE_clk | AXI_LITE_clk |            12.0 |
| ap_clk       | ap_clk       |             6.0 |
+--------------+--------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| dilate_hls                           |     0.028 |
|   Block_Mat_exit406734_U0            |     0.011 |
|     dilate_hls_mul_32bkb_U1          |     0.005 |
|       dilate_hls_mul_32bkb_MulnS_0_U |     0.005 |
|     dilate_hls_mul_32cud_U2          |     0.005 |
|       dilate_hls_mul_32cud_MulnS_1_U |     0.005 |
|   Block_arrayctor_loop_U0            |    <0.001 |
|   Loop_1_proc_U0                     |     0.001 |
|   Loop_3_proc_U0                     |     0.006 |
|     dilate_hls_mul_31hbi_U45         |     0.002 |
|       dilate_hls_mul_31hbi_MulnS_2_U |     0.002 |
|   Loop_loop_height_pro_U0            |     0.006 |
|     k_buf_0_val_3_U                  |    <0.001 |
|       Loop_loop_height_dEe_ram_U     |    <0.001 |
|     k_buf_0_val_4_U                  |    <0.001 |
|       Loop_loop_height_dEe_ram_U     |    <0.001 |
|     k_buf_0_val_5_U                  |    <0.001 |
|       Loop_loop_height_dEe_ram_U     |    <0.001 |
|   col_packets_loc_c_U                |    <0.001 |
|     U_fifo_w31_d3_A_ram              |    <0.001 |
|   dilate_hls_CONTROL_BUS_s_axi_U     |     0.002 |
|   g_img_0_data_stream_s_U            |    <0.001 |
|     U_fifo_w8_d1_A_ram               |    <0.001 |
|   g_img_1_data_stream_s_U            |    <0.001 |
|     U_fifo_w8_d1_A_ram               |    <0.001 |
|   p_neg393_i_cast_loc_c_U            |    <0.001 |
|     U_fifo_w11_d2_A_ram              |    <0.001 |
|   p_neg393_i_loc_c757_U              |    <0.001 |
|     U_fifo_w11_d1_A_ram              |    <0.001 |
|   p_neg393_i_loc_c_U                 |    <0.001 |
|     U_fifo_w11_d2_A_ram              |    <0.001 |
|   packets_loc_channel_U              |    <0.001 |
|     U_fifo_w32_d2_A_ram              |    <0.001 |
|   rows_cast727_loc_c_U               |    <0.001 |
|     U_fifo_w11_d2_A_ram              |    <0.001 |
|   switch_loc_c_U                     |    <0.001 |
|     U_fifo_w1_d2_A_ram               |    <0.001 |
|   tmp_15_loc_c_U                     |    <0.001 |
|     U_fifo_w11_d2_A_ram              |    <0.001 |
|   tmp_16_cast_loc_c_U                |    <0.001 |
|     U_fifo_w11_d2_A_ram              |    <0.001 |
|   tmp_16_loc_c_U                     |    <0.001 |
|     U_fifo_w11_d2_A_ram              |    <0.001 |
|   tmp_loc_c_U                        |    <0.001 |
|     U_fifo_w11_d2_A_ram              |    <0.001 |
+--------------------------------------+-----------+


