`timescale 1ns / 1ps

module test_red_tb(

    );
    
    reg [4:0] a;
    wire or_red, and_red, xor_red;
    
    test_red dut(a,and_red, or_red, xor_red);
    initial
    begin: stimuli
      for(a = 0; a < 16; a= a + 1)
        begin
          #1 $monitor("a = %b", a);
        end
      #1 $stop;
    end
    
endmodule
