// Seed: 1847801388
module module_0 (
    input wire id_0,
    output uwire id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    output tri id_6,
    input supply0 id_7
    , id_11,
    output uwire id_8#(1),
    input supply1 id_9
);
  wire id_12;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output uwire id_2,
    output wand id_3,
    output wor id_4
    , id_11,
    input supply1 id_5,
    output wand id_6,
    output supply1 id_7,
    output tri id_8,
    output tri1 id_9
);
  logic id_12 = id_5 ^ id_11;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_5,
      id_6,
      id_5,
      id_4,
      id_0,
      id_6,
      id_0
  );
endmodule
