.include "macro.inc"

# assembler directives
.set noat      # allow manual use of $at
.set noreorder # don't insert nops after branches
.set gp=64     # allow use of 64-bit general purpose registers

.section .text

.balign 16

glabel func_80058240 # 0
/* 000000 80058240 3C013780 */  lui         $at, 0x3780
/* 000004 80058244 44810000 */  mtc1        $at, $f0
/* 000008 80058248 3C19FFFF */  lui         $t9, 0xffff
/* 00000C 8005824C 24B80020 */  addiu       $t8, $a1, 0x20
.L80058250:
/* 000010 80058250 8CA80000 */  lw          $t0, 0x0($a1)
/* 000014 80058254 8CA90020 */  lw          $t1, 0x20($a1)
/* 000018 80058258 24A50004 */  addiu       $a1, $a1, 0x4
/* 00001C 8005825C 01195024 */  and         $t2, $t0, $t9
/* 000020 80058260 00095C02 */  srl         $t3, $t1, 16
/* 000024 80058264 014B6025 */  or          $t4, $t2, $t3
/* 000028 80058268 448C2000 */  mtc1        $t4, $f4
/* 00002C 8005826C 00086C00 */  sll         $t5, $t0, 16
/* 000030 80058270 312EFFFF */  andi        $t6, $t1, 0xffff
/* 000034 80058274 01AE7825 */  or          $t7, $t5, $t6
/* 000038 80058278 468021A0 */  cvt.s.w     $f6, $f4
/* 00003C 8005827C 448F5000 */  mtc1        $t7, $f10
/* 000040 80058280 24840008 */  addiu       $a0, $a0, 0x8
/* 000044 80058284 46805420 */  cvt.s.w     $f16, $f10
/* 000048 80058288 46003202 */  mul.s       $f8, $f6, $f0
/* 00004C 8005828C 00000000 */  nop
/* 000050 80058290 46008482 */  mul.s       $f18, $f16, $f0
/* 000054 80058294 E488FFF8 */  swc1        $f8, -0x8($a0)
/* 000058 80058298 14B8FFED */  bne         $a1, $t8, .L80058250
/* 00005C 8005829C E492FFFC */   swc1       $f18, -0x4($a0)
/* 000060 800582A0 03E00008 */  jr          $ra
/* 000064 800582A4 00000000 */   nop
/* 000068 800582A8 00000000 */  nop
/* 00006C 800582AC 00000000 */  nop
