Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto d196c552415542318a4cca4232513b00 --debug typical --relax --mt 2 -L axi_infrastructure_v1_1_0 -L xil_common_vip_v1_0_0 -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_14 -L axi_vip_v1_0_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4620 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4623 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4629 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4632 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4638 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4641 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4647 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4650 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4656 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4659 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4665 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4668 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4674 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4677 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4683 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4686 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4692 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4695 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4701 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4706 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4712 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4715 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4721 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4724 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4732 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4737 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4743 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4748 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4754 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4759 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4765 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4770 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4776 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4781 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4788 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4793 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4799 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4804 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4810 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4815 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4821 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4826 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4832 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4837 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4843 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4848 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4854 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4859 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4865 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4870 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4876 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4881 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4887 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4892 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4898 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4903 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4909 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4914 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4920 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4925 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4931 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4936 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4942 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4947 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4953 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4958 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4964 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4969 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4975 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4980 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4986 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4991 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 4997 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 5002 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 5008 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 5013 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 5019 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v1_1/hdl/axi_protocol_checker_v1_1_vl_rfs.sv" Line 5024 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_lite_stimulus_1
Compiling module axi_vip_v1_0_2.axi_vip_v1_0_2_if(C_AXI_PROTOCOL...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v1_1_14.axi_protocol_checker_v1_1_14_thr...
Compiling module axi_protocol_checker_v1_1_14.axi_protocol_checker_v1_1_14_syn...
Compiling module axi_protocol_checker_v1_1_14.axi_protocol_checker_v1_1_14_axi...
Compiling module axi_protocol_checker_v1_1_14.axi_protocol_checker_v1_1_14_axi...
Compiling module axi_protocol_checker_v1_1_14.axi_protocol_checker_v1_1_14_syn...
Compiling module axi_protocol_checker_v1_1_14.axi_protocol_checker_v1_1_14_syn...
Compiling module axi_protocol_checker_v1_1_14.axi_protocol_checker_v1_1_14_cor...
Compiling module axi_protocol_checker_v1_1_14.axi_protocol_checker_v1_1_14_rep...
Compiling module axi_protocol_checker_v1_1_14.axi_protocol_checker_v1_1_14_top...
Compiling module axi_vip_v1_0_2.axi_vip_v1_0_2_top(C_AXI_PROTOCO...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.RGB_to_Y
Compiling module xil_defaultlib.find_min_max
Compiling module xil_defaultlib.abs
Compiling module xil_defaultlib.sigma_delta
Compiling module xil_defaultlib.count_bits
Compiling module xil_defaultlib.post_processing
Compiling module xil_defaultlib.motion_detector_v2_0_S00_AXI(C_S...
Compiling module xil_defaultlib.motion_detector_v2_0
Compiling module xil_defaultlib.design_1_motion_detector_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling package axi_vip_v1_0_2.axi_vip_v1_0_2_pkg
Compiling package xil_common_vip_v1_0_0.xil_common_vip_v1_0_0_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot tb_behav
