; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %11 = shl i32 %10, 7, !dbg !11
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %13 = and i32 %12, 127, !dbg !12
  %14 = or disjoint i32 %11, %13, !dbg !13
  %15 = sdiv i32 %14, 1024, !dbg !14
  %16 = srem i32 %15, 7, !dbg !15
  %.frozen1 = freeze i32 %14, !dbg !16
  %17 = sdiv i32 %.frozen1, 7168, !dbg !16
  %.frozen = freeze i32 %14, !dbg !17
  %18 = sdiv i32 %.frozen, 32, !dbg !17
  %19 = mul i32 %18, 32, !dbg !18
  %.decomposed = sub i32 %.frozen, %19, !dbg !18
  %20 = srem i32 %18, 32, !dbg !19
  %21 = sext i32 %16 to i64, !dbg !20
  %22 = getelementptr float, ptr addrspace(1) %3, i64 %21, !dbg !20
  %23 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %22, i1 true) #3, !dbg !21
  %24 = getelementptr float, ptr addrspace(1) %4, i64 %21, !dbg !22
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %24, i1 true) #3, !dbg !23
  %26 = bitcast i32 %25 to float, !dbg !23
  %27 = getelementptr float, ptr addrspace(1) %5, i64 %21, !dbg !24
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 true) #3, !dbg !25
  %29 = getelementptr float, ptr addrspace(1) %6, i64 %21, !dbg !26
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %29, i1 true) #3, !dbg !27
  %31 = icmp slt i32 %16, 4, !dbg !28
  %32 = mul i32 %17, 7168, !dbg !29
  %srem.decomposed = sub i32 %.frozen1, %32, !dbg !29
  %33 = shl nsw i32 %17, 12, !dbg !30
  %34 = add nsw i32 %33, %srem.decomposed, !dbg !31
  %35 = sext i32 %34 to i64, !dbg !32
  %36 = getelementptr float, ptr addrspace(1) %1, i64 %35, !dbg !32
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %36, i1 %31, i32 0, i1 %31) #3, !dbg !33
  %38 = icmp sgt i32 %16, 3, !dbg !34
  %39 = shl nsw i32 %.decomposed, 1, !dbg !35
  %40 = shl nsw i32 %20, 7, !dbg !36
  %41 = shl nsw i32 %16, 12, !dbg !37
  %42 = add nsw i32 %41, -16384, !dbg !37
  %43 = mul i32 %17, 12288, !dbg !38
  %44 = add i32 %40, %43, !dbg !39
  %45 = add i32 %44, %39, !dbg !40
  %46 = add i32 %45, %42, !dbg !41
  %47 = sext i32 %46 to i64, !dbg !42
  %48 = getelementptr float, ptr addrspace(1) %2, i64 %47, !dbg !42
  %49 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %48, i1 %38, i32 0, i1 %38) #3, !dbg !43
  %50 = or disjoint i32 %44, 1, !dbg !44
  %51 = add i32 %50, %39, !dbg !45
  %52 = add i32 %51, %42, !dbg !46
  %53 = sext i32 %52 to i64, !dbg !47
  %54 = getelementptr float, ptr addrspace(1) %2, i64 %53, !dbg !47
  %55 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %54, i1 %38, i32 0, i1 %38) #3, !dbg !48
  %56 = or disjoint i32 %44, 64, !dbg !49
  %57 = add i32 %56, %39, !dbg !50
  %58 = add i32 %57, %42, !dbg !51
  %59 = sext i32 %58 to i64, !dbg !52
  %60 = getelementptr float, ptr addrspace(1) %2, i64 %59, !dbg !52
  %61 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %60, i1 %38, i32 0, i1 %38) #3, !dbg !53
  %62 = or disjoint i32 %44, 65, !dbg !54
  %63 = add i32 %62, %39, !dbg !55
  %64 = add i32 %63, %42, !dbg !56
  %65 = sext i32 %64 to i64, !dbg !57
  %66 = getelementptr float, ptr addrspace(1) %2, i64 %65, !dbg !57
  %67 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %66, i1 %38, i32 0, i1 %38) #3, !dbg !58
  %68 = fadd float %26, 0x3EE4F8B580000000, !dbg !59
  %69 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !60
  %.not.i = icmp eq i32 %69, 0, !dbg !60
  %70 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !60
  %.not1.i = icmp eq i32 %70, 0, !dbg !60
  br i1 %.not.i, label %76, label %71, !dbg !60

71:                                               ; preds = %9
  br i1 %.not1.i, label %74, label %72, !dbg !60

72:                                               ; preds = %71
  %73 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %68) #3, !dbg !60
  br label %__nv_sqrtf.exit, !dbg !60

74:                                               ; preds = %71
  %75 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %68) #3, !dbg !60
  br label %__nv_sqrtf.exit, !dbg !60

76:                                               ; preds = %9
  br i1 %.not1.i, label %79, label %77, !dbg !60

77:                                               ; preds = %76
  %78 = tail call float @llvm.nvvm.sqrt.rn.f(float %68) #3, !dbg !60
  br label %__nv_sqrtf.exit, !dbg !60

79:                                               ; preds = %76
  %80 = tail call float @llvm.nvvm.sqrt.approx.f(float %68) #3, !dbg !60
  br label %__nv_sqrtf.exit, !dbg !60

__nv_sqrtf.exit:                                  ; preds = %72, %74, %77, %79
  %.0.i = phi float [ %73, %72 ], [ %75, %74 ], [ %78, %77 ], [ %80, %79 ], !dbg !60
  %81 = bitcast i32 %37 to float, !dbg !33
  %82 = bitcast i32 %55 to float, !dbg !48
  %83 = bitcast i32 %49 to float, !dbg !43
  %84 = fcmp ogt float %82, %83, !dbg !61
  %85 = fcmp uno float %82, 0.000000e+00, !dbg !65
  %86 = or i1 %84, %85, !dbg !66
  %87 = select i1 %86, float %82, float %83, !dbg !67
  %88 = bitcast i32 %61 to float, !dbg !53
  %89 = fcmp olt float %87, %88, !dbg !68
  %90 = fcmp uno float %88, 0.000000e+00, !dbg !70
  %91 = or i1 %90, %89, !dbg !71
  %92 = select i1 %91, float %88, float %87, !dbg !72
  %93 = bitcast i32 %67 to float, !dbg !58
  %94 = fcmp olt float %92, %93, !dbg !73
  %95 = fcmp uno float %93, 0.000000e+00, !dbg !75
  %96 = or i1 %95, %94, !dbg !76
  %97 = select i1 %96, float %93, float %92, !dbg !77
  %98 = select i1 %31, float %81, float %97, !dbg !78
  %99 = bitcast i32 %23 to float, !dbg !21
  %100 = fsub float %98, %99, !dbg !79
  %101 = bitcast i32 %30 to float, !dbg !27
  %102 = bitcast i32 %28 to float, !dbg !25
  %103 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !80
  %104 = fmul float %100, %103, !dbg !81
  %105 = fmul float %104, %102, !dbg !82
  %106 = fadd float %105, %101, !dbg !83
  %107 = fcmp ogt float %106, 0.000000e+00, !dbg !84
  %108 = fmul float %106, 0x3FCD555560000000, !dbg !85
  %109 = select i1 %107, float %106, float %108, !dbg !86
  %110 = sext i32 %14 to i64, !dbg !87
  %111 = getelementptr float, ptr addrspace(1) %7, i64 %110, !dbg !87
  %112 = bitcast float %98 to i32, !dbg !88
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %112, ptr addrspace(1) %111, i1 true) #3, !dbg !88
  %113 = getelementptr float, ptr addrspace(1) %0, i64 %110, !dbg !89
  %114 = bitcast float %109 to i32, !dbg !90
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %114, ptr addrspace(1) %113, i1 true) #3, !dbg !90
  ret void, !dbg !91
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c4vxo5k4u5veypv7v2nekcgg2j4xtvh4cbgzaeknwiuq64fep6zc.py", directory: "inductor_cache/4v")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_cat_rrelu_with_noise_functional_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 29, scope: !7)
!16 = !DILocation(line: 25, column: 19, scope: !7)
!17 = !DILocation(line: 28, column: 21, scope: !7)
!18 = !DILocation(line: 27, column: 19, scope: !7)
!19 = !DILocation(line: 28, column: 27, scope: !7)
!20 = !DILocation(line: 30, column: 31, scope: !7)
!21 = !DILocation(line: 30, column: 36, scope: !7)
!22 = !DILocation(line: 31, column: 31, scope: !7)
!23 = !DILocation(line: 31, column: 36, scope: !7)
!24 = !DILocation(line: 32, column: 31, scope: !7)
!25 = !DILocation(line: 32, column: 36, scope: !7)
!26 = !DILocation(line: 33, column: 31, scope: !7)
!27 = !DILocation(line: 33, column: 36, scope: !7)
!28 = !DILocation(line: 38, column: 18, scope: !7)
!29 = !DILocation(line: 39, column: 35, scope: !7)
!30 = !DILocation(line: 39, column: 52, scope: !7)
!31 = !DILocation(line: 39, column: 47, scope: !7)
!32 = !DILocation(line: 39, column: 30, scope: !7)
!33 = !DILocation(line: 39, column: 57, scope: !7)
!34 = !DILocation(line: 40, column: 19, scope: !7)
!35 = !DILocation(line: 43, column: 32, scope: !7)
!36 = !DILocation(line: 43, column: 41, scope: !7)
!37 = !DILocation(line: 43, column: 52, scope: !7)
!38 = !DILocation(line: 43, column: 71, scope: !7)
!39 = !DILocation(line: 43, column: 37, scope: !7)
!40 = !DILocation(line: 43, column: 46, scope: !7)
!41 = !DILocation(line: 43, column: 65, scope: !7)
!42 = !DILocation(line: 43, column: 30, scope: !7)
!43 = !DILocation(line: 43, column: 76, scope: !7)
!44 = !DILocation(line: 44, column: 42, scope: !7)
!45 = !DILocation(line: 44, column: 51, scope: !7)
!46 = !DILocation(line: 44, column: 70, scope: !7)
!47 = !DILocation(line: 44, column: 31, scope: !7)
!48 = !DILocation(line: 44, column: 81, scope: !7)
!49 = !DILocation(line: 46, column: 43, scope: !7)
!50 = !DILocation(line: 46, column: 52, scope: !7)
!51 = !DILocation(line: 46, column: 71, scope: !7)
!52 = !DILocation(line: 46, column: 31, scope: !7)
!53 = !DILocation(line: 46, column: 82, scope: !7)
!54 = !DILocation(line: 48, column: 43, scope: !7)
!55 = !DILocation(line: 48, column: 52, scope: !7)
!56 = !DILocation(line: 48, column: 71, scope: !7)
!57 = !DILocation(line: 48, column: 31, scope: !7)
!58 = !DILocation(line: 48, column: 82, scope: !7)
!59 = !DILocation(line: 55, column: 20, scope: !7)
!60 = !DILocation(line: 56, column: 27, scope: !7)
!61 = !DILocation(line: 118, column: 15, scope: !62, inlinedAt: !64)
!62 = distinct !DILexicalBlockFile(scope: !7, file: !63, discriminator: 0)
!63 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!64 = !DILocation(line: 45, column: 42, scope: !7)
!65 = !DILocation(line: 120, column: 21, scope: !62, inlinedAt: !64)
!66 = !DILocation(line: 120, column: 16, scope: !62, inlinedAt: !64)
!67 = !DILocation(line: 121, column: 29, scope: !62, inlinedAt: !64)
!68 = !DILocation(line: 118, column: 15, scope: !62, inlinedAt: !69)
!69 = !DILocation(line: 47, column: 42, scope: !7)
!70 = !DILocation(line: 120, column: 21, scope: !62, inlinedAt: !69)
!71 = !DILocation(line: 120, column: 16, scope: !62, inlinedAt: !69)
!72 = !DILocation(line: 121, column: 29, scope: !62, inlinedAt: !69)
!73 = !DILocation(line: 118, column: 15, scope: !62, inlinedAt: !74)
!74 = !DILocation(line: 49, column: 42, scope: !7)
!75 = !DILocation(line: 120, column: 21, scope: !62, inlinedAt: !74)
!76 = !DILocation(line: 120, column: 16, scope: !62, inlinedAt: !74)
!77 = !DILocation(line: 121, column: 29, scope: !62, inlinedAt: !74)
!78 = !DILocation(line: 52, column: 33, scope: !7)
!79 = !DILocation(line: 53, column: 20, scope: !7)
!80 = !DILocation(line: 58, column: 20, scope: !7)
!81 = !DILocation(line: 61, column: 20, scope: !7)
!82 = !DILocation(line: 62, column: 20, scope: !7)
!83 = !DILocation(line: 63, column: 20, scope: !7)
!84 = !DILocation(line: 65, column: 20, scope: !7)
!85 = !DILocation(line: 67, column: 20, scope: !7)
!86 = !DILocation(line: 68, column: 35, scope: !7)
!87 = !DILocation(line: 69, column: 25, scope: !7)
!88 = !DILocation(line: 69, column: 37, scope: !7)
!89 = !DILocation(line: 70, column: 28, scope: !7)
!90 = !DILocation(line: 70, column: 40, scope: !7)
!91 = !DILocation(line: 70, column: 4, scope: !7)
