
STM32F4_Discovery_FreeRTOS_Simple_Demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001cac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000004  08001e3c  08001e3c  00011e3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  08001e40  08001e40  00011e40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000010  20000000  08001e44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
  6 .bss          00000124  20000010  20000010  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000134  20000134  00020010  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000b48c  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001dae  00000000  00000000  0002b4ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000bb0  00000000  00000000  0002d278  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000aa8  00000000  00000000  0002de28  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00004a0a  00000000  00000000  0002e8d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003fbc  00000000  00000000  000332da  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00037296  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003160  00000000  00000000  00037314  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001e24 	.word	0x08001e24

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08001e24 	.word	0x08001e24

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800030e:	f1a4 0401 	sub.w	r4, r4, #1
 8000312:	d1e9      	bne.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f092 0f00 	teq	r2, #0
 80004ba:	bf14      	ite	ne
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e720      	b.n	8000314 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aedc 	beq.w	80002c2 <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6c1      	b.n	80002c2 <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2iz>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800096c:	d215      	bcs.n	800099a <__aeabi_d2iz+0x36>
 800096e:	d511      	bpl.n	8000994 <__aeabi_d2iz+0x30>
 8000970:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d912      	bls.n	80009a0 <__aeabi_d2iz+0x3c>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800098a:	fa23 f002 	lsr.w	r0, r3, r2
 800098e:	bf18      	it	ne
 8000990:	4240      	negne	r0, r0
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800099e:	d105      	bne.n	80009ac <__aeabi_d2iz+0x48>
 80009a0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	bf08      	it	eq
 80009a6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009aa:	4770      	bx	lr
 80009ac:	f04f 0000 	mov.w	r0, #0
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80009b4:	b480      	push	{r7}
 80009b6:	b085      	sub	sp, #20
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	685b      	ldr	r3, [r3, #4]
 80009c2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	68fa      	ldr	r2, [r7, #12]
 80009c8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	689a      	ldr	r2, [r3, #8]
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	689b      	ldr	r3, [r3, #8]
 80009d6:	683a      	ldr	r2, [r7, #0]
 80009d8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	683a      	ldr	r2, [r7, #0]
 80009de:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	687a      	ldr	r2, [r7, #4]
 80009e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	1c5a      	adds	r2, r3, #1
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	601a      	str	r2, [r3, #0]
}
 80009f0:	bf00      	nop
 80009f2:	3714      	adds	r7, #20
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr

080009fc <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80009fc:	b480      	push	{r7}
 80009fe:	b085      	sub	sp, #20
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	691b      	ldr	r3, [r3, #16]
 8000a08:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	687a      	ldr	r2, [r7, #4]
 8000a10:	6892      	ldr	r2, [r2, #8]
 8000a12:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	689b      	ldr	r3, [r3, #8]
 8000a18:	687a      	ldr	r2, [r7, #4]
 8000a1a:	6852      	ldr	r2, [r2, #4]
 8000a1c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	685a      	ldr	r2, [r3, #4]
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	429a      	cmp	r2, r3
 8000a26:	d103      	bne.n	8000a30 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	689a      	ldr	r2, [r3, #8]
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2200      	movs	r2, #0
 8000a34:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	1e5a      	subs	r2, r3, #1
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	681b      	ldr	r3, [r3, #0]
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3714      	adds	r7, #20
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr

08000a50 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8000a50:	4b07      	ldr	r3, [pc, #28]	; (8000a70 <pxCurrentTCBConst2>)
 8000a52:	6819      	ldr	r1, [r3, #0]
 8000a54:	6808      	ldr	r0, [r1, #0]
 8000a56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a5a:	f380 8809 	msr	PSP, r0
 8000a5e:	f3bf 8f6f 	isb	sy
 8000a62:	f04f 0000 	mov.w	r0, #0
 8000a66:	f380 8811 	msr	BASEPRI, r0
 8000a6a:	4770      	bx	lr
 8000a6c:	f3af 8000 	nop.w

08000a70 <pxCurrentTCBConst2>:
 8000a70:	2000002c 	.word	0x2000002c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8000a74:	bf00      	nop
 8000a76:	bf00      	nop
	...

08000a80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8000a80:	f3ef 8009 	mrs	r0, PSP
 8000a84:	f3bf 8f6f 	isb	sy
 8000a88:	4b15      	ldr	r3, [pc, #84]	; (8000ae0 <pxCurrentTCBConst>)
 8000a8a:	681a      	ldr	r2, [r3, #0]
 8000a8c:	f01e 0f10 	tst.w	lr, #16
 8000a90:	bf08      	it	eq
 8000a92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8000a96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a9a:	6010      	str	r0, [r2, #0]
 8000a9c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8000aa0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8000aa4:	f380 8811 	msr	BASEPRI, r0
 8000aa8:	f3bf 8f4f 	dsb	sy
 8000aac:	f3bf 8f6f 	isb	sy
 8000ab0:	f000 f8f6 	bl	8000ca0 <vTaskSwitchContext>
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	f380 8811 	msr	BASEPRI, r0
 8000abc:	bc08      	pop	{r3}
 8000abe:	6819      	ldr	r1, [r3, #0]
 8000ac0:	6808      	ldr	r0, [r1, #0]
 8000ac2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ac6:	f01e 0f10 	tst.w	lr, #16
 8000aca:	bf08      	it	eq
 8000acc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8000ad0:	f380 8809 	msr	PSP, r0
 8000ad4:	f3bf 8f6f 	isb	sy
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	f3af 8000 	nop.w

08000ae0 <pxCurrentTCBConst>:
 8000ae0:	2000002c 	.word	0x2000002c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8000ae4:	bf00      	nop
 8000ae6:	bf00      	nop

08000ae8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000af2:	f383 8811 	msr	BASEPRI, r3
 8000af6:	f3bf 8f6f 	isb	sy
 8000afa:	f3bf 8f4f 	dsb	sy
 8000afe:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8000b00:	f000 f812 	bl	8000b28 <xTaskIncrementTick>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d003      	beq.n	8000b12 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000b0a:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <SysTick_Handler+0x3c>)
 8000b0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000b10:	601a      	str	r2, [r3, #0]
 8000b12:	2300      	movs	r3, #0
 8000b14:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8000b1c:	bf00      	nop
 8000b1e:	3708      	adds	r7, #8
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	e000ed04 	.word	0xe000ed04

08000b28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b086      	sub	sp, #24
 8000b2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000b32:	4b50      	ldr	r3, [pc, #320]	; (8000c74 <xTaskIncrementTick+0x14c>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	f040 808c 	bne.w	8000c54 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8000b3c:	4b4e      	ldr	r3, [pc, #312]	; (8000c78 <xTaskIncrementTick+0x150>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	3301      	adds	r3, #1
 8000b42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8000b44:	4a4c      	ldr	r2, [pc, #304]	; (8000c78 <xTaskIncrementTick+0x150>)
 8000b46:	693b      	ldr	r3, [r7, #16]
 8000b48:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8000b4a:	693b      	ldr	r3, [r7, #16]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d11f      	bne.n	8000b90 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8000b50:	4b4a      	ldr	r3, [pc, #296]	; (8000c7c <xTaskIncrementTick+0x154>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d009      	beq.n	8000b6e <xTaskIncrementTick+0x46>
	__asm volatile
 8000b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b5e:	f383 8811 	msr	BASEPRI, r3
 8000b62:	f3bf 8f6f 	isb	sy
 8000b66:	f3bf 8f4f 	dsb	sy
 8000b6a:	603b      	str	r3, [r7, #0]
 8000b6c:	e7fe      	b.n	8000b6c <xTaskIncrementTick+0x44>
 8000b6e:	4b43      	ldr	r3, [pc, #268]	; (8000c7c <xTaskIncrementTick+0x154>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	60fb      	str	r3, [r7, #12]
 8000b74:	4b42      	ldr	r3, [pc, #264]	; (8000c80 <xTaskIncrementTick+0x158>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a40      	ldr	r2, [pc, #256]	; (8000c7c <xTaskIncrementTick+0x154>)
 8000b7a:	6013      	str	r3, [r2, #0]
 8000b7c:	4a40      	ldr	r2, [pc, #256]	; (8000c80 <xTaskIncrementTick+0x158>)
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	6013      	str	r3, [r2, #0]
 8000b82:	4b40      	ldr	r3, [pc, #256]	; (8000c84 <xTaskIncrementTick+0x15c>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	3301      	adds	r3, #1
 8000b88:	4a3e      	ldr	r2, [pc, #248]	; (8000c84 <xTaskIncrementTick+0x15c>)
 8000b8a:	6013      	str	r3, [r2, #0]
 8000b8c:	f000 f908 	bl	8000da0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8000b90:	4b3d      	ldr	r3, [pc, #244]	; (8000c88 <xTaskIncrementTick+0x160>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	693a      	ldr	r2, [r7, #16]
 8000b96:	429a      	cmp	r2, r3
 8000b98:	d34d      	bcc.n	8000c36 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000b9a:	4b38      	ldr	r3, [pc, #224]	; (8000c7c <xTaskIncrementTick+0x154>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d101      	bne.n	8000ba8 <xTaskIncrementTick+0x80>
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	e000      	b.n	8000baa <xTaskIncrementTick+0x82>
 8000ba8:	2300      	movs	r3, #0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d004      	beq.n	8000bb8 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000bae:	4b36      	ldr	r3, [pc, #216]	; (8000c88 <xTaskIncrementTick+0x160>)
 8000bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8000bb4:	601a      	str	r2, [r3, #0]
					break;
 8000bb6:	e03e      	b.n	8000c36 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8000bb8:	4b30      	ldr	r3, [pc, #192]	; (8000c7c <xTaskIncrementTick+0x154>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	68db      	ldr	r3, [r3, #12]
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	685b      	ldr	r3, [r3, #4]
 8000bc6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8000bc8:	693a      	ldr	r2, [r7, #16]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	d203      	bcs.n	8000bd8 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8000bd0:	4a2d      	ldr	r2, [pc, #180]	; (8000c88 <xTaskIncrementTick+0x160>)
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	6013      	str	r3, [r2, #0]
						break;
 8000bd6:	e02e      	b.n	8000c36 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	3304      	adds	r3, #4
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff ff0d 	bl	80009fc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d004      	beq.n	8000bf4 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	3318      	adds	r3, #24
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f7ff ff04 	bl	80009fc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	409a      	lsls	r2, r3
 8000bfc:	4b23      	ldr	r3, [pc, #140]	; (8000c8c <xTaskIncrementTick+0x164>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	4a22      	ldr	r2, [pc, #136]	; (8000c8c <xTaskIncrementTick+0x164>)
 8000c04:	6013      	str	r3, [r2, #0]
 8000c06:	68bb      	ldr	r3, [r7, #8]
 8000c08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c0a:	4613      	mov	r3, r2
 8000c0c:	009b      	lsls	r3, r3, #2
 8000c0e:	4413      	add	r3, r2
 8000c10:	009b      	lsls	r3, r3, #2
 8000c12:	4a1f      	ldr	r2, [pc, #124]	; (8000c90 <xTaskIncrementTick+0x168>)
 8000c14:	441a      	add	r2, r3
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	3304      	adds	r3, #4
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4610      	mov	r0, r2
 8000c1e:	f7ff fec9 	bl	80009b4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c26:	4b1b      	ldr	r3, [pc, #108]	; (8000c94 <xTaskIncrementTick+0x16c>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	d3b4      	bcc.n	8000b9a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8000c30:	2301      	movs	r3, #1
 8000c32:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000c34:	e7b1      	b.n	8000b9a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8000c36:	4b17      	ldr	r3, [pc, #92]	; (8000c94 <xTaskIncrementTick+0x16c>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c3c:	4914      	ldr	r1, [pc, #80]	; (8000c90 <xTaskIncrementTick+0x168>)
 8000c3e:	4613      	mov	r3, r2
 8000c40:	009b      	lsls	r3, r3, #2
 8000c42:	4413      	add	r3, r2
 8000c44:	009b      	lsls	r3, r3, #2
 8000c46:	440b      	add	r3, r1
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	2b01      	cmp	r3, #1
 8000c4c:	d907      	bls.n	8000c5e <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	617b      	str	r3, [r7, #20]
 8000c52:	e004      	b.n	8000c5e <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8000c54:	4b10      	ldr	r3, [pc, #64]	; (8000c98 <xTaskIncrementTick+0x170>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	4a0f      	ldr	r2, [pc, #60]	; (8000c98 <xTaskIncrementTick+0x170>)
 8000c5c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8000c5e:	4b0f      	ldr	r3, [pc, #60]	; (8000c9c <xTaskIncrementTick+0x174>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8000c66:	2301      	movs	r3, #1
 8000c68:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8000c6a:	697b      	ldr	r3, [r7, #20]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	3718      	adds	r7, #24
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	200000b4 	.word	0x200000b4
 8000c78:	2000009c 	.word	0x2000009c
 8000c7c:	20000094 	.word	0x20000094
 8000c80:	20000098 	.word	0x20000098
 8000c84:	200000ac 	.word	0x200000ac
 8000c88:	200000b0 	.word	0x200000b0
 8000c8c:	200000a0 	.word	0x200000a0
 8000c90:	20000030 	.word	0x20000030
 8000c94:	2000002c 	.word	0x2000002c
 8000c98:	200000a4 	.word	0x200000a4
 8000c9c:	200000a8 	.word	0x200000a8

08000ca0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b088      	sub	sp, #32
 8000ca4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8000ca6:	4b39      	ldr	r3, [pc, #228]	; (8000d8c <vTaskSwitchContext+0xec>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d003      	beq.n	8000cb6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8000cae:	4b38      	ldr	r3, [pc, #224]	; (8000d90 <vTaskSwitchContext+0xf0>)
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8000cb4:	e065      	b.n	8000d82 <vTaskSwitchContext+0xe2>
		xYieldPending = pdFALSE;
 8000cb6:	4b36      	ldr	r3, [pc, #216]	; (8000d90 <vTaskSwitchContext+0xf0>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8000cbc:	4b35      	ldr	r3, [pc, #212]	; (8000d94 <vTaskSwitchContext+0xf4>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	61fb      	str	r3, [r7, #28]
 8000cc4:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8000cc8:	61bb      	str	r3, [r7, #24]
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	69bb      	ldr	r3, [r7, #24]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	d111      	bne.n	8000cf8 <vTaskSwitchContext+0x58>
 8000cd4:	69fb      	ldr	r3, [r7, #28]
 8000cd6:	3304      	adds	r3, #4
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	69bb      	ldr	r3, [r7, #24]
 8000cdc:	429a      	cmp	r2, r3
 8000cde:	d10b      	bne.n	8000cf8 <vTaskSwitchContext+0x58>
 8000ce0:	69fb      	ldr	r3, [r7, #28]
 8000ce2:	3308      	adds	r3, #8
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	69bb      	ldr	r3, [r7, #24]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d105      	bne.n	8000cf8 <vTaskSwitchContext+0x58>
 8000cec:	69fb      	ldr	r3, [r7, #28]
 8000cee:	330c      	adds	r3, #12
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	69bb      	ldr	r3, [r7, #24]
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	d008      	beq.n	8000d0a <vTaskSwitchContext+0x6a>
 8000cf8:	4b26      	ldr	r3, [pc, #152]	; (8000d94 <vTaskSwitchContext+0xf4>)
 8000cfa:	681a      	ldr	r2, [r3, #0]
 8000cfc:	4b25      	ldr	r3, [pc, #148]	; (8000d94 <vTaskSwitchContext+0xf4>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	3334      	adds	r3, #52	; 0x34
 8000d02:	4619      	mov	r1, r3
 8000d04:	4610      	mov	r0, r2
 8000d06:	f000 fcd7 	bl	80016b8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8000d0a:	4b23      	ldr	r3, [pc, #140]	; (8000d98 <vTaskSwitchContext+0xf8>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	fab3 f383 	clz	r3, r3
 8000d16:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8000d18:	7afb      	ldrb	r3, [r7, #11]
 8000d1a:	f1c3 031f 	rsb	r3, r3, #31
 8000d1e:	617b      	str	r3, [r7, #20]
 8000d20:	491e      	ldr	r1, [pc, #120]	; (8000d9c <vTaskSwitchContext+0xfc>)
 8000d22:	697a      	ldr	r2, [r7, #20]
 8000d24:	4613      	mov	r3, r2
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	4413      	add	r3, r2
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	440b      	add	r3, r1
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d109      	bne.n	8000d48 <vTaskSwitchContext+0xa8>
	__asm volatile
 8000d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d38:	f383 8811 	msr	BASEPRI, r3
 8000d3c:	f3bf 8f6f 	isb	sy
 8000d40:	f3bf 8f4f 	dsb	sy
 8000d44:	607b      	str	r3, [r7, #4]
 8000d46:	e7fe      	b.n	8000d46 <vTaskSwitchContext+0xa6>
 8000d48:	697a      	ldr	r2, [r7, #20]
 8000d4a:	4613      	mov	r3, r2
 8000d4c:	009b      	lsls	r3, r3, #2
 8000d4e:	4413      	add	r3, r2
 8000d50:	009b      	lsls	r3, r3, #2
 8000d52:	4a12      	ldr	r2, [pc, #72]	; (8000d9c <vTaskSwitchContext+0xfc>)
 8000d54:	4413      	add	r3, r2
 8000d56:	613b      	str	r3, [r7, #16]
 8000d58:	693b      	ldr	r3, [r7, #16]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	685a      	ldr	r2, [r3, #4]
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	693b      	ldr	r3, [r7, #16]
 8000d64:	685a      	ldr	r2, [r3, #4]
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	3308      	adds	r3, #8
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	d104      	bne.n	8000d78 <vTaskSwitchContext+0xd8>
 8000d6e:	693b      	ldr	r3, [r7, #16]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	685a      	ldr	r2, [r3, #4]
 8000d74:	693b      	ldr	r3, [r7, #16]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	693b      	ldr	r3, [r7, #16]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	68db      	ldr	r3, [r3, #12]
 8000d7e:	4a05      	ldr	r2, [pc, #20]	; (8000d94 <vTaskSwitchContext+0xf4>)
 8000d80:	6013      	str	r3, [r2, #0]
}
 8000d82:	bf00      	nop
 8000d84:	3720      	adds	r7, #32
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	200000b4 	.word	0x200000b4
 8000d90:	200000a8 	.word	0x200000a8
 8000d94:	2000002c 	.word	0x2000002c
 8000d98:	200000a0 	.word	0x200000a0
 8000d9c:	20000030 	.word	0x20000030

08000da0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000da6:	4b0f      	ldr	r3, [pc, #60]	; (8000de4 <prvResetNextTaskUnblockTime+0x44>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d101      	bne.n	8000db4 <prvResetNextTaskUnblockTime+0x14>
 8000db0:	2301      	movs	r3, #1
 8000db2:	e000      	b.n	8000db6 <prvResetNextTaskUnblockTime+0x16>
 8000db4:	2300      	movs	r3, #0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d004      	beq.n	8000dc4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8000dba:	4b0b      	ldr	r3, [pc, #44]	; (8000de8 <prvResetNextTaskUnblockTime+0x48>)
 8000dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8000dc0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8000dc2:	e008      	b.n	8000dd6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8000dc4:	4b07      	ldr	r3, [pc, #28]	; (8000de4 <prvResetNextTaskUnblockTime+0x44>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	68db      	ldr	r3, [r3, #12]
 8000dca:	68db      	ldr	r3, [r3, #12]
 8000dcc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	4a05      	ldr	r2, [pc, #20]	; (8000de8 <prvResetNextTaskUnblockTime+0x48>)
 8000dd4:	6013      	str	r3, [r2, #0]
}
 8000dd6:	bf00      	nop
 8000dd8:	370c      	adds	r7, #12
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	20000094 	.word	0x20000094
 8000de8:	200000b0 	.word	0x200000b0

08000dec <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000df6:	2300      	movs	r3, #0
 8000df8:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000e0a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e0e:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	791b      	ldrb	r3, [r3, #4]
 8000e14:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000e1a:	4313      	orrs	r3, r2
 8000e1c:	68fa      	ldr	r2, [r7, #12]
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	68fa      	ldr	r2, [r7, #12]
 8000e26:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	689b      	ldr	r3, [r3, #8]
 8000e2c:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000e2e:	68fa      	ldr	r2, [r7, #12]
 8000e30:	4b18      	ldr	r3, [pc, #96]	; (8000e94 <ADC_Init+0xa8>)
 8000e32:	4013      	ands	r3, r2
 8000e34:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000e3e:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000e44:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	795b      	ldrb	r3, [r3, #5]
 8000e4a:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	68fa      	ldr	r2, [r7, #12]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	68fa      	ldr	r2, [r7, #12]
 8000e58:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e5e:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000e66:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	7d1b      	ldrb	r3, [r3, #20]
 8000e6c:	3b01      	subs	r3, #1
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	7afb      	ldrb	r3, [r7, #11]
 8000e72:	4313      	orrs	r3, r2
 8000e74:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000e76:	7afb      	ldrb	r3, [r7, #11]
 8000e78:	051b      	lsls	r3, r3, #20
 8000e7a:	68fa      	ldr	r2, [r7, #12]
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	68fa      	ldr	r2, [r7, #12]
 8000e84:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000e86:	bf00      	nop
 8000e88:	3714      	adds	r7, #20
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	c0fff7fd 	.word	0xc0fff7fd

08000e98 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	460b      	mov	r3, r1
 8000ea2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000ea4:	78fb      	ldrb	r3, [r7, #3]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d006      	beq.n	8000eb8 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	689b      	ldr	r3, [r3, #8]
 8000eae:	f043 0201 	orr.w	r2, r3, #1
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000eb6:	e005      	b.n	8000ec4 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	689b      	ldr	r3, [r3, #8]
 8000ebc:	f023 0201 	bic.w	r2, r3, #1
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	609a      	str	r2, [r3, #8]
}
 8000ec4:	bf00      	nop
 8000ec6:	370c      	adds	r7, #12
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr

08000ed0 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b085      	sub	sp, #20
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
 8000ed8:	4608      	mov	r0, r1
 8000eda:	4611      	mov	r1, r2
 8000edc:	461a      	mov	r2, r3
 8000ede:	4603      	mov	r3, r0
 8000ee0:	70fb      	strb	r3, [r7, #3]
 8000ee2:	460b      	mov	r3, r1
 8000ee4:	70bb      	strb	r3, [r7, #2]
 8000ee6:	4613      	mov	r3, r2
 8000ee8:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000eea:	2300      	movs	r3, #0
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	2300      	movs	r3, #0
 8000ef0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000ef2:	78fb      	ldrb	r3, [r7, #3]
 8000ef4:	2b09      	cmp	r3, #9
 8000ef6:	d923      	bls.n	8000f40 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8000efe:	78fb      	ldrb	r3, [r7, #3]
 8000f00:	f1a3 020a 	sub.w	r2, r3, #10
 8000f04:	4613      	mov	r3, r2
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	4413      	add	r3, r2
 8000f0a:	2207      	movs	r2, #7
 8000f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f10:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	43db      	mvns	r3, r3
 8000f16:	68fa      	ldr	r2, [r7, #12]
 8000f18:	4013      	ands	r3, r2
 8000f1a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000f1c:	7879      	ldrb	r1, [r7, #1]
 8000f1e:	78fb      	ldrb	r3, [r7, #3]
 8000f20:	f1a3 020a 	sub.w	r2, r3, #10
 8000f24:	4613      	mov	r3, r2
 8000f26:	005b      	lsls	r3, r3, #1
 8000f28:	4413      	add	r3, r2
 8000f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f2e:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000f30:	68fa      	ldr	r2, [r7, #12]
 8000f32:	68bb      	ldr	r3, [r7, #8]
 8000f34:	4313      	orrs	r3, r2
 8000f36:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	68fa      	ldr	r2, [r7, #12]
 8000f3c:	60da      	str	r2, [r3, #12]
 8000f3e:	e01e      	b.n	8000f7e <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	691b      	ldr	r3, [r3, #16]
 8000f44:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000f46:	78fa      	ldrb	r2, [r7, #3]
 8000f48:	4613      	mov	r3, r2
 8000f4a:	005b      	lsls	r3, r3, #1
 8000f4c:	4413      	add	r3, r2
 8000f4e:	2207      	movs	r2, #7
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	68fa      	ldr	r2, [r7, #12]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000f60:	7879      	ldrb	r1, [r7, #1]
 8000f62:	78fa      	ldrb	r2, [r7, #3]
 8000f64:	4613      	mov	r3, r2
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	4413      	add	r3, r2
 8000f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f6e:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000f70:	68fa      	ldr	r2, [r7, #12]
 8000f72:	68bb      	ldr	r3, [r7, #8]
 8000f74:	4313      	orrs	r3, r2
 8000f76:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	68fa      	ldr	r2, [r7, #12]
 8000f7c:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000f7e:	78bb      	ldrb	r3, [r7, #2]
 8000f80:	2b06      	cmp	r3, #6
 8000f82:	d821      	bhi.n	8000fc8 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f88:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8000f8a:	78bb      	ldrb	r3, [r7, #2]
 8000f8c:	1e5a      	subs	r2, r3, #1
 8000f8e:	4613      	mov	r3, r2
 8000f90:	009b      	lsls	r3, r3, #2
 8000f92:	4413      	add	r3, r2
 8000f94:	221f      	movs	r2, #31
 8000f96:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9a:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	43db      	mvns	r3, r3
 8000fa0:	68fa      	ldr	r2, [r7, #12]
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000fa6:	78f9      	ldrb	r1, [r7, #3]
 8000fa8:	78bb      	ldrb	r3, [r7, #2]
 8000faa:	1e5a      	subs	r2, r3, #1
 8000fac:	4613      	mov	r3, r2
 8000fae:	009b      	lsls	r3, r3, #2
 8000fb0:	4413      	add	r3, r2
 8000fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb6:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000fb8:	68fa      	ldr	r2, [r7, #12]
 8000fba:	68bb      	ldr	r3, [r7, #8]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	68fa      	ldr	r2, [r7, #12]
 8000fc4:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000fc6:	e047      	b.n	8001058 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 8000fc8:	78bb      	ldrb	r3, [r7, #2]
 8000fca:	2b0c      	cmp	r3, #12
 8000fcc:	d821      	bhi.n	8001012 <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd2:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000fd4:	78bb      	ldrb	r3, [r7, #2]
 8000fd6:	1fda      	subs	r2, r3, #7
 8000fd8:	4613      	mov	r3, r2
 8000fda:	009b      	lsls	r3, r3, #2
 8000fdc:	4413      	add	r3, r2
 8000fde:	221f      	movs	r2, #31
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000fe6:	68bb      	ldr	r3, [r7, #8]
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	68fa      	ldr	r2, [r7, #12]
 8000fec:	4013      	ands	r3, r2
 8000fee:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000ff0:	78f9      	ldrb	r1, [r7, #3]
 8000ff2:	78bb      	ldrb	r3, [r7, #2]
 8000ff4:	1fda      	subs	r2, r3, #7
 8000ff6:	4613      	mov	r3, r2
 8000ff8:	009b      	lsls	r3, r3, #2
 8000ffa:	4413      	add	r3, r2
 8000ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8001000:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8001002:	68fa      	ldr	r2, [r7, #12]
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	4313      	orrs	r3, r2
 8001008:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	68fa      	ldr	r2, [r7, #12]
 800100e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001010:	e022      	b.n	8001058 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001016:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8001018:	78bb      	ldrb	r3, [r7, #2]
 800101a:	f1a3 020d 	sub.w	r2, r3, #13
 800101e:	4613      	mov	r3, r2
 8001020:	009b      	lsls	r3, r3, #2
 8001022:	4413      	add	r3, r2
 8001024:	221f      	movs	r2, #31
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	43db      	mvns	r3, r3
 8001030:	68fa      	ldr	r2, [r7, #12]
 8001032:	4013      	ands	r3, r2
 8001034:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8001036:	78f9      	ldrb	r1, [r7, #3]
 8001038:	78bb      	ldrb	r3, [r7, #2]
 800103a:	f1a3 020d 	sub.w	r2, r3, #13
 800103e:	4613      	mov	r3, r2
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	4413      	add	r3, r2
 8001044:	fa01 f303 	lsl.w	r3, r1, r3
 8001048:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800104a:	68fa      	ldr	r2, [r7, #12]
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	4313      	orrs	r3, r2
 8001050:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	68fa      	ldr	r2, [r7, #12]
 8001056:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001058:	bf00      	nop
 800105a:	3714      	adds	r7, #20
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr

08001064 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001070:	b29b      	uxth	r3, r3
}
 8001072:	4618      	mov	r0, r3
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
	...

08001080 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8001080:	b480      	push	{r7}
 8001082:	b085      	sub	sp, #20
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	460b      	mov	r3, r1
 800108a:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8001090:	4b08      	ldr	r3, [pc, #32]	; (80010b4 <DAC_SetChannel1Data+0x34>)
 8001092:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8001094:	68fa      	ldr	r2, [r7, #12]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	4413      	add	r3, r2
 800109a:	3308      	adds	r3, #8
 800109c:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	461a      	mov	r2, r3
 80010a2:	887b      	ldrh	r3, [r7, #2]
 80010a4:	6013      	str	r3, [r2, #0]
}
 80010a6:	bf00      	nop
 80010a8:	3714      	adds	r7, #20
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	40007400 	.word	0x40007400

080010b8 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80010cc:	68fa      	ldr	r2, [r7, #12]
 80010ce:	4b25      	ldr	r3, [pc, #148]	; (8001164 <DMA_Init+0xac>)
 80010d0:	4013      	ands	r3, r2
 80010d2:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80010e2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	699b      	ldr	r3, [r3, #24]
 80010e8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80010ee:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	6a1b      	ldr	r3, [r3, #32]
 80010f4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80010fa:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001100:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001106:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800110c:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	4313      	orrs	r3, r2
 8001112:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	68fa      	ldr	r2, [r7, #12]
 8001118:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	695b      	ldr	r3, [r3, #20]
 800111e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	f023 0307 	bic.w	r3, r3, #7
 8001126:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001130:	4313      	orrs	r3, r2
 8001132:	68fa      	ldr	r2, [r7, #12]
 8001134:	4313      	orrs	r3, r2
 8001136:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	68fa      	ldr	r2, [r7, #12]
 800113c:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	691a      	ldr	r2, [r3, #16]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	685a      	ldr	r2, [r3, #4]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	689a      	ldr	r2, [r3, #8]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	60da      	str	r2, [r3, #12]
}
 8001156:	bf00      	nop
 8001158:	3714      	adds	r7, #20
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	f01c803f 	.word	0xf01c803f

08001168 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	460b      	mov	r3, r1
 8001172:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001174:	78fb      	ldrb	r3, [r7, #3]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d006      	beq.n	8001188 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f043 0201 	orr.w	r2, r3, #1
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8001186:	e005      	b.n	8001194 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f023 0201 	bic.w	r2, r3, #1
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	601a      	str	r2, [r3, #0]
}
 8001194:	bf00      	nop
 8001196:	370c      	adds	r7, #12
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr

080011a0 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b085      	sub	sp, #20
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80011a8:	2300      	movs	r3, #0
 80011aa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 0301 	and.w	r3, r3, #1
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d002      	beq.n	80011be <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80011b8:	2301      	movs	r3, #1
 80011ba:	73fb      	strb	r3, [r7, #15]
 80011bc:	e001      	b.n	80011c2 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80011be:	2300      	movs	r3, #0
 80011c0:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 80011c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3714      	adds	r7, #20
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr

080011d0 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b087      	sub	sp, #28
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80011da:	2300      	movs	r3, #0
 80011dc:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80011de:	2300      	movs	r3, #0
 80011e0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4a15      	ldr	r2, [pc, #84]	; (800123c <DMA_GetFlagStatus+0x6c>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d802      	bhi.n	80011f0 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80011ea:	4b15      	ldr	r3, [pc, #84]	; (8001240 <DMA_GetFlagStatus+0x70>)
 80011ec:	613b      	str	r3, [r7, #16]
 80011ee:	e001      	b.n	80011f4 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80011f0:	4b14      	ldr	r3, [pc, #80]	; (8001244 <DMA_GetFlagStatus+0x74>)
 80011f2:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d003      	beq.n	8001206 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	e002      	b.n	800120c <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8001212:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8001216:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8001218:	68fa      	ldr	r2, [r7, #12]
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	4013      	ands	r3, r2
 800121e:	2b00      	cmp	r3, #0
 8001220:	d002      	beq.n	8001228 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8001222:	2301      	movs	r3, #1
 8001224:	75fb      	strb	r3, [r7, #23]
 8001226:	e001      	b.n	800122c <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8001228:	2300      	movs	r3, #0
 800122a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 800122c:	7dfb      	ldrb	r3, [r7, #23]
}
 800122e:	4618      	mov	r0, r3
 8001230:	371c      	adds	r7, #28
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	4002640f 	.word	0x4002640f
 8001240:	40026000 	.word	0x40026000
 8001244:	40026400 	.word	0x40026400

08001248 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8001248:	b480      	push	{r7}
 800124a:	b085      	sub	sp, #20
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4a10      	ldr	r2, [pc, #64]	; (8001298 <DMA_ClearFlag+0x50>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d802      	bhi.n	8001260 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800125a:	4b10      	ldr	r3, [pc, #64]	; (800129c <DMA_ClearFlag+0x54>)
 800125c:	60fb      	str	r3, [r7, #12]
 800125e:	e001      	b.n	8001264 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8001260:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <DMA_ClearFlag+0x58>)
 8001262:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800126a:	2b00      	cmp	r3, #0
 800126c:	d007      	beq.n	800127e <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8001274:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8001278:	68fa      	ldr	r2, [r7, #12]
 800127a:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 800127c:	e006      	b.n	800128c <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8001284:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8001288:	68fa      	ldr	r2, [r7, #12]
 800128a:	6093      	str	r3, [r2, #8]
}
 800128c:	bf00      	nop
 800128e:	3714      	adds	r7, #20
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr
 8001298:	4002640f 	.word	0x4002640f
 800129c:	40026000 	.word	0x40026000
 80012a0:	40026400 	.word	0x40026400

080012a4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b087      	sub	sp, #28
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80012ae:	2300      	movs	r3, #0
 80012b0:	617b      	str	r3, [r7, #20]
 80012b2:	2300      	movs	r3, #0
 80012b4:	613b      	str	r3, [r7, #16]
 80012b6:	2300      	movs	r3, #0
 80012b8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80012ba:	2300      	movs	r3, #0
 80012bc:	617b      	str	r3, [r7, #20]
 80012be:	e076      	b.n	80013ae <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80012c0:	2201      	movs	r2, #1
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	fa02 f303 	lsl.w	r3, r2, r3
 80012c8:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	4013      	ands	r3, r2
 80012d2:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80012d4:	68fa      	ldr	r2, [r7, #12]
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	429a      	cmp	r2, r3
 80012da:	d165      	bne.n	80013a8 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	2103      	movs	r1, #3
 80012e6:	fa01 f303 	lsl.w	r3, r1, r3
 80012ea:	43db      	mvns	r3, r3
 80012ec:	401a      	ands	r2, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	791b      	ldrb	r3, [r3, #4]
 80012fa:	4619      	mov	r1, r3
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	fa01 f303 	lsl.w	r3, r1, r3
 8001304:	431a      	orrs	r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	791b      	ldrb	r3, [r3, #4]
 800130e:	2b01      	cmp	r3, #1
 8001310:	d003      	beq.n	800131a <GPIO_Init+0x76>
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	791b      	ldrb	r3, [r3, #4]
 8001316:	2b02      	cmp	r3, #2
 8001318:	d12e      	bne.n	8001378 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	689a      	ldr	r2, [r3, #8]
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	2103      	movs	r1, #3
 8001324:	fa01 f303 	lsl.w	r3, r1, r3
 8001328:	43db      	mvns	r3, r3
 800132a:	401a      	ands	r2, r3
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	689a      	ldr	r2, [r3, #8]
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	795b      	ldrb	r3, [r3, #5]
 8001338:	4619      	mov	r1, r3
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	005b      	lsls	r3, r3, #1
 800133e:	fa01 f303 	lsl.w	r3, r1, r3
 8001342:	431a      	orrs	r2, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685a      	ldr	r2, [r3, #4]
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	b29b      	uxth	r3, r3
 8001350:	4619      	mov	r1, r3
 8001352:	2301      	movs	r3, #1
 8001354:	408b      	lsls	r3, r1
 8001356:	43db      	mvns	r3, r3
 8001358:	401a      	ands	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	683a      	ldr	r2, [r7, #0]
 8001364:	7992      	ldrb	r2, [r2, #6]
 8001366:	4611      	mov	r1, r2
 8001368:	697a      	ldr	r2, [r7, #20]
 800136a:	b292      	uxth	r2, r2
 800136c:	fa01 f202 	lsl.w	r2, r1, r2
 8001370:	b292      	uxth	r2, r2
 8001372:	431a      	orrs	r2, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	68da      	ldr	r2, [r3, #12]
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	b29b      	uxth	r3, r3
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	2103      	movs	r1, #3
 8001384:	fa01 f303 	lsl.w	r3, r1, r3
 8001388:	43db      	mvns	r3, r3
 800138a:	401a      	ands	r2, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	68da      	ldr	r2, [r3, #12]
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	79db      	ldrb	r3, [r3, #7]
 8001398:	4619      	mov	r1, r3
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	fa01 f303 	lsl.w	r3, r1, r3
 80013a2:	431a      	orrs	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	3301      	adds	r3, #1
 80013ac:	617b      	str	r3, [r7, #20]
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	2b0f      	cmp	r3, #15
 80013b2:	d985      	bls.n	80012c0 <GPIO_Init+0x1c>
    }
  }
}
 80013b4:	bf00      	nop
 80013b6:	371c      	adds	r7, #28
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	460b      	mov	r3, r1
 80013ca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80013cc:	78fb      	ldrb	r3, [r7, #3]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d006      	beq.n	80013e0 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80013d2:	490a      	ldr	r1, [pc, #40]	; (80013fc <RCC_AHB1PeriphClockCmd+0x3c>)
 80013d4:	4b09      	ldr	r3, [pc, #36]	; (80013fc <RCC_AHB1PeriphClockCmd+0x3c>)
 80013d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	4313      	orrs	r3, r2
 80013dc:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80013de:	e006      	b.n	80013ee <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80013e0:	4906      	ldr	r1, [pc, #24]	; (80013fc <RCC_AHB1PeriphClockCmd+0x3c>)
 80013e2:	4b06      	ldr	r3, [pc, #24]	; (80013fc <RCC_AHB1PeriphClockCmd+0x3c>)
 80013e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	43db      	mvns	r3, r3
 80013ea:	4013      	ands	r3, r2
 80013ec:	630b      	str	r3, [r1, #48]	; 0x30
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	40023800 	.word	0x40023800

08001400 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	460b      	mov	r3, r1
 800140a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800140c:	78fb      	ldrb	r3, [r7, #3]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d006      	beq.n	8001420 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001412:	490a      	ldr	r1, [pc, #40]	; (800143c <RCC_APB2PeriphClockCmd+0x3c>)
 8001414:	4b09      	ldr	r3, [pc, #36]	; (800143c <RCC_APB2PeriphClockCmd+0x3c>)
 8001416:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	4313      	orrs	r3, r2
 800141c:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800141e:	e006      	b.n	800142e <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001420:	4906      	ldr	r1, [pc, #24]	; (800143c <RCC_APB2PeriphClockCmd+0x3c>)
 8001422:	4b06      	ldr	r3, [pc, #24]	; (800143c <RCC_APB2PeriphClockCmd+0x3c>)
 8001424:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	43db      	mvns	r3, r3
 800142a:	4013      	ands	r3, r2
 800142c:	644b      	str	r3, [r1, #68]	; 0x44
}
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	40023800 	.word	0x40023800

08001440 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	460b      	mov	r3, r1
 800144a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	887a      	ldrh	r2, [r7, #2]
 8001450:	819a      	strh	r2, [r3, #12]
}
 8001452:	bf00      	nop
 8001454:	370c      	adds	r7, #12
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr

0800145e <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800145e:	b480      	push	{r7}
 8001460:	b085      	sub	sp, #20
 8001462:	af00      	add	r7, sp, #0
 8001464:	6078      	str	r0, [r7, #4]
 8001466:	460b      	mov	r3, r1
 8001468:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800146a:	2300      	movs	r3, #0
 800146c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	891b      	ldrh	r3, [r3, #8]
 8001472:	b29a      	uxth	r2, r3
 8001474:	887b      	ldrh	r3, [r7, #2]
 8001476:	4013      	ands	r3, r2
 8001478:	b29b      	uxth	r3, r3
 800147a:	2b00      	cmp	r3, #0
 800147c:	d002      	beq.n	8001484 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800147e:	2301      	movs	r3, #1
 8001480:	73fb      	strb	r3, [r7, #15]
 8001482:	e001      	b.n	8001488 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8001484:	2300      	movs	r3, #0
 8001486:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8001488:	7bfb      	ldrb	r3, [r7, #15]
}
 800148a:	4618      	mov	r0, r3
 800148c:	3714      	adds	r7, #20
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
	...

08001498 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 800149c:	4b38      	ldr	r3, [pc, #224]	; (8001580 <Audio_MAL_IRQHandler+0xe8>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4b38      	ldr	r3, [pc, #224]	; (8001584 <Audio_MAL_IRQHandler+0xec>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4619      	mov	r1, r3
 80014a6:	4610      	mov	r0, r2
 80014a8:	f7ff fe92 	bl	80011d0 <DMA_GetFlagStatus>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d064      	beq.n	800157c <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80014b2:	4b35      	ldr	r3, [pc, #212]	; (8001588 <Audio_MAL_IRQHandler+0xf0>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d04c      	beq.n	8001554 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 80014ba:	bf00      	nop
 80014bc:	4b30      	ldr	r3, [pc, #192]	; (8001580 <Audio_MAL_IRQHandler+0xe8>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff fe6d 	bl	80011a0 <DMA_GetCmdStatus>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d1f7      	bne.n	80014bc <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 80014cc:	4b2c      	ldr	r3, [pc, #176]	; (8001580 <Audio_MAL_IRQHandler+0xe8>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	4b2c      	ldr	r3, [pc, #176]	; (8001584 <Audio_MAL_IRQHandler+0xec>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4619      	mov	r1, r3
 80014d6:	4610      	mov	r0, r2
 80014d8:	f7ff feb6 	bl	8001248 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 80014dc:	4b2b      	ldr	r3, [pc, #172]	; (800158c <Audio_MAL_IRQHandler+0xf4>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	461a      	mov	r2, r3
 80014e2:	4b2b      	ldr	r3, [pc, #172]	; (8001590 <Audio_MAL_IRQHandler+0xf8>)
 80014e4:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 80014e6:	4b28      	ldr	r3, [pc, #160]	; (8001588 <Audio_MAL_IRQHandler+0xf0>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014ee:	4293      	cmp	r3, r2
 80014f0:	bf28      	it	cs
 80014f2:	4613      	movcs	r3, r2
 80014f4:	4a26      	ldr	r2, [pc, #152]	; (8001590 <Audio_MAL_IRQHandler+0xf8>)
 80014f6:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 80014f8:	4b21      	ldr	r3, [pc, #132]	; (8001580 <Audio_MAL_IRQHandler+0xe8>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4924      	ldr	r1, [pc, #144]	; (8001590 <Audio_MAL_IRQHandler+0xf8>)
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff fdda 	bl	80010b8 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8001504:	4b1e      	ldr	r3, [pc, #120]	; (8001580 <Audio_MAL_IRQHandler+0xe8>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2101      	movs	r1, #1
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff fe2c 	bl	8001168 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8001510:	4b1e      	ldr	r3, [pc, #120]	; (800158c <Audio_MAL_IRQHandler+0xf4>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	4b1c      	ldr	r3, [pc, #112]	; (8001588 <Audio_MAL_IRQHandler+0xf0>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800151c:	d203      	bcs.n	8001526 <Audio_MAL_IRQHandler+0x8e>
 800151e:	4b1a      	ldr	r3, [pc, #104]	; (8001588 <Audio_MAL_IRQHandler+0xf0>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	e000      	b.n	8001528 <Audio_MAL_IRQHandler+0x90>
 8001526:	4b1b      	ldr	r3, [pc, #108]	; (8001594 <Audio_MAL_IRQHandler+0xfc>)
 8001528:	4413      	add	r3, r2
 800152a:	4a18      	ldr	r2, [pc, #96]	; (800158c <Audio_MAL_IRQHandler+0xf4>)
 800152c:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 800152e:	4b16      	ldr	r3, [pc, #88]	; (8001588 <Audio_MAL_IRQHandler+0xf0>)
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	4b15      	ldr	r3, [pc, #84]	; (8001588 <Audio_MAL_IRQHandler+0xf0>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800153a:	428b      	cmp	r3, r1
 800153c:	bf28      	it	cs
 800153e:	460b      	movcs	r3, r1
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	4a11      	ldr	r2, [pc, #68]	; (8001588 <Audio_MAL_IRQHandler+0xf0>)
 8001544:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8001546:	4b0e      	ldr	r3, [pc, #56]	; (8001580 <Audio_MAL_IRQHandler+0xe8>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2101      	movs	r1, #1
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff fe0b 	bl	8001168 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8001552:	e013      	b.n	800157c <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8001554:	4b0a      	ldr	r3, [pc, #40]	; (8001580 <Audio_MAL_IRQHandler+0xe8>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2100      	movs	r1, #0
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff fe04 	bl	8001168 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8001560:	4b07      	ldr	r3, [pc, #28]	; (8001580 <Audio_MAL_IRQHandler+0xe8>)
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	4b07      	ldr	r3, [pc, #28]	; (8001584 <Audio_MAL_IRQHandler+0xec>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4619      	mov	r1, r3
 800156a:	4610      	mov	r0, r2
 800156c:	f7ff fe6c 	bl	8001248 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8001570:	4b06      	ldr	r3, [pc, #24]	; (800158c <Audio_MAL_IRQHandler+0xf4>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2100      	movs	r1, #0
 8001576:	4618      	mov	r0, r3
 8001578:	f000 f83c 	bl	80015f4 <EVAL_AUDIO_TransferComplete_CallBack>
}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}
 8001580:	20000008 	.word	0x20000008
 8001584:	2000000c 	.word	0x2000000c
 8001588:	20000000 	.word	0x20000000
 800158c:	200000b8 	.word	0x200000b8
 8001590:	200000f8 	.word	0x200000f8
 8001594:	0001fffe 	.word	0x0001fffe

08001598 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 800159c:	f7ff ff7c 	bl	8001498 <Audio_MAL_IRQHandler>
}
 80015a0:	bf00      	nop
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80015a8:	f7ff ff76 	bl	8001498 <Audio_MAL_IRQHandler>
}
 80015ac:	bf00      	nop
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80015b4:	2102      	movs	r1, #2
 80015b6:	480d      	ldr	r0, [pc, #52]	; (80015ec <SPI3_IRQHandler+0x3c>)
 80015b8:	f7ff ff51 	bl	800145e <SPI_I2S_GetFlagStatus>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d011      	beq.n	80015e6 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80015c2:	4b0b      	ldr	r3, [pc, #44]	; (80015f0 <SPI3_IRQHandler+0x40>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2b02      	cmp	r3, #2
 80015c8:	d106      	bne.n	80015d8 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 80015ca:	f000 f81e 	bl	800160a <EVAL_AUDIO_GetSampleCallBack>
 80015ce:	4603      	mov	r3, r0
 80015d0:	4619      	mov	r1, r3
 80015d2:	2004      	movs	r0, #4
 80015d4:	f7ff fd54 	bl	8001080 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 80015d8:	f000 f817 	bl	800160a <EVAL_AUDIO_GetSampleCallBack>
 80015dc:	4603      	mov	r3, r0
 80015de:	4619      	mov	r1, r3
 80015e0:	4802      	ldr	r0, [pc, #8]	; (80015ec <SPI3_IRQHandler+0x3c>)
 80015e2:	f7ff ff2d 	bl	8001440 <SPI_I2S_SendData>
  }
}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40003c00 	.word	0x40003c00
 80015f0:	20000004 	.word	0x20000004

080015f4 <EVAL_AUDIO_TransferComplete_CallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
__attribute__((weak)) void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 80015fe:	bf00      	nop
}
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr

0800160a <EVAL_AUDIO_GetSampleCallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
__attribute__((weak)) uint16_t EVAL_AUDIO_GetSampleCallBack(void)
{
 800160a:	b480      	push	{r7}
 800160c:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return 0;
 800160e:	2300      	movs	r3, #0
}
 8001610:	4618      	mov	r0, r3
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr
	...

0800161c <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field
 */
static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800161c:	b480      	push	{r7}
 800161e:	b085      	sub	sp, #20
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f003 0307 	and.w	r3, r3, #7
 800162a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800162c:	4b0c      	ldr	r3, [pc, #48]	; (8001660 <NVIC_SetPriorityGrouping+0x44>)
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8001632:	68ba      	ldr	r2, [r7, #8]
 8001634:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001638:	4013      	ands	r3, r2
 800163a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                 |
 8001644:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001648:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800164c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800164e:	4a04      	ldr	r2, [pc, #16]	; (8001660 <NVIC_SetPriorityGrouping+0x44>)
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	60d3      	str	r3, [r2, #12]
}
 8001654:	bf00      	nop
 8001656:	3714      	adds	r7, #20
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	e000ed00 	.word	0xe000ed00

08001664 <main>:
    }
}

/*-----------------------------------------------------------*/
int main(void)
{	
 8001664:	b590      	push	{r4, r7, lr}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
	// Initialize Hardware
	prvSetupHardware();
 800166a:	f000 f82b 	bl	80016c4 <prvSetupHardware>
	//test_shift_register();
	//while(1);

	//test adc conversion
	while(1){
		double val = ADC_GetConversionValue(ADC1);
 800166e:	480f      	ldr	r0, [pc, #60]	; (80016ac <main+0x48>)
 8001670:	f7ff fcf8 	bl	8001064 <ADC_GetConversionValue>
 8001674:	4603      	mov	r3, r0
 8001676:	4618      	mov	r0, r3
 8001678:	f7fe feec 	bl	8000454 <__aeabi_ui2d>
 800167c:	4603      	mov	r3, r0
 800167e:	460c      	mov	r4, r1
 8001680:	e887 0018 	stmia.w	r7, {r3, r4}
	    printf("%d",(int)(val*1000));
 8001684:	f04f 0200 	mov.w	r2, #0
 8001688:	4b09      	ldr	r3, [pc, #36]	; (80016b0 <main+0x4c>)
 800168a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800168e:	f7fe ff57 	bl	8000540 <__aeabi_dmul>
 8001692:	4603      	mov	r3, r0
 8001694:	460c      	mov	r4, r1
 8001696:	4618      	mov	r0, r3
 8001698:	4621      	mov	r1, r4
 800169a:	f7ff f963 	bl	8000964 <__aeabi_d2iz>
 800169e:	4603      	mov	r3, r0
 80016a0:	4619      	mov	r1, r3
 80016a2:	4804      	ldr	r0, [pc, #16]	; (80016b4 <main+0x50>)
 80016a4:	f000 fb2c 	bl	8001d00 <printf>
	while(1){
 80016a8:	e7e1      	b.n	800166e <main+0xa>
 80016aa:	bf00      	nop
 80016ac:	40012000 	.word	0x40012000
 80016b0:	408f4000 	.word	0x408f4000
 80016b4:	08001e20 	.word	0x08001e20

080016b8 <vApplicationStackOverflowHook>:
	for( ;; );
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( xTaskHandle pxTask, signed char *pcTaskName )
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected.  pxCurrentTCB can be
	inspected in the debugger if the task name passed into this function is
	corrupt. */
	for( ;; );
 80016c2:	e7fe      	b.n	80016c2 <vApplicationStackOverflowHook+0xa>

080016c4 <prvSetupHardware>:
	}
}
/*-----------------------------------------------------------*/

static void prvSetupHardware( void )
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
	/* Ensure all priority bits are assigned as preemption priority bits.
	http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	NVIC_SetPriorityGrouping( 0 );
 80016ca:	2000      	movs	r0, #0
 80016cc:	f7ff ffa6 	bl	800161c <NVIC_SetPriorityGrouping>

	// TODO: Setup the clocks, etc. here

	// Enable GPIOC Clock
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 80016d0:	2101      	movs	r1, #1
 80016d2:	2004      	movs	r0, #4
 80016d4:	f7ff fe74 	bl	80013c0 <RCC_AHB1PeriphClockCmd>
	    // Enable ADC1 Clock

	GPIO_InitTypeDef GPIO_config;
	//output pins
	GPIO_config.GPIO_Pin = red_light | green_light | yellow_light ;
 80016d8:	2307      	movs	r3, #7
 80016da:	60bb      	str	r3, [r7, #8]
	GPIO_config.GPIO_Mode = GPIO_Mode_OUT; //output
 80016dc:	2301      	movs	r3, #1
 80016de:	733b      	strb	r3, [r7, #12]
	GPIO_config.GPIO_OType = GPIO_OType_PP;//push pull
 80016e0:	2300      	movs	r3, #0
 80016e2:	73bb      	strb	r3, [r7, #14]
	GPIO_config.GPIO_PuPd = GPIO_PuPd_DOWN;//pull up
 80016e4:	2302      	movs	r3, #2
 80016e6:	73fb      	strb	r3, [r7, #15]
	GPIO_config.GPIO_Speed = GPIO_Speed_50MHz;//speed good enough for shift reg
 80016e8:	2302      	movs	r3, #2
 80016ea:	737b      	strb	r3, [r7, #13]
	GPIO_Init(GPIOC, &GPIO_config);
 80016ec:	f107 0308 	add.w	r3, r7, #8
 80016f0:	4619      	mov	r1, r3
 80016f2:	480c      	ldr	r0, [pc, #48]	; (8001724 <prvSetupHardware+0x60>)
 80016f4:	f7ff fdd6 	bl	80012a4 <GPIO_Init>

	//configure shift register output
	GPIO_InitTypeDef GPIO_config2;
	GPIO_config2.GPIO_Pin = shift_reg_clock | shift_reg_reset | shift_reg_data;
 80016f8:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80016fc:	603b      	str	r3, [r7, #0]
	GPIO_config2.GPIO_Mode = GPIO_Mode_OUT;
 80016fe:	2301      	movs	r3, #1
 8001700:	713b      	strb	r3, [r7, #4]
	GPIO_config2.GPIO_OType = GPIO_OType_PP;
 8001702:	2300      	movs	r3, #0
 8001704:	71bb      	strb	r3, [r7, #6]
	GPIO_config2.GPIO_PuPd = GPIO_PuPd_DOWN;
 8001706:	2302      	movs	r3, #2
 8001708:	71fb      	strb	r3, [r7, #7]
	GPIO_config2.GPIO_Speed = GPIO_Speed_50MHz;
 800170a:	2302      	movs	r3, #2
 800170c:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOC, &GPIO_config2);
 800170e:	463b      	mov	r3, r7
 8001710:	4619      	mov	r1, r3
 8001712:	4804      	ldr	r0, [pc, #16]	; (8001724 <prvSetupHardware+0x60>)
 8001714:	f7ff fdc6 	bl	80012a4 <GPIO_Init>

	ADC_setup();
 8001718:	f000 f806 	bl	8001728 <ADC_setup>

}
 800171c:	bf00      	nop
 800171e:	3710      	adds	r7, #16
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40020800 	.word	0x40020800

08001728 <ADC_setup>:
	return converted_data;
}


//**********
static void ADC_setup(void){
 8001728:	b580      	push	{r7, lr}
 800172a:	b088      	sub	sp, #32
 800172c:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 800172e:	2101      	movs	r1, #1
 8001730:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001734:	f7ff fe64 	bl	8001400 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_3;
 8001738:	2308      	movs	r3, #8
 800173a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
 800173c:	2303      	movs	r3, #3
 800173e:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001740:	2300      	movs	r3, #0
 8001742:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001744:	f107 0318 	add.w	r3, r7, #24
 8001748:	4619      	mov	r1, r3
 800174a:	4811      	ldr	r0, [pc, #68]	; (8001790 <ADC_setup+0x68>)
 800174c:	f7ff fdaa 	bl	80012a4 <GPIO_Init>

	ADC_InitTypeDef ADC_InitStruct;


	ADC_InitStruct.ADC_ContinuousConvMode = DISABLE;
 8001750:	2300      	movs	r3, #0
 8001752:	717b      	strb	r3, [r7, #5]
	ADC_InitStruct.ADC_DataAlign = ADC_DataAlign_Right;
 8001754:	2300      	movs	r3, #0
 8001756:	613b      	str	r3, [r7, #16]
	ADC_InitStruct.ADC_Resolution = ADC_Resolution_12b;
 8001758:	2300      	movs	r3, #0
 800175a:	603b      	str	r3, [r7, #0]
	ADC_InitStruct.ADC_ScanConvMode =DISABLE;
 800175c:	2300      	movs	r3, #0
 800175e:	713b      	strb	r3, [r7, #4]
	ADC_InitStruct.ADC_ExternalTrigConv =DISABLE;
 8001760:	2300      	movs	r3, #0
 8001762:	60fb      	str	r3, [r7, #12]
	ADC_InitStruct.ADC_ExternalTrigConvEdge = DISABLE;
 8001764:	2300      	movs	r3, #0
 8001766:	60bb      	str	r3, [r7, #8]

	/* Apply initialization */
	ADC_Init(ADC1, &ADC_InitStruct);
 8001768:	463b      	mov	r3, r7
 800176a:	4619      	mov	r1, r3
 800176c:	4809      	ldr	r0, [pc, #36]	; (8001794 <ADC_setup+0x6c>)
 800176e:	f7ff fb3d 	bl	8000dec <ADC_Init>

	//enable
	ADC_Cmd(ADC1, ENABLE);
 8001772:	2101      	movs	r1, #1
 8001774:	4807      	ldr	r0, [pc, #28]	; (8001794 <ADC_setup+0x6c>)
 8001776:	f7ff fb8f 	bl	8000e98 <ADC_Cmd>

	//
	ADC_RegularChannelConfig(ADC1, ADC_Channel_13, 1, ADC_SampleTime_84Cycles);
 800177a:	2304      	movs	r3, #4
 800177c:	2201      	movs	r2, #1
 800177e:	210d      	movs	r1, #13
 8001780:	4804      	ldr	r0, [pc, #16]	; (8001794 <ADC_setup+0x6c>)
 8001782:	f7ff fba5 	bl	8000ed0 <ADC_RegularChannelConfig>
}
 8001786:	bf00      	nop
 8001788:	3720      	adds	r7, #32
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	40020800 	.word	0x40020800
 8001794:	40012000 	.word	0x40012000

08001798 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001798:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800179a:	e003      	b.n	80017a4 <LoopCopyDataInit>

0800179c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800179c:	4b0b      	ldr	r3, [pc, #44]	; (80017cc <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 800179e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80017a0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80017a2:	3104      	adds	r1, #4

080017a4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80017a4:	480a      	ldr	r0, [pc, #40]	; (80017d0 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80017a6:	4b0b      	ldr	r3, [pc, #44]	; (80017d4 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80017a8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80017aa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80017ac:	d3f6      	bcc.n	800179c <CopyDataInit>
  ldr  r2, =_sbss
 80017ae:	4a0a      	ldr	r2, [pc, #40]	; (80017d8 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80017b0:	e002      	b.n	80017b8 <LoopFillZerobss>

080017b2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80017b2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80017b4:	f842 3b04 	str.w	r3, [r2], #4

080017b8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80017b8:	4b08      	ldr	r3, [pc, #32]	; (80017dc <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80017ba:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80017bc:	d3f9      	bcc.n	80017b2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80017be:	f000 f877 	bl	80018b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017c2:	f000 fae7 	bl	8001d94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017c6:	f7ff ff4d 	bl	8001664 <main>
  bx  lr    
 80017ca:	4770      	bx	lr
  ldr  r3, =_sidata
 80017cc:	08001e44 	.word	0x08001e44
  ldr  r0, =_sdata
 80017d0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80017d4:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 80017d8:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 80017dc:	20000134 	.word	0x20000134

080017e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017e0:	e7fe      	b.n	80017e0 <ADC_IRQHandler>

080017e2 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80017e2:	b480      	push	{r7}
 80017e4:	af00      	add	r7, sp, #0
}
 80017e6:	bf00      	nop
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80017f4:	e7fe      	b.n	80017f4 <HardFault_Handler+0x4>

080017f6 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80017f6:	b480      	push	{r7}
 80017f8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80017fa:	e7fe      	b.n	80017fa <MemManage_Handler+0x4>

080017fc <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001800:	e7fe      	b.n	8001800 <BusFault_Handler+0x4>

08001802 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001802:	b480      	push	{r7}
 8001804:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001806:	e7fe      	b.n	8001806 <UsageFault_Handler+0x4>

08001808 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
}
 800180c:	bf00      	nop
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
	...

08001818 <ITM_SendChar>:

    \param [in]     ch  Character to transmit
    \return             Character to transmit
 */
static __INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)  &&      /* Trace enabled */
 8001820:	4b13      	ldr	r3, [pc, #76]	; (8001870 <ITM_SendChar+0x58>)
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001828:	2b00      	cmp	r3, #0
 800182a:	d01a      	beq.n	8001862 <ITM_SendChar+0x4a>
      (ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 800182c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001830:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001834:	f003 0301 	and.w	r3, r3, #1
  if ((CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)  &&      /* Trace enabled */
 8001838:	2b00      	cmp	r3, #0
 800183a:	d012      	beq.n	8001862 <ITM_SendChar+0x4a>
      (ITM->TER & (1UL << 0)        )                    )     /* ITM Port #0 enabled */
 800183c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001840:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001844:	f003 0301 	and.w	r3, r3, #1
      (ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 8001848:	2b00      	cmp	r3, #0
 800184a:	d00a      	beq.n	8001862 <ITM_SendChar+0x4a>
  {
    while (ITM->PORT[0].u32 == 0);
 800184c:	bf00      	nop
 800184e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d0fa      	beq.n	800184e <ITM_SendChar+0x36>
    ITM->PORT[0].u8 = (uint8_t) ch;
 8001858:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	b2d2      	uxtb	r2, r2
 8001860:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001862:	687b      	ldr	r3, [r7, #4]
}
 8001864:	4618      	mov	r0, r3
 8001866:	370c      	adds	r7, #12
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr
 8001870:	e000edf0 	.word	0xe000edf0

08001874 <_write>:
{
	while (1) {}		/* Make sure we hang here */
}

int _write(int file, char *ptr, int len)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
 /* Implement your write code here, this is used by
puts and printf for example */
 int i=0;
 8001880:	2300      	movs	r3, #0
 8001882:	617b      	str	r3, [r7, #20]
 for(i=0 ; i<len ; i++)
 8001884:	2300      	movs	r3, #0
 8001886:	617b      	str	r3, [r7, #20]
 8001888:	e009      	b.n	800189e <_write+0x2a>
	 ITM_SendChar((*ptr++));
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	1c5a      	adds	r2, r3, #1
 800188e:	60ba      	str	r2, [r7, #8]
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	4618      	mov	r0, r3
 8001894:	f7ff ffc0 	bl	8001818 <ITM_SendChar>
 for(i=0 ; i<len ; i++)
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	3301      	adds	r3, #1
 800189c:	617b      	str	r3, [r7, #20]
 800189e:	697a      	ldr	r2, [r7, #20]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	429a      	cmp	r2, r3
 80018a4:	dbf1      	blt.n	800188a <_write+0x16>
 return len;
 80018a6:	687b      	ldr	r3, [r7, #4]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3718      	adds	r7, #24
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018b4:	4a16      	ldr	r2, [pc, #88]	; (8001910 <SystemInit+0x60>)
 80018b6:	4b16      	ldr	r3, [pc, #88]	; (8001910 <SystemInit+0x60>)
 80018b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80018c4:	4a13      	ldr	r2, [pc, #76]	; (8001914 <SystemInit+0x64>)
 80018c6:	4b13      	ldr	r3, [pc, #76]	; (8001914 <SystemInit+0x64>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f043 0301 	orr.w	r3, r3, #1
 80018ce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80018d0:	4b10      	ldr	r3, [pc, #64]	; (8001914 <SystemInit+0x64>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80018d6:	4a0f      	ldr	r2, [pc, #60]	; (8001914 <SystemInit+0x64>)
 80018d8:	4b0e      	ldr	r3, [pc, #56]	; (8001914 <SystemInit+0x64>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80018e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018e4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80018e6:	4b0b      	ldr	r3, [pc, #44]	; (8001914 <SystemInit+0x64>)
 80018e8:	4a0b      	ldr	r2, [pc, #44]	; (8001918 <SystemInit+0x68>)
 80018ea:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80018ec:	4a09      	ldr	r2, [pc, #36]	; (8001914 <SystemInit+0x64>)
 80018ee:	4b09      	ldr	r3, [pc, #36]	; (8001914 <SystemInit+0x64>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018f6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80018f8:	4b06      	ldr	r3, [pc, #24]	; (8001914 <SystemInit+0x64>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80018fe:	f000 f80d 	bl	800191c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001902:	4b03      	ldr	r3, [pc, #12]	; (8001910 <SystemInit+0x60>)
 8001904:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001908:	609a      	str	r2, [r3, #8]
#endif
}
 800190a:	bf00      	nop
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	e000ed00 	.word	0xe000ed00
 8001914:	40023800 	.word	0x40023800
 8001918:	24003010 	.word	0x24003010

0800191c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001922:	2300      	movs	r3, #0
 8001924:	607b      	str	r3, [r7, #4]
 8001926:	2300      	movs	r3, #0
 8001928:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800192a:	4a36      	ldr	r2, [pc, #216]	; (8001a04 <SetSysClock+0xe8>)
 800192c:	4b35      	ldr	r3, [pc, #212]	; (8001a04 <SetSysClock+0xe8>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001934:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001936:	4b33      	ldr	r3, [pc, #204]	; (8001a04 <SetSysClock+0xe8>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800193e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	3301      	adds	r3, #1
 8001944:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d103      	bne.n	8001954 <SetSysClock+0x38>
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001952:	d1f0      	bne.n	8001936 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001954:	4b2b      	ldr	r3, [pc, #172]	; (8001a04 <SetSysClock+0xe8>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800195c:	2b00      	cmp	r3, #0
 800195e:	d002      	beq.n	8001966 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001960:	2301      	movs	r3, #1
 8001962:	603b      	str	r3, [r7, #0]
 8001964:	e001      	b.n	800196a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001966:	2300      	movs	r3, #0
 8001968:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	2b01      	cmp	r3, #1
 800196e:	d142      	bne.n	80019f6 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001970:	4a24      	ldr	r2, [pc, #144]	; (8001a04 <SetSysClock+0xe8>)
 8001972:	4b24      	ldr	r3, [pc, #144]	; (8001a04 <SetSysClock+0xe8>)
 8001974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001976:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800197a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 800197c:	4a22      	ldr	r2, [pc, #136]	; (8001a08 <SetSysClock+0xec>)
 800197e:	4b22      	ldr	r3, [pc, #136]	; (8001a08 <SetSysClock+0xec>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001986:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001988:	4a1e      	ldr	r2, [pc, #120]	; (8001a04 <SetSysClock+0xe8>)
 800198a:	4b1e      	ldr	r3, [pc, #120]	; (8001a04 <SetSysClock+0xe8>)
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001990:	4a1c      	ldr	r2, [pc, #112]	; (8001a04 <SetSysClock+0xe8>)
 8001992:	4b1c      	ldr	r3, [pc, #112]	; (8001a04 <SetSysClock+0xe8>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800199a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800199c:	4a19      	ldr	r2, [pc, #100]	; (8001a04 <SetSysClock+0xe8>)
 800199e:	4b19      	ldr	r3, [pc, #100]	; (8001a04 <SetSysClock+0xe8>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80019a6:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80019a8:	4b16      	ldr	r3, [pc, #88]	; (8001a04 <SetSysClock+0xe8>)
 80019aa:	4a18      	ldr	r2, [pc, #96]	; (8001a0c <SetSysClock+0xf0>)
 80019ac:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80019ae:	4a15      	ldr	r2, [pc, #84]	; (8001a04 <SetSysClock+0xe8>)
 80019b0:	4b14      	ldr	r3, [pc, #80]	; (8001a04 <SetSysClock+0xe8>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80019b8:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80019ba:	bf00      	nop
 80019bc:	4b11      	ldr	r3, [pc, #68]	; (8001a04 <SetSysClock+0xe8>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d0f9      	beq.n	80019bc <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80019c8:	4b11      	ldr	r3, [pc, #68]	; (8001a10 <SetSysClock+0xf4>)
 80019ca:	f240 6205 	movw	r2, #1541	; 0x605
 80019ce:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80019d0:	4a0c      	ldr	r2, [pc, #48]	; (8001a04 <SetSysClock+0xe8>)
 80019d2:	4b0c      	ldr	r3, [pc, #48]	; (8001a04 <SetSysClock+0xe8>)
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	f023 0303 	bic.w	r3, r3, #3
 80019da:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80019dc:	4a09      	ldr	r2, [pc, #36]	; (8001a04 <SetSysClock+0xe8>)
 80019de:	4b09      	ldr	r3, [pc, #36]	; (8001a04 <SetSysClock+0xe8>)
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	f043 0302 	orr.w	r3, r3, #2
 80019e6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)
 80019e8:	bf00      	nop
 80019ea:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <SetSysClock+0xe8>)
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	f003 030c 	and.w	r3, r3, #12
 80019f2:	2b08      	cmp	r3, #8
 80019f4:	d1f9      	bne.n	80019ea <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80019f6:	bf00      	nop
 80019f8:	370c      	adds	r7, #12
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	40023800 	.word	0x40023800
 8001a08:	40007000 	.word	0x40007000
 8001a0c:	07405408 	.word	0x07405408
 8001a10:	40023c00 	.word	0x40023c00

08001a14 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b087      	sub	sp, #28
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
	int div = 1;
 8001a20:	2301      	movs	r3, #1
 8001a22:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001a24:	e004      	b.n	8001a30 <ts_itoa+0x1c>
		div *= base;
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	fb02 f303 	mul.w	r3, r2, r3
 8001a2e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	68ba      	ldr	r2, [r7, #8]
 8001a34:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	d2f3      	bcs.n	8001a26 <ts_itoa+0x12>

	while (div != 0)
 8001a3e:	e029      	b.n	8001a94 <ts_itoa+0x80>
	{
		int num = d/div;
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	68ba      	ldr	r2, [r7, #8]
 8001a44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a48:	613b      	str	r3, [r7, #16]
		d = d%div;
 8001a4a:	697a      	ldr	r2, [r7, #20]
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001a52:	fb02 f201 	mul.w	r2, r2, r1
 8001a56:	1a9b      	subs	r3, r3, r2
 8001a58:	60bb      	str	r3, [r7, #8]
		div /= base;
 8001a5a:	697a      	ldr	r2, [r7, #20]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a62:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	2b09      	cmp	r3, #9
 8001a68:	dd0a      	ble.n	8001a80 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	1c59      	adds	r1, r3, #1
 8001a70:	68fa      	ldr	r2, [r7, #12]
 8001a72:	6011      	str	r1, [r2, #0]
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	b2d2      	uxtb	r2, r2
 8001a78:	3237      	adds	r2, #55	; 0x37
 8001a7a:	b2d2      	uxtb	r2, r2
 8001a7c:	701a      	strb	r2, [r3, #0]
 8001a7e:	e009      	b.n	8001a94 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	1c59      	adds	r1, r3, #1
 8001a86:	68fa      	ldr	r2, [r7, #12]
 8001a88:	6011      	str	r1, [r2, #0]
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	b2d2      	uxtb	r2, r2
 8001a8e:	3230      	adds	r2, #48	; 0x30
 8001a90:	b2d2      	uxtb	r2, r2
 8001a92:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d1d2      	bne.n	8001a40 <ts_itoa+0x2c>
	}
}
 8001a9a:	bf00      	nop
 8001a9c:	371c      	adds	r7, #28
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b088      	sub	sp, #32
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	60f8      	str	r0, [r7, #12]
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001ab6:	e07d      	b.n	8001bb4 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	2b25      	cmp	r3, #37	; 0x25
 8001abe:	d171      	bne.n	8001ba4 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	60bb      	str	r3, [r7, #8]
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	2b64      	cmp	r3, #100	; 0x64
 8001acc:	d01e      	beq.n	8001b0c <ts_formatstring+0x66>
 8001ace:	2b64      	cmp	r3, #100	; 0x64
 8001ad0:	dc06      	bgt.n	8001ae0 <ts_formatstring+0x3a>
 8001ad2:	2b58      	cmp	r3, #88	; 0x58
 8001ad4:	d050      	beq.n	8001b78 <ts_formatstring+0xd2>
 8001ad6:	2b63      	cmp	r3, #99	; 0x63
 8001ad8:	d00e      	beq.n	8001af8 <ts_formatstring+0x52>
 8001ada:	2b25      	cmp	r3, #37	; 0x25
 8001adc:	d058      	beq.n	8001b90 <ts_formatstring+0xea>
 8001ade:	e05d      	b.n	8001b9c <ts_formatstring+0xf6>
 8001ae0:	2b73      	cmp	r3, #115	; 0x73
 8001ae2:	d02b      	beq.n	8001b3c <ts_formatstring+0x96>
 8001ae4:	2b73      	cmp	r3, #115	; 0x73
 8001ae6:	dc02      	bgt.n	8001aee <ts_formatstring+0x48>
 8001ae8:	2b69      	cmp	r3, #105	; 0x69
 8001aea:	d00f      	beq.n	8001b0c <ts_formatstring+0x66>
 8001aec:	e056      	b.n	8001b9c <ts_formatstring+0xf6>
 8001aee:	2b75      	cmp	r3, #117	; 0x75
 8001af0:	d037      	beq.n	8001b62 <ts_formatstring+0xbc>
 8001af2:	2b78      	cmp	r3, #120	; 0x78
 8001af4:	d040      	beq.n	8001b78 <ts_formatstring+0xd2>
 8001af6:	e051      	b.n	8001b9c <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	1c5a      	adds	r2, r3, #1
 8001afc:	60fa      	str	r2, [r7, #12]
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	1d11      	adds	r1, r2, #4
 8001b02:	6079      	str	r1, [r7, #4]
 8001b04:	6812      	ldr	r2, [r2, #0]
 8001b06:	b2d2      	uxtb	r2, r2
 8001b08:	701a      	strb	r2, [r3, #0]
				break;
 8001b0a:	e047      	b.n	8001b9c <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	1d1a      	adds	r2, r3, #4
 8001b10:	607a      	str	r2, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	da07      	bge.n	8001b2c <ts_formatstring+0x86>
					{
						val *= -1;
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	425b      	negs	r3, r3
 8001b20:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	1c5a      	adds	r2, r3, #1
 8001b26:	60fa      	str	r2, [r7, #12]
 8001b28:	222d      	movs	r2, #45	; 0x2d
 8001b2a:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8001b2c:	69f9      	ldr	r1, [r7, #28]
 8001b2e:	f107 030c 	add.w	r3, r7, #12
 8001b32:	220a      	movs	r2, #10
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff ff6d 	bl	8001a14 <ts_itoa>
				}
				break;
 8001b3a:	e02f      	b.n	8001b9c <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	1d1a      	adds	r2, r3, #4
 8001b40:	607a      	str	r2, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001b46:	e007      	b.n	8001b58 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	1c5a      	adds	r2, r3, #1
 8001b4c:	60fa      	str	r2, [r7, #12]
 8001b4e:	69ba      	ldr	r2, [r7, #24]
 8001b50:	1c51      	adds	r1, r2, #1
 8001b52:	61b9      	str	r1, [r7, #24]
 8001b54:	7812      	ldrb	r2, [r2, #0]
 8001b56:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8001b58:	69bb      	ldr	r3, [r7, #24]
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d1f3      	bne.n	8001b48 <ts_formatstring+0xa2>
					}
				}
				break;
 8001b60:	e01c      	b.n	8001b9c <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	1d1a      	adds	r2, r3, #4
 8001b66:	607a      	str	r2, [r7, #4]
 8001b68:	6819      	ldr	r1, [r3, #0]
 8001b6a:	f107 030c 	add.w	r3, r7, #12
 8001b6e:	220a      	movs	r2, #10
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7ff ff4f 	bl	8001a14 <ts_itoa>
				break;
 8001b76:	e011      	b.n	8001b9c <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	1d1a      	adds	r2, r3, #4
 8001b7c:	607a      	str	r2, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4619      	mov	r1, r3
 8001b82:	f107 030c 	add.w	r3, r7, #12
 8001b86:	2210      	movs	r2, #16
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff ff43 	bl	8001a14 <ts_itoa>
				break;
 8001b8e:	e005      	b.n	8001b9c <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	1c5a      	adds	r2, r3, #1
 8001b94:	60fa      	str	r2, [r7, #12]
 8001b96:	2225      	movs	r2, #37	; 0x25
 8001b98:	701a      	strb	r2, [r3, #0]
				  break;
 8001b9a:	bf00      	nop
			}
			fmt++;
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	60bb      	str	r3, [r7, #8]
 8001ba2:	e007      	b.n	8001bb4 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	1c5a      	adds	r2, r3, #1
 8001ba8:	60fa      	str	r2, [r7, #12]
 8001baa:	68ba      	ldr	r2, [r7, #8]
 8001bac:	1c51      	adds	r1, r2, #1
 8001bae:	60b9      	str	r1, [r7, #8]
 8001bb0:	7812      	ldrb	r2, [r2, #0]
 8001bb2:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	f47f af7d 	bne.w	8001ab8 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	1ad3      	subs	r3, r2, r3
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3720      	adds	r7, #32
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b085      	sub	sp, #20
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
	int length = 0;
 8001bde:	2300      	movs	r3, #0
 8001be0:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 8001be2:	e081      	b.n	8001ce8 <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	2b25      	cmp	r3, #37	; 0x25
 8001bea:	d177      	bne.n	8001cdc <ts_formatlength+0x108>
		{
			++fmt;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	3301      	adds	r3, #1
 8001bf0:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	3b58      	subs	r3, #88	; 0x58
 8001bf8:	2b20      	cmp	r3, #32
 8001bfa:	d86a      	bhi.n	8001cd2 <ts_formatlength+0xfe>
 8001bfc:	a201      	add	r2, pc, #4	; (adr r2, 8001c04 <ts_formatlength+0x30>)
 8001bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c02:	bf00      	nop
 8001c04:	08001cc5 	.word	0x08001cc5
 8001c08:	08001cd3 	.word	0x08001cd3
 8001c0c:	08001cd3 	.word	0x08001cd3
 8001c10:	08001cd3 	.word	0x08001cd3
 8001c14:	08001cd3 	.word	0x08001cd3
 8001c18:	08001cd3 	.word	0x08001cd3
 8001c1c:	08001cd3 	.word	0x08001cd3
 8001c20:	08001cd3 	.word	0x08001cd3
 8001c24:	08001cd3 	.word	0x08001cd3
 8001c28:	08001cd3 	.word	0x08001cd3
 8001c2c:	08001cd3 	.word	0x08001cd3
 8001c30:	08001c89 	.word	0x08001c89
 8001c34:	08001c97 	.word	0x08001c97
 8001c38:	08001cd3 	.word	0x08001cd3
 8001c3c:	08001cd3 	.word	0x08001cd3
 8001c40:	08001cd3 	.word	0x08001cd3
 8001c44:	08001cd3 	.word	0x08001cd3
 8001c48:	08001c97 	.word	0x08001c97
 8001c4c:	08001cd3 	.word	0x08001cd3
 8001c50:	08001cd3 	.word	0x08001cd3
 8001c54:	08001cd3 	.word	0x08001cd3
 8001c58:	08001cd3 	.word	0x08001cd3
 8001c5c:	08001cd3 	.word	0x08001cd3
 8001c60:	08001cd3 	.word	0x08001cd3
 8001c64:	08001cd3 	.word	0x08001cd3
 8001c68:	08001cd3 	.word	0x08001cd3
 8001c6c:	08001cd3 	.word	0x08001cd3
 8001c70:	08001ca5 	.word	0x08001ca5
 8001c74:	08001cd3 	.word	0x08001cd3
 8001c78:	08001c97 	.word	0x08001c97
 8001c7c:	08001cd3 	.word	0x08001cd3
 8001c80:	08001cd3 	.word	0x08001cd3
 8001c84:	08001cc5 	.word	0x08001cc5
			{
			  case 'c':
		  		  va_arg(va, int);
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	3304      	adds	r3, #4
 8001c8c:	603b      	str	r3, [r7, #0]
				  ++length;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	3301      	adds	r3, #1
 8001c92:	60fb      	str	r3, [r7, #12]
				  break;
 8001c94:	e025      	b.n	8001ce2 <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	330b      	adds	r3, #11
 8001c9a:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	3304      	adds	r3, #4
 8001ca0:	603b      	str	r3, [r7, #0]
				  break;
 8001ca2:	e01e      	b.n	8001ce2 <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	1d1a      	adds	r2, r3, #4
 8001ca8:	603a      	str	r2, [r7, #0]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 8001cae:	e002      	b.n	8001cb6 <ts_formatlength+0xe2>
			  			  ++length;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	1c5a      	adds	r2, r3, #1
 8001cba:	60ba      	str	r2, [r7, #8]
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d1f6      	bne.n	8001cb0 <ts_formatlength+0xdc>
			  	  }
				  break;
 8001cc2:	e00e      	b.n	8001ce2 <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	3308      	adds	r3, #8
 8001cc8:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	3304      	adds	r3, #4
 8001cce:	603b      	str	r3, [r7, #0]
				  break;
 8001cd0:	e007      	b.n	8001ce2 <ts_formatlength+0x10e>
			  default:
				  ++length;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	60fb      	str	r3, [r7, #12]
				  break;
 8001cd8:	bf00      	nop
 8001cda:	e002      	b.n	8001ce2 <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	3301      	adds	r3, #1
 8001ce0:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	607b      	str	r3, [r7, #4]
	while (*fmt)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	f47f af79 	bne.w	8001be4 <ts_formatlength+0x10>
	}
	return length;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3714      	adds	r7, #20
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <printf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int printf(const char *fmt, ...)
{
 8001d00:	b40f      	push	{r0, r1, r2, r3}
 8001d02:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d06:	b085      	sub	sp, #20
 8001d08:	af00      	add	r7, sp, #0
	int length = 0;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 8001d0e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d12:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 8001d14:	6839      	ldr	r1, [r7, #0]
 8001d16:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001d18:	f7ff ff5c 	bl	8001bd4 <ts_formatlength>
 8001d1c:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 8001d1e:	466b      	mov	r3, sp
 8001d20:	461e      	mov	r6, r3
		char buf[length];
 8001d22:	68f9      	ldr	r1, [r7, #12]
 8001d24:	1e4b      	subs	r3, r1, #1
 8001d26:	60bb      	str	r3, [r7, #8]
 8001d28:	460b      	mov	r3, r1
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	f04f 0300 	mov.w	r3, #0
 8001d30:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8001d34:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8001d38:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	461a      	mov	r2, r3
 8001d40:	f04f 0300 	mov.w	r3, #0
 8001d44:	00dd      	lsls	r5, r3, #3
 8001d46:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001d4a:	00d4      	lsls	r4, r2, #3
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	3307      	adds	r3, #7
 8001d50:	08db      	lsrs	r3, r3, #3
 8001d52:	00db      	lsls	r3, r3, #3
 8001d54:	ebad 0d03 	sub.w	sp, sp, r3
 8001d58:	466b      	mov	r3, sp
 8001d5a:	3300      	adds	r3, #0
 8001d5c:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 8001d5e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d62:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	683a      	ldr	r2, [r7, #0]
 8001d68:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7ff fe9b 	bl	8001aa6 <ts_formatstring>
 8001d70:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	68fa      	ldr	r2, [r7, #12]
 8001d76:	4619      	mov	r1, r3
 8001d78:	2001      	movs	r0, #1
 8001d7a:	f7ff fd7b 	bl	8001874 <_write>
 8001d7e:	60f8      	str	r0, [r7, #12]
 8001d80:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 8001d82:	68fb      	ldr	r3, [r7, #12]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3714      	adds	r7, #20
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d8e:	b004      	add	sp, #16
 8001d90:	4770      	bx	lr
	...

08001d94 <__libc_init_array>:
 8001d94:	b570      	push	{r4, r5, r6, lr}
 8001d96:	4e0d      	ldr	r6, [pc, #52]	; (8001dcc <__libc_init_array+0x38>)
 8001d98:	4c0d      	ldr	r4, [pc, #52]	; (8001dd0 <__libc_init_array+0x3c>)
 8001d9a:	1ba4      	subs	r4, r4, r6
 8001d9c:	10a4      	asrs	r4, r4, #2
 8001d9e:	2500      	movs	r5, #0
 8001da0:	42a5      	cmp	r5, r4
 8001da2:	d109      	bne.n	8001db8 <__libc_init_array+0x24>
 8001da4:	4e0b      	ldr	r6, [pc, #44]	; (8001dd4 <__libc_init_array+0x40>)
 8001da6:	4c0c      	ldr	r4, [pc, #48]	; (8001dd8 <__libc_init_array+0x44>)
 8001da8:	f000 f83c 	bl	8001e24 <_init>
 8001dac:	1ba4      	subs	r4, r4, r6
 8001dae:	10a4      	asrs	r4, r4, #2
 8001db0:	2500      	movs	r5, #0
 8001db2:	42a5      	cmp	r5, r4
 8001db4:	d105      	bne.n	8001dc2 <__libc_init_array+0x2e>
 8001db6:	bd70      	pop	{r4, r5, r6, pc}
 8001db8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001dbc:	4798      	blx	r3
 8001dbe:	3501      	adds	r5, #1
 8001dc0:	e7ee      	b.n	8001da0 <__libc_init_array+0xc>
 8001dc2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001dc6:	4798      	blx	r3
 8001dc8:	3501      	adds	r5, #1
 8001dca:	e7f2      	b.n	8001db2 <__libc_init_array+0x1e>
 8001dcc:	08001e3c 	.word	0x08001e3c
 8001dd0:	08001e3c 	.word	0x08001e3c
 8001dd4:	08001e3c 	.word	0x08001e3c
 8001dd8:	08001e40 	.word	0x08001e40
 8001ddc:	3d3d3d0a 	.word	0x3d3d3d0a
 8001de0:	43444120 	.word	0x43444120
 8001de4:	73655420 	.word	0x73655420
 8001de8:	3d3d2074 	.word	0x3d3d2074
 8001dec:	0000003d 	.word	0x0000003d
 8001df0:	706d6153 	.word	0x706d6153
 8001df4:	2520656c 	.word	0x2520656c
 8001df8:	72203a64 	.word	0x72203a64
 8001dfc:	253d7761 	.word	0x253d7761
 8001e00:	6e202075 	.word	0x6e202075
 8001e04:	3d6d726f 	.word	0x3d6d726f
 8001e08:	66342e25 	.word	0x66342e25
 8001e0c:	0000000a 	.word	0x0000000a
 8001e10:	203d3d3d 	.word	0x203d3d3d
 8001e14:	656e6f44 	.word	0x656e6f44
 8001e18:	3d3d3d20 	.word	0x3d3d3d20
 8001e1c:	0000000a 	.word	0x0000000a
 8001e20:	00006425 	.word	0x00006425

08001e24 <_init>:
 8001e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e26:	bf00      	nop
 8001e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e2a:	bc08      	pop	{r3}
 8001e2c:	469e      	mov	lr, r3
 8001e2e:	4770      	bx	lr

08001e30 <_fini>:
 8001e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e32:	bf00      	nop
 8001e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e36:	bc08      	pop	{r3}
 8001e38:	469e      	mov	lr, r3
 8001e3a:	4770      	bx	lr
