Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Jan 21 20:19:12 2016
| Host         : DESKTOP-3RI855O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file seven_seg_top_timing_summary_routed.rpt -rpx seven_seg_top_timing_summary_routed.rpx
| Design       : seven_seg_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

       WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
       -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
1000000000.000           0.000                      0                    2           0.540           0.000                      0                    2           4.500           0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)                     Period(ns)      Frequency(MHz)
-----        ------------                     ----------      --------------
sys_clk_pin  {0.000 5.000}                    1000000000.000  0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
sys_clk_pin   1000000000.000           0.000                      0                    2           0.540           0.000                      0                    2           4.500           0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack 1000000000.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 tbc1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            tbc1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (sys_clk_pin rise@1000000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.606ns (38.875%)  route 0.953ns (61.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.618     5.139    tbc1/CLK
    SLICE_X65Y24         FDRE                                         r  tbc1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  tbc1/out_reg[0]/Q
                         net (fo=10, routed)          0.953     6.548    tbc1/cnt[0]
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.150     6.698 r  tbc1/out[0]_i_1/O
                         net (fo=1, routed)           0.000     6.698    tbc1/out[0]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  tbc1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000000.000 1000000000.000 r  
    W5                                                0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.502 1000000000.000    tbc1/CLK
    SLICE_X65Y24         FDRE                                         r  tbc1/out_reg[0]/C
                         clock pessimism              0.296 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X65Y24         FDRE (Setup_fdre_C_D)        0.047 1000000000.000    tbc1/out_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 tbc1/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            tbc1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (sys_clk_pin rise@1000000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.642ns (30.834%)  route 1.440ns (69.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.621     5.142    tbc1/CLK
    SLICE_X64Y27         FDRE                                         r  tbc1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  tbc1/out_reg[1]/Q
                         net (fo=9, routed)           1.440     7.100    tbc1/cnt[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.224 r  tbc1/out[1]_i_1/O
                         net (fo=1, routed)           0.000     7.224    tbc1/out[1]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  tbc1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000000.000 1000000000.000 r  
    W5                                                0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.505 1000000000.000    tbc1/CLK
    SLICE_X64Y27         FDRE                                         r  tbc1/out_reg[1]/C
                         clock pessimism              0.296 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.077 1000000000.000    tbc1/out_reg[1]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                              1000000000.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 tbc1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            tbc1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.187ns (29.000%)  route 0.458ns (71.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.582     1.465    tbc1/CLK
    SLICE_X65Y24         FDRE                                         r  tbc1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  tbc1/out_reg[0]/Q
                         net (fo=10, routed)          0.458     2.064    tbc1/cnt[0]
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.046     2.110 r  tbc1/out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.110    tbc1/out[0]_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  tbc1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.850     1.977    tbc1/CLK
    SLICE_X65Y24         FDRE                                         r  tbc1/out_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    tbc1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 tbc1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Destination:            tbc1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.177%)  route 0.553ns (74.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.582     1.465    tbc1/CLK
    SLICE_X65Y24         FDRE                                         r  tbc1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  tbc1/out_reg[0]/Q
                         net (fo=10, routed)          0.553     2.159    tbc1/cnt[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.204 r  tbc1/out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.204    tbc1/out[1]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  tbc1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.853     1.980    tbc1/CLK
    SLICE_X64Y27         FDRE                                         r  tbc1/out_reg[1]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.120     1.622    tbc1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.582    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         1000000000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)      Slack(ns)       Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000000000.000  1000000000.000  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X65Y24   tbc1/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X64Y27   tbc1/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1000000000.000  1000000000.000  SLICE_X65Y24   tbc1/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1000000000.000  1000000000.000  SLICE_X65Y24   tbc1/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1000000000.000  1000000000.000  SLICE_X64Y27   tbc1/out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1000000000.000  1000000000.000  SLICE_X64Y27   tbc1/out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000           4.500           SLICE_X65Y24   tbc1/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000           4.500           SLICE_X64Y27   tbc1/out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000           4.500           SLICE_X65Y24   tbc1/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000           4.500           SLICE_X64Y27   tbc1/out_reg[1]/C



