/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.27
Hash     : 7c33552
Date     : Apr  5 2024
Type     : Engineering
Log Time   : Fri Apr  5 07:21:18 2024 GMT

INFO: Created design: sp_ram. Project type: rtl
INFO: Target device: GEMINI_COMPACT_10x8
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./clk_constraint.sdc
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: sp_ram
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/analysis/sp_ram_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/analysis/sp_ram_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/analysis/sp_ram_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v' to AST representation.
Generating RTLIL representation for module `\sp_ram'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top sp_ram' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \sp_ram

3.2. Analyzing design hierarchy..
Top module:  \sp_ram
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: 49c7a0975e, CPU: user 0.03s system 0.01s, MEM: 15.83 MB peak
Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design sp_ram is analyzed
INFO: ANL: Top Modules: sp_ram

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: sp_ram
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/yosys -s sp_ram.ys -l sp_ram_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/yosys -s sp_ram.ys -l sp_ram_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `sp_ram.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v' to AST representation.
Generating RTLIL representation for module `\sp_ram'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \sp_ram

3.2. Analyzing design hierarchy..
Top module:  \sp_ram
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \sp_ram

4.17.2. Analyzing design hierarchy..
Top module:  \sp_ram
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:12$2 in module sp_ram.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\sp_ram.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:12$2'.
     1/3: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$8
     2/3: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_DATA[31:0]$7
     3/3: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_ADDR[9:0]$6

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\sp_ram.\addr_reg' using process `\sp_ram.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:12$2'.
  created $dff cell `$procdff$19' with positive edge clock.
Creating register for signal `\sp_ram.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_ADDR' using process `\sp_ram.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:12$2'.
  created $dff cell `$procdff$20' with positive edge clock.
Creating register for signal `\sp_ram.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_DATA' using process `\sp_ram.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:12$2'.
  created $dff cell `$procdff$21' with positive edge clock.
Creating register for signal `\sp_ram.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN' using process `\sp_ram.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:12$2'.
  created $dff cell `$procdff$22' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\sp_ram.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:12$2'.
Removing empty process `sp_ram.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:12$2'.
Cleaned up 1 empty switch.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.

4.24. Executing TRIBUF pass.

4.25. Executing DEMINOUT pass (demote inout ports to input or output).

4.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..
Removed 3 unused cells and 14 unused wires.
<suppressed ~4 debug messages>

4.28. Executing CHECK pass (checking for obvious problems).
Checking module sp_ram...
Found and reported 0 problems.

4.29. Printing statistics.

=== sp_ram ===

   Number of wires:                  9
   Number of wire bits:            160
   Number of public wires:           6
   Number of public wire bits:      86
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            3

4.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
    Consolidated identical input bits for $mux cell $procmux$11:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0]
      New connections: $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [31:1] = { $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/./rtl/sp_ram.v:15$1_EN[31:0]$5 [0] }
  Optimizing cells in module \sp_ram.
Performed a total of 1 changes.

4.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.35. Executing OPT_SHARE pass.

4.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

4.39. Executing FSM pass (extract and optimize FSM).

4.39.1. Executing FSM_DETECT pass (finding FSMs in design).

4.39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.40. Executing WREDUCE pass (reducing word size of cells).

4.41. Executing PEEPOPT pass (run peephole optimizers).

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.48. Executing OPT_SHARE pass.

4.49. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

4.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.55. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.56. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.57. Executing OPT_SHARE pass.

4.58. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

4.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.66. Executing OPT_SHARE pass.

4.67. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.68. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.70. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

4.71. Executing WREDUCE pass (reducing word size of cells).

4.72. Executing PEEPOPT pass (run peephole optimizers).

4.73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.74. Executing DEMUXMAP pass.

4.75. Executing SPLITNETS pass (splitting up multi-bit signals).

4.76. Printing statistics.

=== sp_ram ===

   Number of wires:                  9
   Number of wire bits:            160
   Number of public wires:           6
   Number of public wire bits:      86
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            3

4.77. Executing RS_DSP_MULTADD pass.

4.78. Executing WREDUCE pass (reducing word size of cells).

4.79. Executing RS_DSP_MACC pass.

4.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.81. Executing TECHMAP pass (map to technology primitives).

4.81.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.81.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.82. Printing statistics.

=== sp_ram ===

   Number of wires:                  9
   Number of wire bits:            160
   Number of public wires:           6
   Number of public wire bits:      86
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            3

4.83. Executing TECHMAP pass (map to technology primitives).

4.83.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.84. Printing statistics.

=== sp_ram ===

   Number of wires:                  9
   Number of wire bits:            160
   Number of public wires:           6
   Number of public wire bits:      86
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            3

4.85. Executing TECHMAP pass (map to technology primitives).

4.85.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Executing TECHMAP pass (map to technology primitives).

4.87.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.87.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.88. Executing RS_DSP_SIMD pass.

4.89. Executing TECHMAP pass (map to technology primitives).

4.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.91. Executing rs_pack_dsp_regs pass.

4.92. Executing RS_DSP_IO_REGS pass.

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.95. Printing statistics.

=== sp_ram ===

   Number of wires:                  9
   Number of wire bits:            160
   Number of public wires:           6
   Number of public wire bits:      86
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            3

4.96. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module sp_ram:
  created 0 $alu and 0 $macc cells.

4.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.102. Executing OPT_SHARE pass.

4.103. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

4.106. Printing statistics.

=== sp_ram ===

   Number of wires:                  9
   Number of wire bits:            160
   Number of public wires:           6
   Number of public wire bits:      86
   Number of memories:               1
   Number of memory bits:        32768
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            3

4.107. Executing MEMORY pass.

4.107.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.107.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.107.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing sp_ram.ram write port 0.

4.107.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.107.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\ram'[0] in module `\sp_ram': no output FF found.
Checking read port address `\ram'[0] in module `\sp_ram': merged address FF to cell.
<suppressed ~2 debug messages>

4.107.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..
Removed 1 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

4.107.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.107.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.107.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.107.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.108. Printing statistics.

=== sp_ram ===

   Number of wires:                 11
   Number of wire bits:            215
   Number of public wires:           5
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                            2
     $mem_v2                         1
     $mux                            4

4.109. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~4 debug messages>

4.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.111. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.112. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory sp_ram.ram via $__RS_FACTOR_BRAM36_SDP
<suppressed ~171 debug messages>

4.113. Executing Rs_BRAM_Split pass.

4.114. Executing TECHMAP pass (map to technology primitives).

4.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~30 debug messages>

4.115. Executing TECHMAP pass (map to technology primitives).

4.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.116. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.
<suppressed ~2 debug messages>

4.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$17.
    dead port 2/2 on $mux $procmux$17.
Removed 2 multiplexer ports.
<suppressed ~3 debug messages>

4.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.122. Executing OPT_SHARE pass.

4.123. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

4.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.126. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.127. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.128. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.129. Executing OPT_SHARE pass.

4.130. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 2

4.133. Executing PMUXTREE pass.

4.134. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~3 debug messages>

4.135. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.136. Executing TECHMAP pass (map to technology primitives).

4.136.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.136.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.136.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
No more expansions possible.
<suppressed ~77 debug messages>

4.137. Printing statistics.

=== sp_ram ===

   Number of wires:                 13
   Number of wire bits:            278
   Number of public wires:           5
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                100
     $_DFF_P_                       33
     $_MUX_                         65
     $_NOT_                          1
     TDP_RAM36K                      1

4.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.
<suppressed ~1 debug messages>

4.139. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.140. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.141. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.142. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.143. Executing OPT_SHARE pass.

4.144. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=33, #solve=0, #remove=0, time=0.00 sec.]

4.145. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

4.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.
<suppressed ~32 debug messages>

4.148. Executing TECHMAP pass (map to technology primitives).

4.148.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.148.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.149. Printing statistics.

=== sp_ram ===

   Number of wires:                 12
   Number of wire bits:            246
   Number of public wires:           5
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     $_DFF_P_                       33
     $_MUX_                         32
     $_NOT_                          1
     TDP_RAM36K                      1

4.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.151. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.153. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.155. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=33, #solve=0, #remove=0, time=0.00 sec.]

4.156. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

4.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.160. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.161. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.162. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.163. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=33, #solve=0, #remove=0, time=0.00 sec.]

4.164. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

4.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.169. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.171. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=33, #solve=0, #remove=0, time=0.00 sec.]

4.172. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=33, #solve=0, #remove=0, time=0.00 sec.]

4.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

4.175. Printing statistics.

=== sp_ram ===

   Number of wires:                 11
   Number of wire bits:            214
   Number of public wires:           5
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     $_DFF_P_                       33
     $_MUX_                         32
     $_NOT_                          1
     TDP_RAM36K                      1

   Number of Generic REGs:          33

ABC-DFF iteration : 1

4.176. Executing ABC pass (technology mapping using ABC).

4.176.1. Summary of detected clock domains:
  67 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.176.2. Extracting gate netlist of module `\sp_ram' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 66 gates and 131 wires to a netlist network with 65 inputs and 66 outputs (dfl=1).

4.176.2.1. Executing ABC.
[Time = 0.07 sec.]

4.177. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.178. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.179. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.180. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.182. Executing OPT_SHARE pass.

4.183. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=33, #solve=0, #remove=0, time=0.00 sec.]

4.184. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..
Removed 0 unused cells and 166 unused wires.
<suppressed ~1 debug messages>

4.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.186. Executing ABC pass (technology mapping using ABC).

4.186.1. Summary of detected clock domains:
  67 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.186.2. Extracting gate netlist of module `\sp_ram' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 66 gates and 131 wires to a netlist network with 65 inputs and 66 outputs (dfl=1).

4.186.2.1. Executing ABC.
[Time = 0.07 sec.]

4.187. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.189. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.190. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.192. Executing OPT_SHARE pass.

4.193. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=33, #solve=0, #remove=0, time=0.00 sec.]

4.194. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..
Removed 0 unused cells and 197 unused wires.
<suppressed ~1 debug messages>

4.195. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.196. Executing ABC pass (technology mapping using ABC).

4.196.1. Summary of detected clock domains:
  67 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.196.2. Extracting gate netlist of module `\sp_ram' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 66 gates and 131 wires to a netlist network with 65 inputs and 66 outputs (dfl=2).

4.196.2.1. Executing ABC.
[Time = 0.08 sec.]

4.197. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.198. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.199. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.200. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.201. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.202. Executing OPT_SHARE pass.

4.203. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=33, #solve=0, #remove=0, time=0.00 sec.]

4.204. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..
Removed 0 unused cells and 197 unused wires.
<suppressed ~1 debug messages>

4.205. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.206. Executing ABC pass (technology mapping using ABC).

4.206.1. Summary of detected clock domains:
  67 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.206.2. Extracting gate netlist of module `\sp_ram' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 66 gates and 131 wires to a netlist network with 65 inputs and 66 outputs (dfl=2).

4.206.2.1. Executing ABC.
[Time = 0.08 sec.]

4.207. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.208. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.209. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.210. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.211. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.212. Executing OPT_SHARE pass.

4.213. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=33, #solve=0, #remove=0, time=0.00 sec.]

4.214. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..
Removed 0 unused cells and 197 unused wires.
<suppressed ~1 debug messages>

4.215. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.216. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.217. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.218. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.219. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.220. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.221. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.222. Executing OPT_SHARE pass.

4.223. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=33, #solve=0, #remove=0, time=0.00 sec.]

4.224. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

4.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.227. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.228. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.229. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.230. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.231. Executing OPT_SHARE pass.

4.232. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=33, #solve=0, #remove=0, time=0.00 sec.]

4.233. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.234. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

4.235. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.236. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.237. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.238. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.239. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.240. Executing OPT_SHARE pass.

4.241. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=33, #solve=0, #remove=0, time=0.00 sec.]

4.242. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=33, #solve=0, #remove=0, time=0.00 sec.]

4.243. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.244. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

4.245. Executing BMUXMAP pass.

4.246. Executing DEMUXMAP pass.

4.247. Executing ABC pass (technology mapping using ABC).

4.247.1. Extracting gate netlist of module `\sp_ram' to `<abc-temp-dir>/input.blif'..
Extracted 33 gates and 99 wires to a netlist network with 66 inputs and 33 outputs (dfl=1).

4.247.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.08 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.09 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.12 sec. at Pass 2]{map}[6]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.15 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.19 sec. at Pass 4]{map}[36]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.52 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.52 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.53 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.52 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.50 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    3.32 sec.
[Time = 5.38 sec.]

4.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.249. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.250. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.251. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.252. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.253. Executing OPT_SHARE pass.

4.254. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=33, #solve=0, #remove=0, time=0.00 sec.]

4.255. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..
Removed 0 unused cells and 99 unused wires.
<suppressed ~1 debug messages>

4.256. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

4.257. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.258. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.259. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.260. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.261. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.262. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.263. Executing OPT_SHARE pass.

4.264. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=33, #solve=0, #remove=0, time=0.00 sec.]

4.265. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

4.267. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.268. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.269. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.270. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.271. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.272. Executing OPT_SHARE pass.

4.273. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=33, #solve=0, #remove=0, time=0.00 sec.]

4.274. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=33, #solve=0, #remove=0, time=0.00 sec.]

4.275. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

4.277. Printing statistics.

=== sp_ram ===

   Number of wires:                 42
   Number of wire bits:            214
   Number of public wires:           5
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     $_DFF_P_                       33
     $lut                           33
     TDP_RAM36K                      1

4.278. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.279. Executing RS_DFFSR_CONV pass.

4.280. Printing statistics.

=== sp_ram ===

   Number of wires:                 42
   Number of wire bits:            214
   Number of public wires:           5
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     $_DFF_P_                       33
     $lut                           33
     TDP_RAM36K                      1

4.281. Executing TECHMAP pass (map to technology primitives).

4.281.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.281.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.281.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~186 debug messages>

4.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.
<suppressed ~192 debug messages>

4.283. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.284. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.285. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.286. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.287. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..
Removed 0 unused cells and 196 unused wires.
<suppressed ~1 debug messages>

4.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.289. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.290. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.291. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.292. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.293. Executing OPT_SHARE pass.

4.294. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.295. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.296. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

4.297. Executing TECHMAP pass (map to technology primitives).

4.297.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.297.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.298. Executing ABC pass (technology mapping using ABC).

4.298.1. Extracting gate netlist of module `\sp_ram' to `<abc-temp-dir>/input.blif'..
Extracted 33 gates and 99 wires to a netlist network with 66 inputs and 33 outputs (dfl=1).

4.298.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.10 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.09 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.09 sec. at Pass 2]{map}[6]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.15 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.18 sec. at Pass 4]{map}[36]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.48 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.53 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.51 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.52 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  66  #Luts =    33  Max Lvl =   1  Avg Lvl =   0.97  [   0.51 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    3.32 sec.
[Time = 5.38 sec.]

4.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

4.300. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.301. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sp_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.302. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sp_ram.
Performed a total of 0 changes.

4.303. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sp_ram'.
Removed a total of 0 cells.

4.304. Executing OPT_SHARE pass.

4.305. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.306. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..
Removed 0 unused cells and 99 unused wires.
<suppressed ~1 debug messages>

4.307. Executing OPT_EXPR pass (perform const folding).
Optimizing module sp_ram.

RUN-OPT ITERATIONS DONE : 1

4.308. Executing HIERARCHY pass (managing design hierarchy).

4.308.1. Analyzing design hierarchy..
Top module:  \sp_ram

4.308.2. Analyzing design hierarchy..
Top module:  \sp_ram
Removed 0 unused modules.

4.309. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sp_ram..

4.310. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.311. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-314.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:324.1-335.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:345.1-363.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:373.1-379.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:389.1-395.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:405.1-411.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:421.1-427.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:437.1-443.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:453.1-459.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:469.1-481.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:491.1-503.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:513.1-526.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:536.1-549.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:559.1-566.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:576.1-587.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:597.1-606.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:616.1-632.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:642.1-657.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:667.1-681.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:691.1-708.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:718.1-757.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:767.1-806.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:816.1-822.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:832.1-838.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:848.1-856.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:866.1-874.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:884.1-937.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:947.1-976.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:993.1-998.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1006.1-1011.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1020.1-1026.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1034.1-1040.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1049.1-1055.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1064.1-1070.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1075.1-1125.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1130.1-1164.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1169.1-1215.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.312. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on sp_ram.clk[0].

4.313. Executing TECHMAP pass (map to technology primitives).

4.313.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.313.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.314. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port sp_ram.clk using rs__I_BUF.
Mapping port sp_ram.addr using rs__I_BUF.
Mapping port sp_ram.data using rs__I_BUF.
Mapping port sp_ram.q using rs__O_BUF.
Mapping port sp_ram.we using rs__I_BUF.

4.315. Executing TECHMAP pass (map to technology primitives).

4.315.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.315.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~82 debug messages>

4.316. Printing statistics.

=== sp_ram ===

   Number of wires:                279
   Number of wire bits:            522
   Number of public wires:           5
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                144
     $lut                           33
     CLK_BUF                         1
     DFFRE                          33
     I_BUF                          44
     O_BUF                          32
     TDP_RAM36K                      1

4.317. Executing TECHMAP pass (map to technology primitives).

4.317.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.317.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~75 debug messages>

4.318. Printing statistics.

=== sp_ram ===

   Number of wires:                345
   Number of wire bits:            652
   Number of public wires:           5
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                144
     CLK_BUF                         1
     DFFRE                          33
     I_BUF                          44
     LUT1                            1
     LUT3                           32
     O_BUF                          32
     TDP_RAM36K                      1

   Number of LUTs:                  33
   Number of REGs:                  33
   Number of CARRY ADDERs:           0

4.319. Executing SPLITNETS pass (splitting up multi-bit signals).

4.320. Executing HIERARCHY pass (managing design hierarchy).

4.320.1. Analyzing design hierarchy..
Top module:  \sp_ram

4.320.2. Analyzing design hierarchy..
Top module:  \sp_ram
Removed 0 unused modules.

Dumping port properties into 'port_info.json' file.

5. Executing Verilog backend.
Dumping module `\sp_ram'.

6. Executing BLIF backend.

7. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_sp_ram.
<suppressed ~1 debug messages>

8. Executing Verilog backend.
Dumping module `\sp_ram'.

9. Executing BLIF backend.
Run Script

10. Executing Verilog backend.
Dumping module `\sp_ram'.

11. Executing BLIF backend.

12. Executing Verilog backend.
Dumping module `\fabric_sp_ram'.

13. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 8ecfa446aa, CPU: user 0.95s system 0.06s, MEM: 21.74 MB peak
Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (149 sec), 0% 44x read_verilog (0 sec), ...
INFO: SYN: Design sp_ram is synthesized
INFO: PAC: ##################################################
INFO: PAC: Packing for design: sp_ram
INFO: PAC: ##################################################
INFO: PAC: ##################################################
INFO: PAC: Analysis for design: sp_ram
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: sp_ram, skipping analysis.
INFO: PAC: Top Modules: sp_ram

INFO: PAC: Constraint: create_clock -period 5 $auto$clkbufmap.cc:298:execute$1487 
INFO: PAC: Constraint: set_input_delay 1 -clock clk [get_ports {*}] 
INFO: PAC: Constraint: set_output_delay 1 -clock clk [get_ports {*}] 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/fabric_sp_ram_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report sp_ram_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top sp_ram --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/placement/fabric_sp_ram_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/routing/fabric_sp_ram_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/fabric_sp_ram_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report sp_ram_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top sp_ram --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/placement/fabric_sp_ram_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/routing/fabric_sp_ram_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_sp_ram_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/placement/fabric_sp_ram_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/routing/fabric_sp_ram_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +1.2 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/fabric_sp_ram_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.1 MiB, delta_rss +1.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 72
Swept block(s)      : 32
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 146
    .input   :      44
    .output  :      32
    0-LUT    :       3
    6-LUT    :      33
    RS_TDP36K:       1
    dffre    :      33
  Nets  : 145
    Avg Fanout:     2.8
    Max Fanout:   102.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 558
  Timing Graph Edges: 822
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$1487' Fanout: 37 pins (6.6%), 34 blocks (23.3%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$q[0]'
Warning 168: set_input_delay command matched but was not applied to primary output '$iopadmap$q[1]'
Warning 169: set_input_delay command matched but was not applied to primary output '$iopadmap$q[2]'
Warning 170: set_input_delay command matched but was not applied to primary output '$iopadmap$q[3]'
Warning 171: set_input_delay command matched but was not applied to primary output '$iopadmap$q[4]'
Warning 172: set_input_delay command matched but was not applied to primary output '$iopadmap$q[5]'
Warning 173: set_input_delay command matched but was not applied to primary output '$iopadmap$q[6]'
Warning 174: set_input_delay command matched but was not applied to primary output '$iopadmap$q[7]'
Warning 175: set_input_delay command matched but was not applied to primary output '$iopadmap$q[8]'
Warning 176: set_input_delay command matched but was not applied to primary output '$iopadmap$q[9]'
Warning 177: set_input_delay command matched but was not applied to primary output '$iopadmap$q[10]'
Warning 178: set_input_delay command matched but was not applied to primary output '$iopadmap$q[11]'
Warning 179: set_input_delay command matched but was not applied to primary output '$iopadmap$q[12]'
Warning 180: set_input_delay command matched but was not applied to primary output '$iopadmap$q[13]'
Warning 181: set_input_delay command matched but was not applied to primary output '$iopadmap$q[14]'
Warning 182: set_input_delay command matched but was not applied to primary output '$iopadmap$q[15]'
Warning 183: set_input_delay command matched but was not applied to primary output '$iopadmap$q[16]'
Warning 184: set_input_delay command matched but was not applied to primary output '$iopadmap$q[17]'
Warning 185: set_input_delay command matched but was not applied to primary output '$iopadmap$q[18]'
Warning 186: set_input_delay command matched but was not applied to primary output '$iopadmap$q[19]'
Warning 187: set_input_delay command matched but was not applied to primary output '$iopadmap$q[20]'
Warning 188: set_input_delay command matched but was not applied to primary output '$iopadmap$q[21]'
Warning 189: set_input_delay command matched but was not applied to primary output '$iopadmap$q[22]'
Warning 190: set_input_delay command matched but was not applied to primary output '$iopadmap$q[23]'
Warning 191: set_input_delay command matched but was not applied to primary output '$iopadmap$q[24]'
Warning 192: set_input_delay command matched but was not applied to primary output '$iopadmap$q[25]'
Warning 193: set_input_delay command matched but was not applied to primary output '$iopadmap$q[26]'
Warning 194: set_input_delay command matched but was not applied to primary output '$iopadmap$q[27]'
Warning 195: set_input_delay command matched but was not applied to primary output '$iopadmap$q[28]'
Warning 196: set_input_delay command matched but was not applied to primary output '$iopadmap$q[29]'
Warning 197: set_input_delay command matched but was not applied to primary output '$iopadmap$q[30]'
Warning 198: set_input_delay command matched but was not applied to primary output '$iopadmap$q[31]'
Warning 199: set_output_delay command matched but was not applied to primary input '$auto$clkbufmap.cc:298:execute$1487'
Warning 200: set_output_delay command matched but was not applied to primary input '$iopadmap$we'
Warning 201: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[0]'
Warning 202: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[1]'
Warning 203: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[2]'
Warning 204: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[3]'
Warning 205: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[4]'
Warning 206: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[5]'
Warning 207: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[6]'
Warning 208: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[7]'
Warning 209: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[8]'
Warning 210: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[9]'
Warning 211: set_output_delay command matched but was not applied to primary input '$iopadmap$data[0]'
Warning 212: set_output_delay command matched but was not applied to primary input '$iopadmap$data[1]'
Warning 213: set_output_delay command matched but was not applied to primary input '$iopadmap$data[2]'
Warning 214: set_output_delay command matched but was not applied to primary input '$iopadmap$data[3]'
Warning 215: set_output_delay command matched but was not applied to primary input '$iopadmap$data[4]'
Warning 216: set_output_delay command matched but was not applied to primary input '$iopadmap$data[5]'
Warning 217: set_output_delay command matched but was not applied to primary input '$iopadmap$data[6]'
Warning 218: set_output_delay command matched but was not applied to primary input '$iopadmap$data[7]'
Warning 219: set_output_delay command matched but was not applied to primary input '$iopadmap$data[8]'
Warning 220: set_output_delay command matched but was not applied to primary input '$iopadmap$data[9]'
Warning 221: set_output_delay command matched but was not applied to primary input '$iopadmap$data[10]'
Warning 222: set_output_delay command matched but was not applied to primary input '$iopadmap$data[11]'
Warning 223: set_output_delay command matched but was not applied to primary input '$iopadmap$data[12]'
Warning 224: set_output_delay command matched but was not applied to primary input '$iopadmap$data[13]'
Warning 225: set_output_delay command matched but was not applied to primary input '$iopadmap$data[14]'
Warning 226: set_output_delay command matched but was not applied to primary input '$iopadmap$data[15]'
Warning 227: set_output_delay command matched but was not applied to primary input '$iopadmap$data[16]'
Warning 228: set_output_delay command matched but was not applied to primary input '$iopadmap$data[17]'
Warning 229: set_output_delay command matched but was not applied to primary input '$iopadmap$data[18]'
Warning 230: set_output_delay command matched but was not applied to primary input '$iopadmap$data[19]'
Warning 231: set_output_delay command matched but was not applied to primary input '$iopadmap$data[20]'
Warning 232: set_output_delay command matched but was not applied to primary input '$iopadmap$data[21]'
Warning 233: set_output_delay command matched but was not applied to primary input '$iopadmap$data[22]'
Warning 234: set_output_delay command matched but was not applied to primary input '$iopadmap$data[23]'
Warning 235: set_output_delay command matched but was not applied to primary input '$iopadmap$data[24]'
Warning 236: set_output_delay command matched but was not applied to primary input '$iopadmap$data[25]'
Warning 237: set_output_delay command matched but was not applied to primary input '$iopadmap$data[26]'
Warning 238: set_output_delay command matched but was not applied to primary input '$iopadmap$data[27]'
Warning 239: set_output_delay command matched but was not applied to primary input '$iopadmap$data[28]'
Warning 240: set_output_delay command matched but was not applied to primary input '$iopadmap$data[29]'
Warning 241: set_output_delay command matched but was not applied to primary input '$iopadmap$data[30]'
Warning 242: set_output_delay command matched but was not applied to primary input '$iopadmap$data[31]'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:298:execute$1487' Source: '$auto$clkbufmap.cc:298:execute$1487.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.4 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/fabric_sp_ram_post_synth.eblif'.

After removing unused inputs...
	total blocks: 146, total nets: 145, total inputs: 44, total outputs: 32
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     5/146       3%                            2    12 x 10    
    10/146       6%                            2    12 x 10    
    15/146      10%                            2    12 x 10    
    20/146      13%                            3    12 x 10    
    25/146      17%                            3    12 x 10    
    30/146      20%                            3    12 x 10    
    35/146      23%                            4    12 x 10    
    40/146      27%                            4    12 x 10    
    45/146      30%                            4    12 x 10    
    50/146      34%                            4    12 x 10    
    55/146      37%                            5    12 x 10    
    60/146      41%                            5    12 x 10    
    65/146      44%                            5    12 x 10    
    70/146      47%                            9    12 x 10    
    75/146      51%                           14    12 x 10    
    80/146      54%                           19    12 x 10    
    85/146      58%                           24    12 x 10    
    90/146      61%                           29    12 x 10    
    95/146      65%                           34    12 x 10    
   100/146      68%                           38    12 x 10    
   105/146      71%                           40    12 x 10    
   110/146      75%                           45    12 x 10    
   115/146      78%                           50    12 x 10    
   120/146      82%                           55    12 x 10    
   125/146      85%                           60    12 x 10    
   130/146      89%                           65    12 x 10    
   135/146      92%                           70    12 x 10    
   140/146      95%                           75    12 x 10    
   145/146      99%                           80    12 x 10    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 35
  LEs used for logic and registers    : 0
  LEs used for logic only             : 35
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.3328e-05 sec
Full Max Req/Worst Slack updates 1 in 1.4756e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.397e-05 sec
FPGA sized to 12 x 10 (castor10x8_heterogeneous)
Device Utilization: 0.08 (target 1.00)
	Block Utilization: 0.03 Type: io
	Block Utilization: 0.14 Type: clb
	Block Utilization: 0.50 Type: bram

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         76                               0.421053                     0.578947   
       clb          5                                     17                          8.4   
       dsp          0                                      0                            0   
      bram          1                                     65                           32   
Absorbed logical nets 27 out of 145 nets, 118 nets not absorbed.

Netlist conversion complete.

# Packing took 0.13 seconds (max_rss 21.8 MiB, delta_rss +2.1 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.06 seconds (max_rss 60.2 MiB, delta_rss +38.4 MiB)
Warning 243: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 118
Netlist num_blocks: 82
Netlist EMPTY blocks: 0.
Netlist io blocks: 76.
Netlist clb blocks: 5.
Netlist dsp blocks: 0.
Netlist bram blocks: 1.
Netlist inputs pins: 44
Netlist output pins: 32

Pb types usage...
  io             : 76
   io_output     : 32
    outpad       : 32
   io_input      : 44
    inpad        : 44
  clb            : 5
   clb_lr        : 5
    fle          : 35
     ble5        : 69
      lut5       : 36
       lut       : 36
      ff         : 33
       DFFRE     : 33
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		76	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		5	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.08 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.14 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.50 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 60.3 MiB, delta_rss +0.0 MiB)
Warning 244: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 245: Sized nonsensical R=0 transistor to minimum width
Warning 246: Sized nonsensical R=0 transistor to minimum width
Warning 247: Sized nonsensical R=0 transistor to minimum width
Warning 248: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.51 seconds (max_rss 60.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.53 seconds (max_rss 60.3 MiB, delta_rss +0.0 MiB)


Flow timing analysis took 0.00234046 seconds (0.00227098 STA, 6.9489e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 0.93 seconds (max_rss 60.3 MiB)
INFO: PAC: Design sp_ram is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: sp_ram
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/sp_ram_post_synth.eblif --output sp_ram_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/config.json

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/sp_ram_post_synth.eblif
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/config.json
	--output	sp_ram_pin_loc.place

  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
        pcf_name (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/sp_ram_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : sp_ram_pin_loc.place
	 assign_method= in_define_order
	 usage_requirement_1 : false
	 usage_requirement_2 : true
port_info cmd option not specified => using blif
... reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/sp_ram_post_synth.eblif

read_csv_file() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
pin_c CsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv )  num_udes_pins= 76
CReader::parse()  nr_= 1217  nc_= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 1217  num_cols= 76  start_GBOX_GPIO_row_= 404

 ==        first row with Customer Internal Name : 2  (bcd-0   grp:System    BOOT_RST_N    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:  fc:  ci:BOOT_RST_N  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:0)
 == first row with unique Customer Internal Name : 15  (bcd-13   grp:GPIO    BOOT_CONFIG_DONE_GPIO_0    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A_6648  fc:fpga_pad_i[0]  ci:SOC_GPIO0_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:13)
 ==   first row with only Customer Internal Name : 15  (bcd-13   grp:GPIO    BOOT_CONFIG_DONE_GPIO_0    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A_6648  fc:fpga_pad_i[0]  ci:SOC_GPIO0_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:13)
 ==         last row with Customer Internal Name : 388  (bcd-386   grp:AHB_S    VCC_HP_AUX    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:A2F_4977  fc:fpga_hs_hsel[0]  ci:s0_hsel_i  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:386)
  num_rows= 1217  num_cols= 76  start_GBOX_GPIO_row_= 404  start_CustomerInternal_row_= 0  start_MODE_col_= 14
  bcd_GBGPIO_.size()= 750  bcd_AXI_.size()= 0


	  ***  pin_c  read_csv_file  SUCCEEDED  ***

	  has_edits : 1

create_temp_pcf() : 6058.temp_pcf.pcf
  input_idx, output_idx are indexing user_design_inputs_, user_design_outputs_
  input_idx.size()= 44  output_idx.size()= 32
--- writing pcf inputs (44)
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
--- writing pcf outputs (32)
  no o-tile
[Error] pin_c: failed getting device pin for output pin: BOOT_PWM1_GPIO_11
NOTE: increased otile_overlap_level_ to 2 on i=28


after create_temp_pcf() #errors: 1
	 pin_c: NOTE ERRORs: 1


pin_c:  PinPlacer::read_pcf()
pin_c:  current directory= /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/placement
PcfReader::read_pcf( 6058.temp_pcf.pcf )
done  PcfReader::read_pcf().  commands_.size()= 76  has_error= false

pinc::write_dot_place() __ Creating .place file  get_param(--output) : sp_ram_pin_loc.place
  input pin TRANSLATED: data[0] --> $iopadmap$data[0]
  input pin TRANSLATED: data[1] --> $iopadmap$data[1]
  input pin TRANSLATED: data[2] --> $iopadmap$data[2]
  input pin TRANSLATED: data[3] --> $iopadmap$data[3]
  input pin TRANSLATED: data[4] --> $iopadmap$data[4]
  input pin TRANSLATED: data[5] --> $iopadmap$data[5]
  input pin TRANSLATED: data[6] --> $iopadmap$data[6]
  input pin TRANSLATED: data[7] --> $iopadmap$data[7]
  input pin TRANSLATED: data[8] --> $iopadmap$data[8]
  input pin TRANSLATED: data[9] --> $iopadmap$data[9]
  input pin TRANSLATED: data[10] --> $iopadmap$data[10]
  input pin TRANSLATED: data[11] --> $iopadmap$data[11]
  input pin TRANSLATED: data[12] --> $iopadmap$data[12]
  input pin TRANSLATED: data[13] --> $iopadmap$data[13]
  input pin TRANSLATED: data[14] --> $iopadmap$data[14]
  input pin TRANSLATED: data[15] --> $iopadmap$data[15]
  input pin TRANSLATED: data[16] --> $iopadmap$data[16]
  input pin TRANSLATED: data[17] --> $iopadmap$data[17]
  input pin TRANSLATED: data[18] --> $iopadmap$data[18]
  input pin TRANSLATED: data[19] --> $iopadmap$data[19]
  input pin TRANSLATED: data[20] --> $iopadmap$data[20]
  input pin TRANSLATED: data[21] --> $iopadmap$data[21]
  input pin TRANSLATED: data[22] --> $iopadmap$data[22]
  input pin TRANSLATED: data[23] --> $iopadmap$data[23]
  input pin TRANSLATED: data[24] --> $iopadmap$data[24]
  input pin TRANSLATED: data[25] --> $iopadmap$data[25]
  input pin TRANSLATED: data[26] --> $iopadmap$data[26]
  input pin TRANSLATED: data[27] --> $iopadmap$data[27]
  input pin TRANSLATED: data[28] --> $iopadmap$data[28]
  input pin TRANSLATED: data[29] --> $iopadmap$data[29]
  input pin TRANSLATED: data[30] --> $iopadmap$data[30]
  input pin TRANSLATED: data[31] --> $iopadmap$data[31]
  input pin TRANSLATED: addr[0] --> $iopadmap$addr[0]
  input pin TRANSLATED: addr[1] --> $iopadmap$addr[1]
  input pin TRANSLATED: addr[2] --> $iopadmap$addr[2]
  input pin TRANSLATED: addr[3] --> $iopadmap$addr[3]
  input pin TRANSLATED: addr[4] --> $iopadmap$addr[4]
  input pin TRANSLATED: addr[5] --> $iopadmap$addr[5]
  input pin TRANSLATED: addr[6] --> $iopadmap$addr[6]
  input pin TRANSLATED: addr[7] --> $iopadmap$addr[7]
  input pin TRANSLATED: addr[8] --> $iopadmap$addr[8]
  input pin TRANSLATED: addr[9] --> $iopadmap$addr[9]
  input pin TRANSLATED: we --> $iopadmap$we
  input pin TRANSLATED: clk --> $iopadmap$clk
  output pin TRANSLATED: q[0] --> $iopadmap$q[0]
  output pin TRANSLATED: q[1] --> $iopadmap$q[1]
  output pin TRANSLATED: q[2] --> $iopadmap$q[2]
  output pin TRANSLATED: q[3] --> $iopadmap$q[3]
  output pin TRANSLATED: q[4] --> $iopadmap$q[4]
  output pin TRANSLATED: q[5] --> $iopadmap$q[5]
  output pin TRANSLATED: q[6] --> $iopadmap$q[6]
  output pin TRANSLATED: q[7] --> $iopadmap$q[7]
  output pin TRANSLATED: q[8] --> $iopadmap$q[8]
  output pin TRANSLATED: q[9] --> $iopadmap$q[9]
  output pin TRANSLATED: q[10] --> $iopadmap$q[10]
  output pin TRANSLATED: q[11] --> $iopadmap$q[11]
  output pin TRANSLATED: q[12] --> $iopadmap$q[12]
  output pin TRANSLATED: q[13] --> $iopadmap$q[13]
  output pin TRANSLATED: q[14] --> $iopadmap$q[14]
  output pin TRANSLATED: q[15] --> $iopadmap$q[15]
  output pin TRANSLATED: q[16] --> $iopadmap$q[16]
  output pin TRANSLATED: q[17] --> $iopadmap$q[17]
  output pin TRANSLATED: q[18] --> $iopadmap$q[18]
  output pin TRANSLATED: q[19] --> $iopadmap$q[19]
  output pin TRANSLATED: q[20] --> $iopadmap$q[20]
  output pin TRANSLATED: q[21] --> $iopadmap$q[21]
  output pin TRANSLATED: q[22] --> $iopadmap$q[22]
  output pin TRANSLATED: q[23] --> $iopadmap$q[23]
  output pin TRANSLATED: q[24] --> $iopadmap$q[24]
  output pin TRANSLATED: q[25] --> $iopadmap$q[25]
  output pin TRANSLATED: q[26] --> $iopadmap$q[26]
  output pin TRANSLATED: q[27] --> $iopadmap$q[27]
  output pin TRANSLATED: q[28] --> $iopadmap$q[28]
  output pin TRANSLATED: q[29] --> $iopadmap$q[29]
  output pin TRANSLATED: q[30] --> $iopadmap$q[30]
  output pin TRANSLATED: q[31] --> $iopadmap$q[31]

written 76 pins to sp_ram_pin_loc.place
  min_pt_row= 13  max_pt_row= 1130

PinPlacer::map_clocks()..
PinPlacer::map_clocks() returns NOP

pin_c done:  read_and_write() succeeded.  map_clk_status= 0

	 pin_c: NOTE ERRORs: 1
	 itile_overlap_level_= 1  otile_overlap_level_= 2
	 pin_c: number of inputs = 44  number of outputs = 32
======== stats:
 --> got 44 inputs and 32 outputs
  min_pt_row= 15  max_pt_row= 1132
  row0_GBOX_GPIO()= 404  row0_CustomerInternal()= 0

ROW-RECORD stats ( numRows= 1217 )
              No_dir : 509
           Input_dir : 306
          Output_dir : 198
         HasBoth_dir : 126
      AllEnabled_dir : 78
        #AXI = 0
       #GPIO = 98
  #GBOX_GPIO = 750
   #inp_colm A2F = 429
   #out_colm F2A = 688
======== end stats.

	 pin_c: NOTE ERRORs: 1
	 itile_overlap_level_= 1  otile_overlap_level_= 2
	 pin_c: number of inputs = 44   number of outputs = 32

	 pin_c: NOTE ERRORs: 1

Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/fabric_sp_ram_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report sp_ram_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top sp_ram --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/placement/fabric_sp_ram_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/routing/fabric_sp_ram_post_synth.route --place --fix_clusters sp_ram_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/fabric_sp_ram_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report sp_ram_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top sp_ram --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/placement/fabric_sp_ram_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/routing/fabric_sp_ram_post_synth.route --place --fix_clusters sp_ram_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_05_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_sp_ram_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/placement/fabric_sp_ram_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/routing/fabric_sp_ram_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'sp_ram_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: sp_ram_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +1.1 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/synthesis/fabric_sp_ram_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.1 MiB, delta_rss +1.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 72
Swept block(s)      : 32
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 146
    .input   :      44
    .output  :      32
    0-LUT    :       3
    6-LUT    :      33
    RS_TDP36K:       1
    dffre    :      33
  Nets  : 145
    Avg Fanout:     2.8
    Max Fanout:   102.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 558
  Timing Graph Edges: 822
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$1487' Fanout: 37 pins (6.6%), 34 blocks (23.3%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$q[0]'
Warning 168: set_input_delay command matched but was not applied to primary output '$iopadmap$q[1]'
Warning 169: set_input_delay command matched but was not applied to primary output '$iopadmap$q[2]'
Warning 170: set_input_delay command matched but was not applied to primary output '$iopadmap$q[3]'
Warning 171: set_input_delay command matched but was not applied to primary output '$iopadmap$q[4]'
Warning 172: set_input_delay command matched but was not applied to primary output '$iopadmap$q[5]'
Warning 173: set_input_delay command matched but was not applied to primary output '$iopadmap$q[6]'
Warning 174: set_input_delay command matched but was not applied to primary output '$iopadmap$q[7]'
Warning 175: set_input_delay command matched but was not applied to primary output '$iopadmap$q[8]'
Warning 176: set_input_delay command matched but was not applied to primary output '$iopadmap$q[9]'
Warning 177: set_input_delay command matched but was not applied to primary output '$iopadmap$q[10]'
Warning 178: set_input_delay command matched but was not applied to primary output '$iopadmap$q[11]'
Warning 179: set_input_delay command matched but was not applied to primary output '$iopadmap$q[12]'
Warning 180: set_input_delay command matched but was not applied to primary output '$iopadmap$q[13]'
Warning 181: set_input_delay command matched but was not applied to primary output '$iopadmap$q[14]'
Warning 182: set_input_delay command matched but was not applied to primary output '$iopadmap$q[15]'
Warning 183: set_input_delay command matched but was not applied to primary output '$iopadmap$q[16]'
Warning 184: set_input_delay command matched but was not applied to primary output '$iopadmap$q[17]'
Warning 185: set_input_delay command matched but was not applied to primary output '$iopadmap$q[18]'
Warning 186: set_input_delay command matched but was not applied to primary output '$iopadmap$q[19]'
Warning 187: set_input_delay command matched but was not applied to primary output '$iopadmap$q[20]'
Warning 188: set_input_delay command matched but was not applied to primary output '$iopadmap$q[21]'
Warning 189: set_input_delay command matched but was not applied to primary output '$iopadmap$q[22]'
Warning 190: set_input_delay command matched but was not applied to primary output '$iopadmap$q[23]'
Warning 191: set_input_delay command matched but was not applied to primary output '$iopadmap$q[24]'
Warning 192: set_input_delay command matched but was not applied to primary output '$iopadmap$q[25]'
Warning 193: set_input_delay command matched but was not applied to primary output '$iopadmap$q[26]'
Warning 194: set_input_delay command matched but was not applied to primary output '$iopadmap$q[27]'
Warning 195: set_input_delay command matched but was not applied to primary output '$iopadmap$q[28]'
Warning 196: set_input_delay command matched but was not applied to primary output '$iopadmap$q[29]'
Warning 197: set_input_delay command matched but was not applied to primary output '$iopadmap$q[30]'
Warning 198: set_input_delay command matched but was not applied to primary output '$iopadmap$q[31]'
Warning 199: set_output_delay command matched but was not applied to primary input '$auto$clkbufmap.cc:298:execute$1487'
Warning 200: set_output_delay command matched but was not applied to primary input '$iopadmap$we'
Warning 201: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[0]'
Warning 202: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[1]'
Warning 203: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[2]'
Warning 204: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[3]'
Warning 205: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[4]'
Warning 206: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[5]'
Warning 207: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[6]'
Warning 208: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[7]'
Warning 209: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[8]'
Warning 210: set_output_delay command matched but was not applied to primary input '$iopadmap$addr[9]'
Warning 211: set_output_delay command matched but was not applied to primary input '$iopadmap$data[0]'
Warning 212: set_output_delay command matched but was not applied to primary input '$iopadmap$data[1]'
Warning 213: set_output_delay command matched but was not applied to primary input '$iopadmap$data[2]'
Warning 214: set_output_delay command matched but was not applied to primary input '$iopadmap$data[3]'
Warning 215: set_output_delay command matched but was not applied to primary input '$iopadmap$data[4]'
Warning 216: set_output_delay command matched but was not applied to primary input '$iopadmap$data[5]'
Warning 217: set_output_delay command matched but was not applied to primary input '$iopadmap$data[6]'
Warning 218: set_output_delay command matched but was not applied to primary input '$iopadmap$data[7]'
Warning 219: set_output_delay command matched but was not applied to primary input '$iopadmap$data[8]'
Warning 220: set_output_delay command matched but was not applied to primary input '$iopadmap$data[9]'
Warning 221: set_output_delay command matched but was not applied to primary input '$iopadmap$data[10]'
Warning 222: set_output_delay command matched but was not applied to primary input '$iopadmap$data[11]'
Warning 223: set_output_delay command matched but was not applied to primary input '$iopadmap$data[12]'
Warning 224: set_output_delay command matched but was not applied to primary input '$iopadmap$data[13]'
Warning 225: set_output_delay command matched but was not applied to primary input '$iopadmap$data[14]'
Warning 226: set_output_delay command matched but was not applied to primary input '$iopadmap$data[15]'
Warning 227: set_output_delay command matched but was not applied to primary input '$iopadmap$data[16]'
Warning 228: set_output_delay command matched but was not applied to primary input '$iopadmap$data[17]'
Warning 229: set_output_delay command matched but was not applied to primary input '$iopadmap$data[18]'
Warning 230: set_output_delay command matched but was not applied to primary input '$iopadmap$data[19]'
Warning 231: set_output_delay command matched but was not applied to primary input '$iopadmap$data[20]'
Warning 232: set_output_delay command matched but was not applied to primary input '$iopadmap$data[21]'
Warning 233: set_output_delay command matched but was not applied to primary input '$iopadmap$data[22]'
Warning 234: set_output_delay command matched but was not applied to primary input '$iopadmap$data[23]'
Warning 235: set_output_delay command matched but was not applied to primary input '$iopadmap$data[24]'
Warning 236: set_output_delay command matched but was not applied to primary input '$iopadmap$data[25]'
Warning 237: set_output_delay command matched but was not applied to primary input '$iopadmap$data[26]'
Warning 238: set_output_delay command matched but was not applied to primary input '$iopadmap$data[27]'
Warning 239: set_output_delay command matched but was not applied to primary input '$iopadmap$data[28]'
Warning 240: set_output_delay command matched but was not applied to primary input '$iopadmap$data[29]'
Warning 241: set_output_delay command matched but was not applied to primary input '$iopadmap$data[30]'
Warning 242: set_output_delay command matched but was not applied to primary input '$iopadmap$data[31]'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:298:execute$1487' Source: '$auto$clkbufmap.cc:298:execute$1487.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/jira/sp_ram/run_1/synth_1_1/impl_1_1_1/packing/fabric_sp_ram_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.06 seconds (max_rss 59.0 MiB, delta_rss +39.2 MiB)
Warning 243: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 118
Netlist num_blocks: 82
Netlist EMPTY blocks: 0.
Netlist io blocks: 76.
Netlist clb blocks: 5.
Netlist dsp blocks: 0.
Netlist bram blocks: 1.
Netlist inputs pins: 44
Netlist output pins: 32

Pb types usage...
  io             : 76
   io_output     : 32
    outpad       : 32
   io_input      : 44
    inpad        : 44
  clb            : 5
   clb_lr        : 5
    fle          : 35
     ble5        : 69
      lut5       : 36
       lut       : 36
      ff         : 33
       DFFRE     : 33
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		76	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		5	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.08 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.13 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.14 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.50 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
Warning 244: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 245: Sized nonsensical R=0 transistor to minimum width
Warning 246: Sized nonsensical R=0 transistor to minimum width
Warning 247: Sized nonsensical R=0 transistor to minimum width
Warning 248: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.49 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.51 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.59 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 249: Found no more sample locations for SOURCE in io_top
Warning 250: Found no more sample locations for OPIN in io_top
Warning 251: Found no more sample locations for SOURCE in io_right
Warning 252: Found no more sample locations for OPIN in io_right
Warning 253: Found no more sample locations for SOURCE in io_bottom
Warning 254: Found no more sample locations for OPIN in io_bottom
Warning 255: Found no more sample locations for SOURCE in io_left
Warning 256: Found no more sample locations for OPIN in io_left
Warning 257: Found no more sample locations for SOURCE in clb
Warning 258: Found no more sample locations for OPIN in clb
Warning 259: Found no more sample locations for SOURCE in dsp
Warning 260: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.59 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 261: Unable to route between blocks at (1,1) and (1,9) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (1,1) and (2,9) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (1,1) and (3,9) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (1,1) and (4,9) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (1,1) and (5,9) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (1,1) and (6,9) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (1,1) and (7,9) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (1,1) and (8,9) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (1,1) and (9,9) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (1,1) and (10,9) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (1,1) and (11,1) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (1,1) and (11,2) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (1,1) and (11,3) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (1,1) and (11,4) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (1,1) and (11,5) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (1,1) and (11,6) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (1,1) and (11,7) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (1,1) and (11,8) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (1,1) and (11,9) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (4,4) and (4,9) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (4,4) and (5,9) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (4,4) and (6,9) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (4,4) and (7,9) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (4,4) and (8,9) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (4,4) and (9,9) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (4,4) and (10,9) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (4,4) and (11,4) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (4,4) and (11,5) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (4,4) and (11,6) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (4,4) and (11,7) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (4,4) and (11,8) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (4,4) and (11,9) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (8,6) and (0,0) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (8,6) and (0,1) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (8,6) and (0,2) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (8,6) and (0,3) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (8,6) and (0,4) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (8,6) and (0,5) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (8,6) and (0,6) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (8,6) and (1,0) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (8,6) and (2,0) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (8,6) and (3,0) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks at (8,6) and (4,0) to characterize delay (setting to inf)
Warning 304: Unable to route between blocks at (8,6) and (5,0) to characterize delay (setting to inf)
Warning 305: Unable to route between blocks at (8,6) and (6,0) to characterize delay (setting to inf)
Warning 306: Unable to route between blocks at (8,6) and (7,0) to characterize delay (setting to inf)
Warning 307: Unable to route between blocks at (8,6) and (8,0) to characterize delay (setting to inf)
Warning 308: Unable to route between blocks at (8,4) and (0,4) to characterize delay (setting to inf)
Warning 309: Unable to route between blocks at (8,4) and (0,5) to characterize delay (setting to inf)
Warning 310: Unable to route between blocks at (8,4) and (0,6) to characterize delay (setting to inf)
Warning 311: Unable to route between blocks at (8,4) and (0,7) to characterize delay (setting to inf)
Warning 312: Unable to route between blocks at (8,4) and (0,8) to characterize delay (setting to inf)
Warning 313: Unable to route between blocks at (8,4) and (0,9) to characterize delay (setting to inf)
Warning 314: Unable to route between blocks at (8,4) and (1,9) to characterize delay (setting to inf)
Warning 315: Unable to route between blocks at (8,4) and (2,9) to characterize delay (setting to inf)
Warning 316: Unable to route between blocks at (8,4) and (3,9) to characterize delay (setting to inf)
Warning 317: Unable to route between blocks at (8,4) and (4,9) to characterize delay (setting to inf)
Warning 318: Unable to route between blocks at (8,4) and (5,9) to characterize delay (setting to inf)
Warning 319: Unable to route between blocks at (8,4) and (6,9) to characterize delay (setting to inf)
Warning 320: Unable to route between blocks at (8,4) and (7,9) to characterize delay (setting to inf)
Warning 321: Unable to route between blocks at (8,4) and (8,9) to characterize delay (setting to inf)
Warning 322: Unable to route between blocks at (4,6) and (4,0) to characterize delay (setting to inf)
Warning 323: Unable to route between blocks at (4,6) and (5,0) to characterize delay (setting to inf)
Warning 324: Unable to route between blocks at (4,6) and (6,0) to characterize delay (setting to inf)
Warning 325: Unable to route between blocks at (4,6) and (7,0) to characterize delay (setting to inf)
Warning 326: Unable to route between blocks at (4,6) and (8,0) to characterize delay (setting to inf)
Warning 327: Unable to route between blocks at (4,6) and (9,0) to characterize delay (setting to inf)
Warning 328: Unable to route between blocks at (4,6) and (10,0) to characterize delay (setting to inf)
Warning 329: Unable to route between blocks at (4,6) and (11,0) to characterize delay (setting to inf)
Warning 330: Unable to route between blocks at (4,6) and (11,1) to characterize delay (setting to inf)
Warning 331: Unable to route between blocks at (4,6) and (11,2) to characterize delay (setting to inf)
Warning 332: Unable to route between blocks at (4,6) and (11,3) to characterize delay (setting to inf)
Warning 333: Unable to route between blocks at (4,6) and (11,4) to characterize delay (setting to inf)
Warning 334: Unable to route between blocks at (4,6) and (11,5) to characterize delay (setting to inf)
Warning 335: Unable to route between blocks at (4,6) and (11,6) to characterize delay (setting to inf)
## Computing delta delays took 0.48 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.49 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading sp_ram_pin_loc.place.

## Initial Placement took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiBError 1: 
Type: Placement
File: /nfs_eda_sw/softwares/Raptor/orgnl/Raptor/Backend/OpenFPGA/vtr-verilog-to-routing/vpr/src/place/place_util.cpp
Line: 458
Message: Block $iopadmap$addr[7] with ID 47 is out of range at location (51, 44). 

)
# Placement took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
The entire flow of VPR took 1.86 seconds (max_rss 59.2 MiB)
ERROR: PLC: Design sp_ram placement failed
Design sp_ram placement failed
    while executing
"place"
    (file "raptor.tcl" line 10)
