Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 01:36:00 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (30)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.968    -1194.727                    143                 5216        0.033        0.000                      0                 5216        3.020        0.000                       0                  2467  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk              -10.968    -1194.727                    143                 5216        0.033        0.000                      0                 5216        3.020        0.000                       0                  2467  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :          143  Failing Endpoints,  Worst Slack      -10.968ns,  Total Violation    -1194.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.968ns  (required time - arrival time)
  Source:                 right_rotated_addr1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            nolabel_line235/right_frame_buffer/BRAM_reg_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        20.191ns  (logic 11.699ns (57.942%)  route 8.492ns (42.058%))
  Logic Levels:           26  (CARRY4=19 LUT1=1 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2474, estimated)     1.662     5.170    clk_100mhz_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  right_rotated_addr1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     9.179 r  right_rotated_addr1/P[1]
                         net (fo=2, estimated)        0.666     9.845    right/v_pipe/P[1]
    SLICE_X12Y0          LUT3 (Prop_lut3_I2_O)        0.124     9.969 r  right/v_pipe/BRAM_reg_0_i_414__0/O
                         net (fo=1, routed)           0.000     9.969    right/v_pipe/BRAM_reg_0_i_414__0_n_0
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.502 r  right/v_pipe/BRAM_reg_0_i_306__0/CO[3]
                         net (fo=1, estimated)        0.000    10.502    right/v_pipe/BRAM_reg_0_i_306__0_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.825 r  right/v_pipe/BRAM_reg_0_i_294__0/O[1]
                         net (fo=43, estimated)       0.687    11.512    right/v_pipe/right_rotated_addr1__0[5]
    SLICE_X9Y0           LUT3 (Prop_lut3_I2_O)        0.306    11.818 r  right/v_pipe/BRAM_reg_0_i_219__0/O
                         net (fo=4, estimated)        0.667    12.485    right/v_pipe/BRAM_reg_0_i_219__0_n_0
    SLICE_X15Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.992 r  right/v_pipe/BRAM_reg_0_i_576__0/CO[3]
                         net (fo=1, estimated)        0.000    12.992    right/v_pipe/BRAM_reg_0_i_576__0_n_0
    SLICE_X15Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.106 r  right/v_pipe/BRAM_reg_0_i_551__0/CO[3]
                         net (fo=1, estimated)        0.000    13.106    right/v_pipe/BRAM_reg_0_i_551__0_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.440 r  right/v_pipe/BRAM_reg_0_i_514__0/O[1]
                         net (fo=3, estimated)        0.749    14.189    right/v_pipe/BRAM_reg_0_i_514__0_n_6
    SLICE_X4Y3           LUT3 (Prop_lut3_I2_O)        0.303    14.492 r  right/v_pipe/BRAM_reg_0_i_470__0/O
                         net (fo=1, estimated)        0.589    15.081    right/v_pipe/BRAM_reg_0_i_470__0_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.631 r  right/v_pipe/BRAM_reg_0_i_411__0/CO[3]
                         net (fo=1, estimated)        0.000    15.631    right/v_pipe/BRAM_reg_0_i_411__0_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.748 r  right/v_pipe/BRAM_reg_0_i_308__0/CO[3]
                         net (fo=1, estimated)        0.000    15.748    right/v_pipe/BRAM_reg_0_i_308__0_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.063 r  right/v_pipe/BRAM_reg_0_i_215__0/O[3]
                         net (fo=3, estimated)        0.576    16.639    right/v_pipe/BRAM_reg_0_i_215__0_n_4
    SLICE_X4Y4           LUT3 (Prop_lut3_I0_O)        0.307    16.946 r  right/v_pipe/BRAM_reg_0_i_93__0/O
                         net (fo=1, estimated)        0.694    17.640    right/v_pipe/BRAM_reg_0_i_93__0_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.166 r  right/v_pipe/BRAM_reg_0_i_52__0/CO[3]
                         net (fo=1, estimated)        0.000    18.166    right/v_pipe/BRAM_reg_0_i_52__0_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.500 f  right/v_pipe/BRAM_reg_0_i_23__0/O[1]
                         net (fo=5, estimated)        0.526    19.026    right/v_pipe/O[1]
    SLICE_X8Y2           LUT1 (Prop_lut1_I0_O)        0.303    19.329 r  right/v_pipe/BRAM_reg_0_i_575__0/O
                         net (fo=1, routed)           0.000    19.329    right/v_pipe/BRAM_reg_0_i_575__0_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.862 r  right/v_pipe/BRAM_reg_0_i_538__0/CO[3]
                         net (fo=1, estimated)        0.000    19.862    right/v_pipe/BRAM_reg_0_i_538__0_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.979 r  right/v_pipe/BRAM_reg_0_i_499__0/CO[3]
                         net (fo=1, estimated)        0.000    19.979    right/v_pipe/BRAM_reg_0_i_499__0_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.096 r  right/v_pipe/BRAM_reg_0_i_451__0/CO[3]
                         net (fo=1, estimated)        0.000    20.096    right/v_pipe/BRAM_reg_0_i_451__0_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.213 r  right/v_pipe/BRAM_reg_0_i_357__0/CO[3]
                         net (fo=1, estimated)        0.000    20.213    right/v_pipe/BRAM_reg_0_i_357__0_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.330 r  right/v_pipe/BRAM_reg_0_i_266__0/CO[3]
                         net (fo=1, estimated)        0.000    20.330    right/v_pipe/BRAM_reg_0_i_266__0_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.447 r  right/v_pipe/BRAM_reg_0_i_155__0/CO[3]
                         net (fo=1, estimated)        0.000    20.447    right/v_pipe/BRAM_reg_0_i_155__0_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.686 r  right/v_pipe/BRAM_reg_0_i_78__0/O[2]
                         net (fo=3, estimated)        1.134    21.820    right/v_pipe/BRAM_reg_0_i_78__0_n_5
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.301    22.121 r  right/v_pipe/BRAM_reg_0_i_147__0/O
                         net (fo=1, routed)           0.000    22.121    right/v_pipe/BRAM_reg_0_i_147__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.671 r  right/v_pipe/BRAM_reg_0_i_68__0/CO[3]
                         net (fo=1, estimated)        0.000    22.671    right/v_pipe/BRAM_reg_0_i_68__0_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.828 r  right/v_pipe/BRAM_reg_0_i_33__0/CO[1]
                         net (fo=14, estimated)       1.060    23.888    nolabel_line235/BRAM_reg_0_i_33__0_n_2_alias
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.329    24.217 r  nolabel_line235/BRAM_reg_0_i_13__0_comp/O
                         net (fo=4, estimated)        1.144    25.361    nolabel_line235/right_frame_buffer/ADDRARDADDR[1]
    RAMB36_X1Y3          RAMB36E1                                     r  nolabel_line235/right_frame_buffer/BRAM_reg_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2474, estimated)     1.479    14.814    nolabel_line235/right_frame_buffer/clk_100mhz_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  nolabel_line235/right_frame_buffer/BRAM_reg_2/CLKARDCLK
                         clock pessimism              0.181    14.995    
                         clock uncertainty           -0.035    14.959    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.393    nolabel_line235/right_frame_buffer/BRAM_reg_2
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -25.361    
  -------------------------------------------------------------------
                         slack                                -10.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 nolabel_line235/ssd_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            nolabel_line235/ssd_result/BRAM_reg_1_2__0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.432%)  route 0.355ns (71.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2474, estimated)     0.566     1.632    nolabel_line235/clk_100mhz_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  nolabel_line235/ssd_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.773 r  nolabel_line235/ssd_din_reg[2]/Q
                         net (fo=3, estimated)        0.355     2.128    nolabel_line235/ssd_result/Q[2]
    RAMB36_X1Y10         RAMB36E1                                     r  nolabel_line235/ssd_result/BRAM_reg_1_2__0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2474, estimated)     0.873     2.173    nolabel_line235/ssd_result/clk_100mhz_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  nolabel_line235/ssd_result/BRAM_reg_1_2__0/CLKARDCLK
                         clock pessimism             -0.234     1.939    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.094    nolabel_line235/ssd_result/BRAM_reg_1_2__0
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y5  left/nolabel_line116/yb_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         6.000       5.020      SLICE_X6Y3  left/addr_pipe/buffer_reg[34]_srl2___left_addr_pipe_buffer_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X6Y3  left/addr_pipe/buffer_reg[34]_srl2___left_addr_pipe_buffer_reg_r_0/CLK



