C:/PROJECTS/RISC_V_Syngle_Cycle/proj_quartus/Register_File.v {1 {vlog -work work -stats=none C:/PROJECTS/RISC_V_Syngle_Cycle/proj_quartus/Register_File.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Register_File

Top level modules:
	Register_File

} {} {}} C:/PROJECTS/RISC_V_Syngle_Cycle/proj_quartus/Adder_32_Bits.v {1 {vlog -work work -stats=none C:/PROJECTS/RISC_V_Syngle_Cycle/proj_quartus/Adder_32_Bits.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Adder_32_Bits

Top level modules:
	Adder_32_Bits

} {} {}} C:/PROJECTS/RISC_V_Syngle_Cycle/proj_quartus/PC_Register.v {1 {vlog -work work -stats=none C:/PROJECTS/RISC_V_Syngle_Cycle/proj_quartus/PC_Register.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC_Register

Top level modules:
	PC_Register

} {} {}} C:/PROJECTS/RISC_V_Syngle_Cycle/proj_quartus/Decoder_Register_File.v {1 {vlog -work work -stats=none C:/PROJECTS/RISC_V_Syngle_Cycle/proj_quartus/Decoder_Register_File.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Decoder_Register_File

Top level modules:
	Decoder_Register_File

} {} {}} C:/PROJECTS/RISC_V_Syngle_Cycle/proj_quartus/MUX_Register_File.v {1 {vlog -work work -stats=none C:/PROJECTS/RISC_V_Syngle_Cycle/proj_quartus/MUX_Register_File.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUXRegisterFile

Top level modules:
	MUXRegisterFile

} {} {}} C:/PROJECTS/RISC_V_Syngle_Cycle/proj_quartus/Register.v {1 {vlog -work work -stats=none C:/PROJECTS/RISC_V_Syngle_Cycle/proj_quartus/Register.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Register

Top level modules:
	Register

} {} {}} C:/PROJECTS/RISC_V_Syngle_Cycle/proj_quartus/RISC_V_Single_Cycle_TB.v {1 {vlog -work work -stats=none C:/PROJECTS/RISC_V_Syngle_Cycle/proj_quartus/RISC_V_Single_Cycle_TB.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RISC_V_Single_Cycle_TB

Top level modules:
	RISC_V_Single_Cycle_TB

} {} {}}
