/*
 * gm_homework1_ref_capi.h
 *
 * Academic License - for use in teaching, academic research, and meeting
 * course requirements at degree granting institutions only.  Not for
 * government, commercial, or other organizational use.
 *
 * Code generation for model "gm_homework1_ref".
 *
 * Model version              : 1.39
 * Simulink Coder version : 9.4 (R2020b) 29-Jul-2020
 * C source code generated on : Sat Feb 20 12:46:49 2021
 *
 * Target selection: systemverilog_dpi_grt.tlc
 * Note: GRT includes extra infrastructure and instrumentation for prototyping
 * Embedded hardware selection: ASIC/FPGA->ASIC/FPGA
 * Emulation hardware selection:
 *    Differs from embedded hardware (Generic->Custom)
 * Code generation objective: Execution efficiency
 * Validation result: Not run
 */

#ifndef RTW_HEADER_gm_homework1_ref_capi_h
#define RTW_HEADER_gm_homework1_ref_capi_h
#include "gm_homework1_ref.h"

extern void gm_homework1_ref_InitializeDataMapInfo(RT_MODEL_gm_homework1_ref_T *
  const gm_homework1_ref_M);

#endif                                 /* RTW_HEADER_gm_homework1_ref_capi_h */

/* EOF: gm_homework1_ref_capi.h */
