/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta8192x32m8sw (user specify : ts1n16ffcllsvta8192x32m8sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:27:44                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta8192x32m8sw_ffgnp1p05v150c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:27:44" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.050000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 150.000000 ;
    nom_voltage : 1.050000 ;
    operating_conditions ( "ffgnp1p05v150c" ) {
        process : 1 ;
        temperature : 150 ;
        voltage : 1.050000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp1p05v150c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_12_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 13 ;
        bit_from : 12 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA8192X32M8SW ) {
    memory () {
        type : ram ;
        address_width : 13 ;
        word_width : 32 ;
    }
    functional_peak_current : 134389.000000;
    area : 31925.782944 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001288 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.576854, 0.574046, 0.573290, 0.577718, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.576854, 0.574046, 0.573290, 0.577718, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.519169, 0.516642, 0.515961, 0.519946, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.519169, 0.516642, 0.515961, 0.519946, 0.983250" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.012920" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016963" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001288 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.576854, 0.574046, 0.573290, 0.577718, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.576854, 0.574046, 0.573290, 0.577718, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.519169, 0.516642, 0.515961, 0.519946, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.519169, 0.516642, 0.515961, 0.519946, 0.983250" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.012920" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016963" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.014964, 0.014964, 0.014964, 0.014964, 0.014964" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.014964, 0.014964, 0.014964, 0.014964, 0.014964" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.320509, 0.329929, 0.340239, 0.360839, 0.401939",\
              "0.322759, 0.332179, 0.342489, 0.363089, 0.404189",\
              "0.324549, 0.333969, 0.344279, 0.364879, 0.405979",\
              "0.326359, 0.335779, 0.346089, 0.366689, 0.407789",\
              "0.325279, 0.334699, 0.345009, 0.365609, 0.406709"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.320509, 0.329929, 0.340239, 0.360839, 0.401939",\
              "0.322759, 0.332179, 0.342489, 0.363089, 0.404189",\
              "0.324549, 0.333969, 0.344279, 0.364879, 0.405979",\
              "0.326359, 0.335779, 0.346089, 0.366689, 0.407789",\
              "0.325279, 0.334699, 0.345009, 0.365609, 0.406709"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.014326, 0.042049, 0.073964, 0.101191, 0.202741",\
              "0.014326, 0.042049, 0.073964, 0.101191, 0.202741",\
              "0.014326, 0.042049, 0.073964, 0.101191, 0.202741",\
              "0.014326, 0.042049, 0.073964, 0.101191, 0.202741",\
              "0.014326, 0.042049, 0.073964, 0.101191, 0.202741"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.014326, 0.042049, 0.073964, 0.101191, 0.202741",\
              "0.014326, 0.042049, 0.073964, 0.101191, 0.202741",\
              "0.014326, 0.042049, 0.073964, 0.101191, 0.202741",\
              "0.014326, 0.042049, 0.073964, 0.101191, 0.202741",\
              "0.014326, 0.042049, 0.073964, 0.101191, 0.202741"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.443431, 0.456136, 0.469891, 0.496981, 0.550741",\
              "0.446056, 0.458761, 0.472516, 0.499606, 0.553366",\
              "0.448156, 0.460861, 0.474616, 0.501706, 0.555466",\
              "0.450256, 0.462961, 0.476716, 0.503806, 0.557566",\
              "0.448891, 0.461596, 0.475351, 0.502441, 0.556201"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.011709, 0.027861, 0.051433, 0.153551, 0.304144",\
              "0.011709, 0.027861, 0.051433, 0.153551, 0.304144",\
              "0.011709, 0.027861, 0.051433, 0.153551, 0.304144",\
              "0.011709, 0.027861, 0.051433, 0.153551, 0.304144",\
              "0.011709, 0.027861, 0.051433, 0.153551, 0.304144"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.443431, 0.456136, 0.469891, 0.496981, 0.550741",\
              "0.446056, 0.458761, 0.472516, 0.499606, 0.553366",\
              "0.448156, 0.460861, 0.474616, 0.501706, 0.555466",\
              "0.450256, 0.462961, 0.476716, 0.503806, 0.557566",\
              "0.448891, 0.461596, 0.475351, 0.502441, 0.556201"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.011709, 0.027861, 0.051433, 0.153551, 0.304144",\
              "0.011709, 0.027861, 0.051433, 0.153551, 0.304144",\
              "0.011709, 0.027861, 0.051433, 0.153551, 0.304144",\
              "0.011709, 0.027861, 0.051433, 0.153551, 0.304144",\
              "0.011709, 0.027861, 0.051433, 0.153551, 0.304144"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.029418 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.080251, 0.085543, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.183017, 0.191981, 0.202133, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.576854, 0.574046, 0.573290, 0.577718, 1.092500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.576854, 0.574046, 0.573290, 0.577718, 1.092500" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "14.199675" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.408833" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "13.848450" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.410596" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "10.385046" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.410258" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "12.116685" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.410427" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.065299" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001281 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.278138" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.355563" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.135560, 0.141500, 0.145240, 0.148430, 0.162950",\
              "0.135560, 0.141500, 0.145240, 0.148430, 0.162950",\
              "0.135560, 0.141500, 0.145240, 0.148430, 0.162950",\
              "0.135560, 0.141500, 0.145240, 0.148430, 0.162950",\
              "0.135560, 0.141500, 0.145240, 0.148430, 0.162950"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.135560, 0.141500, 0.145240, 0.148430, 0.162950",\
              "0.135560, 0.141500, 0.145240, 0.148430, 0.162950",\
              "0.135560, 0.141500, 0.145240, 0.148430, 0.162950",\
              "0.135560, 0.141500, 0.145240, 0.148430, 0.162950",\
              "0.135560, 0.141500, 0.145240, 0.148430, 0.162950"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.073307, 0.071767, 0.071767, 0.074297, 0.082107",\
              "0.083097, 0.081557, 0.081557, 0.084087, 0.091897",\
              "0.096517, 0.094977, 0.094977, 0.097507, 0.105317",\
              "0.114887, 0.113347, 0.113347, 0.115877, 0.123687",\
              "0.140297, 0.138757, 0.138757, 0.141287, 0.149097"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.073307, 0.071767, 0.071767, 0.074297, 0.082107",\
              "0.083097, 0.081557, 0.081557, 0.084087, 0.091897",\
              "0.096517, 0.094977, 0.094977, 0.097507, 0.105317",\
              "0.114887, 0.113347, 0.113347, 0.115877, 0.123687",\
              "0.140297, 0.138757, 0.138757, 0.141287, 0.149097"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001288 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.012920" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.016963" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075390, 0.082650, 0.090680, 0.102780, 0.122580",\
              "0.075390, 0.082650, 0.090680, 0.102780, 0.122580",\
              "0.075390, 0.082650, 0.090680, 0.102780, 0.122580",\
              "0.075390, 0.082650, 0.090680, 0.102780, 0.122580",\
              "0.075390, 0.082650, 0.090680, 0.102780, 0.122580"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075390, 0.082650, 0.090680, 0.102780, 0.122580",\
              "0.075390, 0.082650, 0.090680, 0.102780, 0.122580",\
              "0.075390, 0.082650, 0.090680, 0.102780, 0.122580",\
              "0.075390, 0.082650, 0.090680, 0.102780, 0.122580",\
              "0.075390, 0.082650, 0.090680, 0.102780, 0.122580"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.064660, 0.063670, 0.064000, 0.066970, 0.075220",\
              "0.074340, 0.073350, 0.073680, 0.076650, 0.084900",\
              "0.086880, 0.085890, 0.086220, 0.089190, 0.097440",\
              "0.103490, 0.102500, 0.102830, 0.105800, 0.114050",\
              "0.126040, 0.125050, 0.125380, 0.128350, 0.136600"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.064660, 0.063670, 0.064000, 0.066970, 0.075220",\
              "0.074340, 0.073350, 0.073680, 0.076650, 0.084900",\
              "0.086880, 0.085890, 0.086220, 0.089190, 0.097440",\
              "0.103490, 0.102500, 0.102830, 0.105800, 0.114050",\
              "0.126040, 0.125050, 0.125380, 0.128350, 0.136600"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_12_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001306 ;
        pin (A[12:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.063920" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.052100" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.157670, 0.166360, 0.174280, 0.187040, 0.207610",\
              "0.157670, 0.166360, 0.174280, 0.187040, 0.207610",\
              "0.157670, 0.166360, 0.174280, 0.187040, 0.207610",\
              "0.157670, 0.166360, 0.174280, 0.187040, 0.207610",\
              "0.157670, 0.166360, 0.174280, 0.187040, 0.207610"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.157670, 0.166360, 0.174280, 0.187040, 0.207610",\
              "0.157670, 0.166360, 0.174280, 0.187040, 0.207610",\
              "0.157670, 0.166360, 0.174280, 0.187040, 0.207610",\
              "0.157670, 0.166360, 0.174280, 0.187040, 0.207610",\
              "0.157670, 0.166360, 0.174280, 0.187040, 0.207610"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075287, 0.074187, 0.075067, 0.078477, 0.087277",\
              "0.085077, 0.083977, 0.084857, 0.088267, 0.097067",\
              "0.098497, 0.097397, 0.098277, 0.101687, 0.110487",\
              "0.116867, 0.115767, 0.116647, 0.120057, 0.128857",\
              "0.142277, 0.141177, 0.142057, 0.145467, 0.154267"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075287, 0.074187, 0.075067, 0.078477, 0.087277",\
              "0.085077, 0.083977, 0.084857, 0.088267, 0.097067",\
              "0.098497, 0.097397, 0.098277, 0.101687, 0.110487",\
              "0.116867, 0.115767, 0.116647, 0.120057, 0.128857",\
              "0.142277, 0.141177, 0.142057, 0.145467, 0.154267"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000732 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.012519" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016478" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.085913, 0.093779, 0.099251, 0.105863, 0.123761",\
              "0.080555, 0.088421, 0.093893, 0.100505, 0.118403",\
              "0.077249, 0.085115, 0.090587, 0.097199, 0.115097",\
              "0.079643, 0.087509, 0.092981, 0.099593, 0.117491",\
              "0.097313, 0.105179, 0.110651, 0.117263, 0.135161"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.085913, 0.093779, 0.099251, 0.105863, 0.123761",\
              "0.080555, 0.088421, 0.093893, 0.100505, 0.118403",\
              "0.077249, 0.085115, 0.090587, 0.097199, 0.115097",\
              "0.079643, 0.087509, 0.092981, 0.099593, 0.117491",\
              "0.097313, 0.105179, 0.110651, 0.117263, 0.135161"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.059773, 0.053173, 0.048333, 0.042283, 0.036123",\
              "0.065603, 0.059003, 0.054163, 0.048113, 0.041953",\
              "0.068903, 0.062303, 0.057463, 0.051413, 0.045253",\
              "0.065713, 0.059113, 0.054273, 0.048223, 0.042063",\
              "0.045473, 0.038873, 0.034033, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.059773, 0.053173, 0.048333, 0.042283, 0.036123",\
              "0.065603, 0.059003, 0.054163, 0.048113, 0.041953",\
              "0.068903, 0.062303, 0.057463, 0.051413, 0.045253",\
              "0.065713, 0.059113, 0.054273, 0.048223, 0.042063",\
              "0.045473, 0.038873, 0.034033, 0.031000, 0.031000"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000724 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.013318" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.014275" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.077318, 0.085184, 0.091568, 0.103766, 0.121664",\
              "0.072074, 0.079940, 0.086324, 0.098522, 0.116420",\
              "0.068768, 0.076634, 0.083018, 0.095216, 0.113114",\
              "0.071048, 0.078914, 0.085298, 0.097496, 0.115394",\
              "0.088832, 0.096698, 0.103082, 0.115280, 0.133178"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.077318, 0.085184, 0.091568, 0.103766, 0.121664",\
              "0.072074, 0.079940, 0.086324, 0.098522, 0.116420",\
              "0.068768, 0.076634, 0.083018, 0.095216, 0.113114",\
              "0.071048, 0.078914, 0.085298, 0.097496, 0.115394",\
              "0.088832, 0.096698, 0.103082, 0.115280, 0.133178"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.057793, 0.050533, 0.045803, 0.040413, 0.034803",\
              "0.063623, 0.056363, 0.051633, 0.046243, 0.040633",\
              "0.066923, 0.059663, 0.054933, 0.049543, 0.043933",\
              "0.063733, 0.056473, 0.051743, 0.046353, 0.040743",\
              "0.043603, 0.036343, 0.031613, 0.031000, 0.031000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.057793, 0.050533, 0.045803, 0.040413, 0.034803",\
              "0.063623, 0.056363, 0.051633, 0.046243, 0.040633",\
              "0.066923, 0.059663, 0.054933, 0.049543, 0.043933",\
              "0.063733, 0.056473, 0.051743, 0.046353, 0.040743",\
              "0.043603, 0.036343, 0.031613, 0.031000, 0.031000"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 3612.430500 ;
    }
}
}
