Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,30
design__inferred_latch__count,0
design__instance__count,23575
design__instance__area,148467
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,912
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0011379718780517578
power__switching__total,0.0007773333345539868
power__leakage__total,1.470473591780319E-7
power__total,0.001915452186949551
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.6578373587615861
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.6578373587615861
timing__hold__ws__corner:nom_tt_025C_1v80,0.317081703202072
timing__setup__ws__corner:nom_tt_025C_1v80,18.92630461478646
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.317082
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,41.493847
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,476
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,912
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.9298673205732437
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.9298673205732437
timing__hold__ws__corner:nom_ss_100C_1v60,0.8918157575956743
timing__setup__ws__corner:nom_ss_100C_1v60,8.267868401708455
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.891816
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,33.524502
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,912
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.5266496277033516
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.5266496277033516
timing__hold__ws__corner:nom_ff_n40C_1v95,0.108516199098077
timing__setup__ws__corner:nom_ff_n40C_1v95,23.059615314372426
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.108516
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,44.543625
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,571
design__max_fanout_violation__count,912
design__max_cap_violation__count,3
clock__skew__worst_hold,-0.5107597822586134
clock__skew__worst_setup,0.5107597822586134
timing__hold__ws,0.10655254757888662
timing__setup__ws,7.875666564045049
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106553
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,33.267052
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 550.0 500.0
design__core__bbox,5.52 10.88 544.18 486.88
flow__warnings__count,1
flow__errors__count,0
design__io,275
design__die__area,275000
design__core__area,256402
design__instance__count__stdcell,23575
design__instance__area__stdcell,148467
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.579041
design__instance__utilization__stdcell,0.579041
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,273
design__io__hpwl,35185155
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,423552
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1222
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,10723
route__net__special,2
route__drc_errors__iter:1,10675
route__wirelength__iter:1,523189
route__drc_errors__iter:2,4313
route__wirelength__iter:2,518542
route__drc_errors__iter:3,3781
route__wirelength__iter:3,516876
route__drc_errors__iter:4,482
route__wirelength__iter:4,516058
route__drc_errors__iter:5,13
route__wirelength__iter:5,515954
route__drc_errors__iter:6,0
route__wirelength__iter:6,515965
route__drc_errors,0
route__wirelength,515965
route__vias,101251
route__vias__singlecut,101251
route__vias__multicut,0
design__disconnected_pin__count,33
design__critical_disconnected_pin__count,0
route__wirelength__max,971
timing__unannotated_net__count__corner:nom_tt_025C_1v80,248
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,248
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,248
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,912
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.631845260663165
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.631845260663165
timing__hold__ws__corner:min_tt_025C_1v80,0.3141360593898281
timing__setup__ws__corner:min_tt_025C_1v80,19.138753346073514
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.314136
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,41.631897
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,248
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,355
design__max_fanout_violation__count__corner:min_ss_100C_1v60,912
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8852980821229774
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.8852980821229774
timing__hold__ws__corner:min_ss_100C_1v60,0.8835041837090531
timing__setup__ws__corner:min_ss_100C_1v60,8.658293882482223
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.883504
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,33.775131
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,248
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,912
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.5107597822586134
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.5107597822586134
timing__hold__ws__corner:min_ff_n40C_1v95,0.10655254757888662
timing__setup__ws__corner:min_ff_n40C_1v95,23.20737800952327
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.106553
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,44.640774
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,248
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,8
design__max_fanout_violation__count__corner:max_tt_025C_1v80,912
design__max_cap_violation__count__corner:max_tt_025C_1v80,2
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.6823141134108395
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.6823141134108395
timing__hold__ws__corner:max_tt_025C_1v80,0.32000814015544676
timing__setup__ws__corner:max_tt_025C_1v80,18.69755958539386
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.320008
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,41.343628
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,248
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,571
design__max_fanout_violation__count__corner:max_ss_100C_1v60,912
design__max_cap_violation__count__corner:max_ss_100C_1v60,3
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.9683392139998239
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.9683392139998239
timing__hold__ws__corner:max_ss_100C_1v60,0.8993785970533126
timing__setup__ws__corner:max_ss_100C_1v60,7.875666564045049
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.899379
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,33.267052
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,248
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,912
design__max_cap_violation__count__corner:max_ff_n40C_1v95,2
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.5413154522288227
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5413154522288227
timing__hold__ws__corner:max_ff_n40C_1v95,0.10852730132863724
timing__setup__ws__corner:max_ff_n40C_1v95,22.909566447904616
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.108527
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,44.445133
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,248
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,248
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000814846
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000763036
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000144335
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000763036
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001410000000000000052661867921965921368609997443854808807373046875
ir__drop__worst,0.00008150000000000000234708086299661999873933382332324981689453125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
