{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615461413039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615461413057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 11 12:16:52 2021 " "Processing started: Thu Mar 11 12:16:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615461413057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615461413057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Selector_B -c Selector_B " "Command: quartus_map --read_settings_files=on --write_settings_files=off Selector_B -c Selector_B" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615461413058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615461414512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615461414512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-main " "Found design unit 1: seg7-main" {  } { { "seg7.vhd" "" { Text "C:/intelFPGA_lite/Projects_MAX10/Practica_7B/seg7.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615461435467 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "C:/intelFPGA_lite/Projects_MAX10/Practica_7B/seg7.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615461435467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615461435467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to4-main " "Found design unit 1: mux4to4-main" {  } { { "mux4to4.vhd" "" { Text "C:/intelFPGA_lite/Projects_MAX10/Practica_7B/mux4to4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615461435477 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to4 " "Found entity 1: mux4to4" {  } { { "mux4to4.vhd" "" { Text "C:/intelFPGA_lite/Projects_MAX10/Practica_7B/mux4to4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615461435477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615461435477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-main " "Found design unit 1: mux2to1-main" {  } { { "mux2to1.vhd" "" { Text "C:/intelFPGA_lite/Projects_MAX10/Practica_7B/mux2to1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615461435486 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux2to1_package " "Found design unit 2: mux2to1_package" {  } { { "mux2to1.vhd" "" { Text "C:/intelFPGA_lite/Projects_MAX10/Practica_7B/mux2to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615461435486 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/intelFPGA_lite/Projects_MAX10/Practica_7B/mux2to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615461435486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615461435486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compar_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compar_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compar_4-main " "Found design unit 1: compar_4-main" {  } { { "compar_4.vhd" "" { Text "C:/intelFPGA_lite/Projects_MAX10/Practica_7B/compar_4.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615461435495 ""} { "Info" "ISGN_ENTITY_NAME" "1 compar_4 " "Found entity 1: compar_4" {  } { { "compar_4.vhd" "" { Text "C:/intelFPGA_lite/Projects_MAX10/Practica_7B/compar_4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615461435495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615461435495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Selector_B " "Found entity 1: Selector_B" {  } { { "Selector_B.bdf" "" { Schematic "C:/intelFPGA_lite/Projects_MAX10/Practica_7B/Selector_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615461435502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615461435502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Selector_B " "Elaborating entity \"Selector_B\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615461435604 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "sw3 " "Illegal name \"sw3\" -- pin name already exists" {  } { { "Selector_B.bdf" "" { Schematic "C:/intelFPGA_lite/Projects_MAX10/Practica_7B/Selector_B.bdf" { { 80 16 184 96 "sw\[7..0\]" "" } { 64 16 184 80 "sw\[3..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Analysis & Synthesis" 0 -1 1615461435606 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "sw2 " "Illegal name \"sw2\" -- pin name already exists" {  } { { "Selector_B.bdf" "" { Schematic "C:/intelFPGA_lite/Projects_MAX10/Practica_7B/Selector_B.bdf" { { 80 16 184 96 "sw\[7..0\]" "" } { 64 16 184 80 "sw\[3..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Analysis & Synthesis" 0 -1 1615461435606 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "sw1 " "Illegal name \"sw1\" -- pin name already exists" {  } { { "Selector_B.bdf" "" { Schematic "C:/intelFPGA_lite/Projects_MAX10/Practica_7B/Selector_B.bdf" { { 80 16 184 96 "sw\[7..0\]" "" } { 64 16 184 80 "sw\[3..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Analysis & Synthesis" 0 -1 1615461435606 ""}
{ "Error" "EGDFX_DUPLICATE_DEFINITION" "sw0 " "Illegal name \"sw0\" -- pin name already exists" {  } { { "Selector_B.bdf" "" { Schematic "C:/intelFPGA_lite/Projects_MAX10/Practica_7B/Selector_B.bdf" { { 80 16 184 96 "sw\[7..0\]" "" } { 64 16 184 80 "sw\[3..0\]" "" } } } }  } 0 275046 "Illegal name \"%1!s!\" -- pin name already exists" 0 0 "Analysis & Synthesis" 0 -1 1615461435606 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615461435607 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615461435867 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 11 12:17:15 2021 " "Processing ended: Thu Mar 11 12:17:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615461435867 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615461435867 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615461435867 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615461435867 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615461436653 ""}
