2 
砷化鎵系列金氧半-高電子移動率電晶體之模擬與研製(I) 
The simulation and fabrication of GaAs-based metal-oxide-semiconductor  
high-electron-mobility transistors (I) 
計畫編號：NSC96-2218-E-214-010 
執行期間：96年 8月 1日 至 97年 7月 31日 
主持人：李冠慰  義守大學電子系助理教授 
 
一、 中文摘要 
吾人自行研發一套金氧半-高電子移動率
電晶體元件的數值模擬程式，並成功的將近室
溫的「液相化學輔助氧化法」應用於砷化鎵系
列(砷化鋁鎵、砷化銦鎵、磷化銦鎵與砷化銦
鋁等)的金氧半-高電子移動率電晶體元件製
作上。初步的元件應用成功展示了利用該低溫
「液相化學輔助氧化法」於電子元件的經濟性
與可行性。其結果展示出良好的飽和與完全夾
止的直流特性且均能達到增加閘極電壓操作
電壓，增加崩潰電壓與降低漏電流，甚至抑制
離子衝擊效應，進而提供高功率元件製作的潛
力。由研究結果還發現，經過「液相化學輔助
氧化法」處理的電晶體因為閘-源極電容 Cgs
與表面復合電流減小的緣故，會增加 gm/Cgs
的比率，進而改善高頻特性。即不需要過小的
線寬或是源-汲極間距就可以達到比同尺寸高
電子移動率電晶體有更高的操作頻率、耐更高
的崩潰電壓或更低的雜訊。 
 
英文摘要 
We build up a reasonable and precise 
MOS-HEMT model to predict the carrier 
transport, and the GaAs-based (AlGaAs, InGaP, 
InGaAs, and InAlAs etc) MOS-HEMT with 
oxide as the gate dielectric prepared by the 
liquid-phase oxidation has been successfully 
demonstrated. The primary results show the 
stability and potential of the liquid-phase 
oxidation near room temperature for the 
fabrication of electronic devices. Good pinch-off 
and saturation characteristics are obtained. On 
the other hand, as compared to its counterpart 
Schottky-gate HEMTs, the larger gate swing 
voltages, lower gate leakage currents, higher 
breakdown voltages and improved impact 
ionization effect for the MOS-HEMTs make the 
proposed technique suitable for power device 
applications. In addition, the gate-source 
capacitance Cgs of the MOS-HEMT is lower 
than that of the Schottky-gate HEMT at the VGS 
with maximum gm. Based on these results, we 
conjecture that the reason for the increase of 
cut-off frequency for MOS-HEMT may be partly 
attributed to the Cgs. Therefore, improved 
high-frequency performances due to the lower 
Cgs of MOS-HEMT are expected, exhibiting its 
promising applications to millimeter-wave 
integrated circuit designs. 
 
二、 計畫的緣由與目的 
傳統的高電子移動率電晶體(high electron 
mobility transistors, HEMTs)或異質接面場效
電晶體 (heterojunction field effect transistors, 
HFETs)，具有高速、高增益及低雜訊等優異特
性，故可應用於微波電路。但其共同缺點為漏
4 
法」處理的電晶體因為閘-源極電容 Cgs 與表
面復合電流減小的緣故，會增加 gm/Cgs 的比
率，進而改善高頻特性。圖九至圖十一分別顯
示了該 InAlAs/InGaAs MOS-HEMT能有效的
改善 InAlAs/InGaAs HEMT的高頻與雜訊等效
能。因為金氧半結構的加入，使得元件表面與
側邊得到良好的披覆進而減少表面陷阱能
態、降低閘極漏電流、提高崩潰電壓與降低離
子衝擊效應，此外還可降低閘-源極的電容值
進而改善高頻特性，故此低溫液相氧化法對於
高速與功率元件的應用極具潛力。 
 
四、 結論與討論 
在本研究中，我們提出一種經濟且只需在
室溫常壓下就可在砷化鎵系列材料上成長氧
化層的方法，並探討材料特性及元件應用。另
外我們亦利用自行研發金氧半-高電子移動率
電晶體元件的數值模擬程式來了解元件內部
載子的移動情形與修正實際元件的結構。所研
製的GaAs-based MOS-HEMT能獲致高功率與
高速的優異效果。本研究群的相關研究結果，
2007年共發表 2篇期刊論文(一篇 IEEE ED與
一篇 JECS)，2007年至目前為止共發表了 5篇
會議論文。 
 
五、參考文獻 
1. K. W. Lee, H. C. Lin, J. H. Hsieh, Y. C. Cheng, and Y. 
H. Wang, “Liquid phase oxidation on InAlAs and 
application to gate insulator of InAlAs/InGaAs HEMT 
lattice-matched to InP substrate,” in Proceedings of 
the 20th Indium Phosphide and Related Materials 
(IPRM), Versailles, France, May 25-29, 2008 
2. K. W. Lee, K. L. Lee, H. C. Lin, C. H. Tu, C. C. Hu, 
and Y. H. Wang, “Near-room-temperature selective 
oxidation on InAlAs and application to In0.52Al0.48As/ 
In0.53Ga0.47As metamorphic HEMTs,” J. Electrochem. 
Soc., vol. 154, p. H957, 2007. 
3. K. W. Lee, K. L. Lee, X. Z. Lin, C. H. Tu, and Y. H. 
Wang, “Improvement of impact ionization effect and 
subthreshold current in InAlAs/InGaAs metal-oxide- 
semiconductor metamorphic HEMT with a liquid 
phase oxidized InAlAs as gate insulator,” IEEE Trans. 
Electron Devices, vol. 54, p. 418, 2007. 
4. K. W. Lee, J. S. Huang, F. M. Lee, Y. S. Huang, Y. H. 
Wang, S. C. Su, B. H. Chao, and C. C. Chen, 
“Analytical study of the dc characteristics on the 
InAlAs/InGaAs metamorphic HEMT with oxidized 
InGaAs gate,” in Proceedings of IEEE International 
Conference on Electron Devices and Solid-State 
Circuits (EDSSC), Tainan, Taiwan, Dec. 20-22, 2007. 
5. J. S. Huang, K. W. Lee, F. M. Lee, Y. S. Huang, and 
Y. H. Wang, “An analytical model and measurement 
on the InAlAs/InGaAs high-electron-mobility 
transistor with oxidized InAlAs gate,” in Proceedings 
of the 19th Indium Phosphide and Related Materials 
(IPRM), Matsue, Shimane, Japan, May 14-18, 2007. 
6. P. W. Sze, K. W. Lee, J. J. Huang, N. Y. Yang, and Y. 
H. Wang, “Liquid phase oxidation for InGaP/GaAs 
HBT passivation,” Semiconductor Science and 
Technology, vol. 21, p. 1160, 2006. 
7. K. W. Lee, N. Y. Yang, M. P. Houng, Y. H. Wang, 
and P. W. Sze, “Improved breakdown voltage and 
impact ionization in InAlAs/InGaAs metamorphic 
high- electron-mobility transistor with a liquid phase 
oxidized InGaAs gate,” Applied Physics Lett., vol. 87, 
p. 263501-1, 2005. 
8. K. W. Lee, P. W. Sze, Y. J. Lin, N. Y. Yang, M. P. 
Houng and Y. H. Wang, “InGaP/InGaAs metal-oxide- 
semiconductor pseudomorphic high-electron-mobility 
transistor with a liquid-phase-oxidized InGaP as gate 
dielectric,” IEEE Electron Device Lett., vol. 26, p. 864, 
2005. 
9. K. W. Lee, P. W. Sze, Y. H. Wang and M. P. Houng, 
“AlGaAs/InGaAs metal-oxide-semiconductor 
pseudomorphic high-electron-mobility transistor with 
a liquid phase oxidized AlGaAs as gate dielectric,” 
Solid-State Electron., vol. 49, p. 213, 2005. 
10. K. W. Lee, Y. H. Wang and M. P. Houng, “Liquid 
phase chemical enhanced oxidation on AlGaAs and 
its application,” Jpn. J. Appl. Phys., vol. 43, p. 4087, 
2004. 
 
六、附圖 
0.0 5.0x10-5 1.0x10-4 1.5x10-4 2.0x10-4
-10000
-8000
-6000
-4000
-2000
0
MOS-HEMT
V
G
=0 V, V
DS
=0.2 V
step=0.2V
El
ec
tri
ca
l f
ie
ld
, (
v/
cm
)
Gate Length, (cm)
            
圖一：InAlAs/InGaAs MOS-HEMT橫向電場分
佈模擬。 
6 
(b) 
圖七: (a) 傳統MHEMT之次臨界電流密度 (b) 
MOS-MHEMT之次臨界電流密度。 
 
圖八: InAlAs/InGaAs MOS-MHEMT 與傳統
MHEMT反向閘極電流之比較。內圖為導通電
壓比較。 
(a)
(b)  
圖九 : (a) InAlAs/InGaAs MOS-MHEMT 與
MHEMT微波特性比較 (b) MOS-MHEMT在
不同閘極尺寸下之微波特性。 
(a)
(b) 
圖十 : (a) InAlAs/InGaAs MOS-MHEMT 的
ID-VDS特性 (b) 在 VDS = 2 V時的轉導與汲極
電流密度。 
 
1 2 3 4 5 6 7 8
0.5
1.0
1.5
2.0
2.5
3.0
3.5
12
15
18
21
24
 
A
ss
oc
ia
te
d 
G
ai
n 
(d
B
)
N
oi
se
 fi
gu
re
 (d
B
)
Frequency (GHz)
W/L = 200µm/0.65µm    square : MHEMT
IDS = 10mA                     circle : MOS-MHEMT
 
 
圖十一 :傳統  InAlAs/InGaAs MHEMT and 
MOS-MHEMT之noise figure與 associated gain
特性比較。閘極大小為 0.65x200微米 2。 
1 
2008年第 20屆磷化銦與相關材料 
國際會議返國報告 
The 20th Indium Phosphide and Related Materials 
(IPRM) Conference, 
May 25-29, 2008, Versailles, France 
 
 
 
 
 
 
 
李冠慰 
中華民國九十七年六月九日 
3 
of InAlAs/InGaAs HEMT lattice-matched to InP substrate (液相氧化
InAlAs 並應用於晶格匹配 InP 基板之高電子移動率場效電晶體的閘
極介電層)。這是將液相氧化法應用於 InP基板之 InAlAs HEMT上，
形成 InAlAs MOS-HEMT。此元件除了產生一個穩定的氧化層與降低
的表面缺陷密度，還具有較大閘極操作電壓、降低漏電流與增加崩潰
電壓等優點。現場學者與研究生提了幾個問題與看法，充分表現出對
此新穎概念的濃厚興趣，本人也都一一答覆。 
此次隨行的還有成功大學光電所的王建鈞博士，他在
Nanostructures & Novel Materials 領域中發表一篇有關改善
AlGaInP-based LED發光效率的論文。 
 
  
          壁報展示現場                成功大學光電所王建鈞博士 
5 
 
凡爾賽宮的花園 
 
這次會議中還發現許多論文由多位學者與產業界支援而完成，是
產學合作良好的例子。另外，本人深刻覺得參加國際會議，不僅能增
加國際觀、加強英語表達能力外，並藉由新知的接觸以避免閉門造車
的窘境，對於日後研究內容必定有相當的啟發與助益。 
 
帶回 2008 IPRM會議論文集 CD一張 
投稿論文資料： 
K. W. Lee, H. C. Lin, J. H. Hsieh, Y. C. Cheng, and Y. H. Wang, “Liquid phase 
oxidation on InAlAs and application to gate insulator of InAlAs/InGaAs HEMT 
lattice-matched to InP substrate,” in Proceedings of the 20th Indium Phosphide and 
Related Materials (IPRM), Versailles, France, May 25-29, 2008. 
 
technique has potential advantages for electronic and 
optical devices applications due to its substantial 
flexibility in device heterostructure designs and 
fabrications. Another purpose of the study is to use the 
photoresist (PR) or metal as a mask for selective oxide 
growth on InAlAs with liquid phase oxidation method. 
PR is widely utilized for photolithography processes and 
can be used as a mask for some device fabrication 
processes. However, the appearance of inherent problems 
such as flowing, outgassing, or blistering makes the PR 
unstable and useless at a high temperature. The pH 
values of the aqueous oxidation solution for the liquid 
phase oxidation system range approximately from 5 to 3. 
Within the temperature and pH range, the PR is very 
stable. In this paper, we use the selective liquid phase 
oxidation on InAlAs by PR or metal as a mask, and 
further application to gate insulator of InAlAs/InGaAs 
MOS-HEMT lattice-matched to InP substrate. 
 
II. EXPERIMENTAL 
 
Previous studies have reported the details of the 
oxidation system [5]. We first focus on the selective 
oxidation process (see Fig. 2). The PR was coated on the 
InAlAs layer, and the pattern of which was designed by 
the photolithographic processes. Then the sample was 
immersed in the growth solution for oxidation. An thin 
oxide layer can be grown only on a bare InAlAs surface 
that is not covered by PR. Since the oxidation occurs 
only at the oxide-semiconductor interface, the hetero 
deposition of films on PR can be avoided. After 
removing the PR, the final selectively oxidized structure 
can be obtained. As shown in Fig. 3, a high contrast 
between InAlAs and oxide layer on the top surface can 
be seen by the SEM image. Similar results can also be 
observed by using metal masks (e.g., Au/Ge/Ni, Au, etc.) 
for selective oxidation, which will be helpful for further 
device application. 
Fig.2 Cross-sectional view of the proposed selective 
oxidation procedure on InAlAs material. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.3 A top view of SEM image after removing the PR.  
 
The schematic diagram of the studied MOS-HEMT is 
shown in Fig. 4. The device isolation was accomplished 
by mesa wet etching down to the i-InAlAs buffer layer. 
The ohmic contacts of the Au/Ge/Ni metal were 
deposited by evaporation, and were then patterned by 
lift-off processes, followed by rapid thermal annealing. 
The H3PO4-based etching solution was used to etch the 
InGaAs capping layer and partial InP etching stop layer. 
Then applying the oxidation procedure, the wafer was 
immersed into the growth solution to generate a gate 
oxide at 50 oC for 15-20 min. After which, the oxide film 
selectively and simultaneously passivated the walls of 
the isolated surface. Finally, the gate metal Au was 
deposited. The gate dimension and the drain-to-source 
spacing are 1×100 µm2 and 3 µm, respectively. 
 
Fig.4 Cross-sectional view of the studied InAlAs/InGaAs 
MOS-HEMT with oxidized InAlAs as gate insulator. 
 
III. RESULTS AND DISCUSSION 
 
Figure 5 shows the measured I-V characteristics for 
the MOS-HEMT with approximately 6-nm-thick gate 
insulator. For MOS-HEMT, the maximum gate voltage 
(VGS) is larger than that of a conventional HEMT due to 
its higher energy barrier at the gate interface, which can 
enhance the current driving capability. In addition, the 
drain current density remains almost constant above the 
threshold voltage (Vth) at higher drain biases for 
InAlAs
oxidized
InAlAs
layercappingAsGaInn 47.053.0−+
layerSchottkyAsAlIni 48.052.0−
layerdopedSi −δ
layerchannelAsGaIni 47.053.0−
layerstopetchingInPi−
layerbufferAsAlIni 48.052.0−
layerspacerAsAlIni 48.052.0−
substrateInP.I.S
n+ InGaAs
DrainSource
Gate
M O S - H E M T   w I t h 
o x I d I z e d   I n A l A s
oxide
i-InAlAs
