{"Source Block": ["oh/elink/dv/dut_e16ref.v@91:101@HdlIdDef", "\n   // End of automatics\n  \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n"], "Clone Blocks": [["oh/elink/dv/dut_elink.v@76:86", "\n   // End of automatics\n  \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@78:88", "  \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_e16ref.v@92:102", "   // End of automatics\n  \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@76:86", "\n   // End of automatics\n  \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@77:87", "   // End of automatics\n  \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_elink.v@77:87", "   // End of automatics\n  \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_e16ref.v@93:103", "  \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_elink.v@78:88", "  \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n"]], "Diff Content": {"Delete": [], "Add": [[96, "   wire\t\t\telink0_mailbox_irq;\t// From elink0 of elink.v\n"]]}}