<!--
  GitHub Profile README for Chandra Sekaran S
  Includes internships, semiconductor skills, ISWDP certification, animated fonts and section headings.
-->

<h1 align="center" style="font-family: 'Poppins', sans-serif; font-weight: 700; color:#00539C;">
  Hi ğŸ‘‹, I'm Chandra Sekaran S
</h1>
<h3 align="center" style="font-family: 'Roboto Mono', monospace; color:#007ACC;">
  Aspiring Semiconductor Engineer | VLSI & TCAD Enthusiast | ISWDP Cohort 4 Top Performer
</h3>

<p align="center">
  <a href="mailto:scsvr2004@gmail.com" target="_blank">
    <img src="https://img.shields.io/badge/Email-scsvr2004@gmail.com-c14438?style=for-the-badge&logo=gmail&logoColor=white" alt="Email"/>
  </a>
  <a href="https://www.linkedin.com/in/chandra-sekaran-s-1b44b3255/" target="_blank">
    <img src="https://img.shields.io/badge/-LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn"/>
  </a>
  <a href="https://github.com/iamvengeance018" target="_blank">
    <img src="https://img.shields.io/badge/-GitHub-181717?style=for-the-badge&logo=github&logoColor=white" alt="GitHub"/>
  </a>
</p>

---

<link href="https://fonts.googleapis.com/css2?family=Poppins:wght@700&family=Roboto+Mono&family=Pacifico&display=swap" rel="stylesheet">

<style>
  .section-title {
    font-family: 'Pacifico', cursive;
    font-size: 2rem;
    color: #007ACC;
    border-bottom: 2px solid #007ACC;
    padding-bottom: 6px;
    margin-bottom: 15px;
  }
  ul.custom-list {
    list-style-type: none;
    padding-left: 0;
    font-family: 'Roboto Mono', monospace;
    font-size: 1rem;
    color: #333;
  }
  ul.custom-list li {
    margin-bottom: 10px;
  }
  .badge-container span {
    margin-right: 8px;
    vertical-align: middle;
  }
  /* Animation for section titles */
  @keyframes glow {
    0%, 100% {
      text-shadow: 0 0 8px #007ACC;
    }
    50% {
      text-shadow: 0 0 20px #00ADEF;
    }
  }
  .section-title {
    animation: glow 3s ease-in-out infinite;
  }
  .typing-animation {
    font-family: 'Roboto Mono', monospace;
    font-size: 1.3rem;
    color: #007ACC;
    animation: typing 4s steps(40, end), blink-caret 0.75s step-end infinite;
    white-space: nowrap;
    overflow: hidden;
    border-right: 3px solid #007ACC;
    width: 24ch;
  }
  @keyframes typing {
    from { width: 0 }
    to { width: 24ch }
  }
  @keyframes blink-caret {
    0%, 100% { border-color: transparent }
    50% { border-color: #007ACC }
  }
</style>

---

<div align="center" class="typing-animation">
  Passionate about VLSI and Semiconductor Design...
</div>

---

<div>
  <h2 class="section-title">ğŸ‘¨â€ğŸ’» About Me</h2>
  <ul class="custom-list">
    <li>ğŸ“ Electronics & Communication Engineering student at St. Joseph's Institute of Technology (2022-2026)</li>
    <li>ğŸš€ Completed <strong>ISWDP Cohort 4</strong> Levels 1, 2 & 3 certified by IISc, Synopsys, and Samsung Semiconductor India Research</li>
    <li>ğŸ”§ Skilled in RTL design, TCAD simulations, device fabrication & semiconductor process technology</li>
    <li>ğŸ’» Experienced in Verilog/SystemVerilog, C/C++, Python, Embedded C, Cadence, and Synopsys EDA tools</li>
    <li>ğŸ† Winner of Infineon Launchpad Hackathon (SOC Tiny MCU challenge) and recognized as ISWDP Cohort 4 Top Performer</li>
    <li>ğŸŒ± Passionate about VLSI design, semiconductor R&D, embedded systems, and mixed-signal circuits</li>
    <li>ğŸ” Actively seeking opportunities in semiconductor design, verification, and embedded engineering</li>
  </ul>
</div>

---

<div>
  <h2 class="section-title">ğŸ’¼ Internship Experience</h2>
  <ul class="custom-list">
    <li><strong>Cryptographic Hardware Design Intern - NIT Trichy (June 2025)</strong><br/>
        Designed and implemented a Verilog-based AES-128 encryption/decryption engine with modular architecture. Achieved 15% resource optimization on Xilinx Zynq-7000 FPGA. </li>
    <li><strong>RTL Design Engineer Intern - Tunichal Automations Limited (Dec 2024 to Feb 2025)</strong><br/>
        Developed a custom One-Wire Communication Bus protocol combining I2C data and clock lines to reduce wiring, with simulation testing for robustness across conditions.</li>
    <li><strong>ISWDP Trainee (Mar 2025 - Present)</strong><br/>
       Participating in semiconductor device design and process technology, trained on Sentaurus TCAD and industry-leading tools.</li>
  </ul>
</div>

---

<div>
  <h2 class="section-title">ğŸš€ Skills & Tech Stack</h2>
  <div class="badge-container">
    <span><img alt="Verilog" src="https://img.shields.io/badge/Verilog-FF3B00?style=for-the-badge&logo=verilog&logoColor=white" /></span>
    <span><img alt="SystemVerilog" src="https://img.shields.io/badge/SystemVerilog-Orange?style=for-the-badge" /></span>
    <span><img alt="C++" src="https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=cplusplus&logoColor=white" /></span>
    <span><img alt="Python" src="https://img.shields.io/badge/Python-FFD43B?style=for-the-badge&logo=python&logoColor=blue" /></span>
    <span><img alt="Embedded C" src="https://img.shields.io/badge/Embedded_C-7A1C00?style=for-the-badge" /></span>
    <span><img alt="Cadence" src="https://img.shields.io/badge/Cadence-FF9A00?style=for-the-badge" /></span>
    <span><img alt="Synopsys" src="https://img.shields.io/badge/Synopsys-0094FF?style=for-the-badge" /></span>
    <span><img alt="Linux" src="https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black" /></span>
  </div>
</div>

---

<div>
  <h2 class="section-title">ğŸ† Certifications & Achievements</h2>
  <ul class="custom-list">
    <li><strong>ISWDP Levels 1 to 3 Certified</strong> (IISc, Synopsys, Samsung Semiconductor India Research)</li>
    <li><strong>Samsung Fellowship Recipient</strong> â€“ ISWDP Cohort 4</li>
    <li><strong>Infineon Launchpad Hackathon Winner</strong> (SOC Tiny MCU Challenge)</li>
    <li>Completed NPTEL courses: CMOS VLSI Design, IoT, Digital Circuits</li>
    <li>Certified in Embedded Linux (Microchip), Digital Design & Verification (Cadence), Arduino Developer (LinkedIn Learning)</li>
    <li>Recognized as a Top Performer in ISWDP Cohort 4 Level 1</li>
  </ul>
</div>

---

<div>
  <h2 class="section-title">ğŸ“‚ Featured Projects</h2>
  <ul class="custom-list">
    <li><a href="https://github.com/iamvengeance018/ONE-WIRE-PROTOCOL">ONE-WIRE-PROTOCOL</a> â€“ Custom I2C-like single-wire communication protocol (Verilog, RTL)</li>
    <li><a href="https://github.com/iamvengeance018/AES-CRYPTO-ENGINE">AES-CRYPTO-ENGINE</a> â€“ High-performance AES-128 encryption/decryption module optimized for FPGA (Verilog)</li>
    <li><a href="https://github.com/iamvengeance018/SRAM-and-DRAM">SRAM and DRAM</a> â€“ Dual RAM architecture combining transistor-level DRAM and Verilog-based SRAM, tested with Cadence tools</li>
    <li><a href="https://github.com/iamvengeance018/UART-Protocol-Project">UART Protocol Project</a> â€“ Complete UART design, simulation, and synthesis with testbench (Verilog)</li>
    <li><a href="https://github.com/iamvengeance018/URTOS-SCHEDULER">URTOS-SCHEDULER</a> â€“ Custom RTOS scheduler developed in C and C++</li>
  </ul>
  <small>See <a href="https://github.com/iamvengeance018?tab=repositories">all repositories</a></small>
</div>

---

<div>
  <h2 class="section-title">ğŸ“ˆ GitHub Stats</h2>
  <p align="center">
    <a href="https://github.com/iamvengeance018">
      <img height="150" src="https://github-readme-stats.vercel.app/api?username=iamvengeance018&show_icons=true&theme=tokyonight&hide_border=true" alt="GitHub Stats" />
    </a>
    <a href="https://github.com/iamvengeance018">
      <img height="150" src="https://github-readme-streak-stats.herokuapp.com/?user=iamvengeance018&theme=tokyonight&hide_border=true" alt="GitHub Streak"/>
    </a>
  </p>
</div>

---

<div align="center" style="font-family: 'Poppins', sans-serif; font-weight: 600; font-size: 1.1rem; color: #007ACC;">
  Letâ€™s connect!  
  <a href="mailto:scsvr2004@gmail.com">Email</a> |  
  <a href="https://www.linkedin.com/in/chandra-sekaran-s-1b44b3255/">LinkedIn</a> |  
  <a href="https://github.com/iamvengeance018">GitHub</a>
</div>

---

<p align="center" style="font-family: 'Roboto Mono', monospace; color: #555; font-style: italic;">
  â€œKnowledge is the ultimate semiconductor for the silicon age.â€
</p>

