

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s'
================================================================
* Date:           Sat Jul 22 14:21:53 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.159 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.123 us|  0.123 us|   38|   38|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 38, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 38, D = 38, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read32 = read i168 @_ssdm_op_Read.ap_auto.i168, i168 %p_read" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 39 'read' 'p_read32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i168 %p_read32" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 40 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 8, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 41 'partselect' 'trunc_ln38_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln38_2 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 16, i32 23" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 42 'partselect' 'trunc_ln38_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln38_3 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 24, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 43 'partselect' 'trunc_ln38_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln38_4 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 32, i32 39" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 44 'partselect' 'trunc_ln38_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln38_5 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 40, i32 47" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 45 'partselect' 'trunc_ln38_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln38_6 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 48, i32 55" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 46 'partselect' 'trunc_ln38_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln38_7 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 56, i32 63" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 47 'partselect' 'trunc_ln38_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln38_8 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 64, i32 71" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 48 'partselect' 'trunc_ln38_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln38_9 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 72, i32 79" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 49 'partselect' 'trunc_ln38_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln38_s = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 80, i32 87" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 50 'partselect' 'trunc_ln38_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln38_10 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 88, i32 95" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 51 'partselect' 'trunc_ln38_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln38_11 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 96, i32 103" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 52 'partselect' 'trunc_ln38_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln38_12 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 104, i32 111" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 53 'partselect' 'trunc_ln38_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln38_13 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 112, i32 119" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 54 'partselect' 'trunc_ln38_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1171_40 = sext i8 %trunc_ln38_13"   --->   Operation 55 'sext' 'sext_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [5/5] (2.45ns)   --->   "%mul_ln1171_24 = mul i14 %sext_ln1171_40, i14 16363"   --->   Operation 56 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln38_14 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 120, i32 127" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 57 'partselect' 'trunc_ln38_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln717_41 = partselect i7 @_ssdm_op_PartSelect.i7.i168.i32.i32, i168 %p_read32, i32 121, i32 127"   --->   Operation 58 'partselect' 'trunc_ln717_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln38_15 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 128, i32 135" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 59 'partselect' 'trunc_ln38_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln38_16 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 136, i32 143" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 60 'partselect' 'trunc_ln38_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln717_48 = partselect i5 @_ssdm_op_PartSelect.i5.i168.i32.i32, i168 %p_read32, i32 139, i32 143"   --->   Operation 61 'partselect' 'trunc_ln717_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 144, i32 151"   --->   Operation 62 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln38_17 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 152, i32 159" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 63 'partselect' 'trunc_ln38_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln38_18 = partselect i8 @_ssdm_op_PartSelect.i8.i168.i32.i32, i168 %p_read32, i32 160, i32 167" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 64 'partselect' 'trunc_ln38_18' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 65 [4/5] (2.45ns)   --->   "%mul_ln1171_24 = mul i14 %sext_ln1171_40, i14 16363"   --->   Operation 65 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i8 %trunc_ln38_14"   --->   Operation 66 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [5/5] (2.45ns)   --->   "%mul_ln1171_25 = mul i14 %sext_ln717, i14 16363"   --->   Operation 67 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 68 [3/5] (2.45ns)   --->   "%mul_ln1171_24 = mul i14 %sext_ln1171_40, i14 16363"   --->   Operation 68 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [4/5] (2.45ns)   --->   "%mul_ln1171_25 = mul i14 %sext_ln717, i14 16363"   --->   Operation 69 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1171_47 = sext i8 %trunc_ln38_16"   --->   Operation 70 'sext' 'sext_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [5/5] (2.45ns)   --->   "%mul_ln1171_28 = mul i15 %sext_ln1171_47, i15 55"   --->   Operation 71 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.45>
ST_4 : Operation 72 [2/5] (2.45ns)   --->   "%mul_ln1171_24 = mul i14 %sext_ln1171_40, i14 16363"   --->   Operation 72 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [3/5] (2.45ns)   --->   "%mul_ln1171_25 = mul i14 %sext_ln717, i14 16363"   --->   Operation 73 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [4/5] (2.45ns)   --->   "%mul_ln1171_28 = mul i15 %sext_ln1171_47, i15 55"   --->   Operation 74 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%r_V_19 = sext i8 %trunc_ln38_17" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 75 'sext' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [5/5] (2.45ns)   --->   "%mul_ln1171_29 = mul i16 %r_V_19, i16 86"   --->   Operation 76 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 77 [1/5] (2.45ns)   --->   "%mul_ln1171_24 = mul i14 %sext_ln1171_40, i14 16363"   --->   Operation 77 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln717_39 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_24, i32 3, i32 13"   --->   Operation 78 'partselect' 'trunc_ln717_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [2/5] (2.45ns)   --->   "%mul_ln1171_25 = mul i14 %sext_ln717, i14 16363"   --->   Operation 79 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [3/5] (2.45ns)   --->   "%mul_ln1171_28 = mul i15 %sext_ln1171_47, i15 55"   --->   Operation 80 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [4/5] (2.45ns)   --->   "%mul_ln1171_29 = mul i16 %r_V_19, i16 86"   --->   Operation 81 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1171_57 = sext i8 %trunc_ln38_18"   --->   Operation 82 'sext' 'sext_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1171_58 = sext i8 %trunc_ln38_18"   --->   Operation 83 'sext' 'sext_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln1171_31 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_18, i2 0"   --->   Operation 84 'bitconcatenate' 'shl_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1171_59 = sext i10 %shl_ln1171_31"   --->   Operation 85 'sext' 'sext_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.41ns)   --->   "%sub_ln1171_27 = sub i11 %sext_ln1171_59, i11 %sext_ln1171_58"   --->   Operation 86 'sub' 'sub_ln1171_27' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln717_55 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_27, i32 3, i32 10"   --->   Operation 87 'partselect' 'trunc_ln717_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [5/5] (2.45ns)   --->   "%mul_ln1171_30 = mul i15 %sext_ln1171_57, i15 32722"   --->   Operation 88 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln712_48 = sext i7 %trunc_ln717_41"   --->   Operation 89 'sext' 'sext_ln712_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln712_62 = sext i8 %trunc_ln717_55"   --->   Operation 90 'sext' 'sext_ln712_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.30ns)   --->   "%add_ln740_24 = add i9 %sext_ln712_48, i9 384"   --->   Operation 91 'add' 'add_ln740_24' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln740 = zext i9 %add_ln740_24"   --->   Operation 92 'zext' 'zext_ln740' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.36ns)   --->   "%add_ln740_25 = add i10 %zext_ln740, i10 %sext_ln712_62"   --->   Operation 93 'add' 'add_ln740_25' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.45>
ST_6 : Operation 94 [1/5] (2.45ns)   --->   "%mul_ln1171_25 = mul i14 %sext_ln717, i14 16363"   --->   Operation 94 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln717_42 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_25, i32 3, i32 13"   --->   Operation 95 'partselect' 'trunc_ln717_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [2/5] (2.45ns)   --->   "%mul_ln1171_28 = mul i15 %sext_ln1171_47, i15 55"   --->   Operation 96 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [3/5] (2.45ns)   --->   "%mul_ln1171_29 = mul i16 %r_V_19, i16 86"   --->   Operation 97 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [4/5] (2.45ns)   --->   "%mul_ln1171_30 = mul i15 %sext_ln1171_57, i15 32722"   --->   Operation 98 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [5/5] (2.45ns)   --->   "%mul_ln1171_31 = mul i15 %sext_ln1171_57, i15 32721"   --->   Operation 99 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.45>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i8 %trunc_ln38_2"   --->   Operation 100 'sext' 'sext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [5/5] (2.45ns)   --->   "%mul_ln1171_3 = mul i14 %sext_ln1171_7, i14 26"   --->   Operation 101 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/5] (2.45ns)   --->   "%mul_ln1171_28 = mul i15 %sext_ln1171_47, i15 55"   --->   Operation 102 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln717_47 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_28, i32 3, i32 14"   --->   Operation 103 'partselect' 'trunc_ln717_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [2/5] (2.45ns)   --->   "%mul_ln1171_29 = mul i16 %r_V_19, i16 86"   --->   Operation 104 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [3/5] (2.45ns)   --->   "%mul_ln1171_30 = mul i15 %sext_ln1171_57, i15 32722"   --->   Operation 105 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [4/5] (2.45ns)   --->   "%mul_ln1171_31 = mul i15 %sext_ln1171_57, i15 32721"   --->   Operation 106 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln712_46 = sext i11 %trunc_ln717_39"   --->   Operation 107 'sext' 'sext_ln712_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln712_49 = sext i11 %trunc_ln717_42"   --->   Operation 108 'sext' 'sext_ln712_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.48ns)   --->   "%add_ln740_39 = add i12 %sext_ln712_46, i12 %sext_ln712_49"   --->   Operation 109 'add' 'add_ln740_39' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.45>
ST_8 : Operation 110 [4/5] (2.45ns)   --->   "%mul_ln1171_3 = mul i14 %sext_ln1171_7, i14 26"   --->   Operation 110 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%r_V_3 = sext i8 %trunc_ln38_3" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 111 'sext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln1171_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln38_3, i7 0"   --->   Operation 112 'bitconcatenate' 'shl_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1171_13 = sext i15 %shl_ln1171_9"   --->   Operation 113 'sext' 'sext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (1.53ns)   --->   "%sub_ln1171_12 = sub i16 %sext_ln1171_13, i16 %r_V_3"   --->   Operation 114 'sub' 'sub_ln1171_12' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_12, i32 3, i32 15"   --->   Operation 115 'partselect' 'trunc_ln717_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [5/5] (2.45ns)   --->   "%mul_ln1171_4 = mul i16 %r_V_3, i16 65442"   --->   Operation 116 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/5] (2.45ns)   --->   "%mul_ln1171_29 = mul i16 %r_V_19, i16 86"   --->   Operation 117 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln717_53 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_29, i32 3, i32 15"   --->   Operation 118 'partselect' 'trunc_ln717_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [2/5] (2.45ns)   --->   "%mul_ln1171_30 = mul i15 %sext_ln1171_57, i15 32722"   --->   Operation 119 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [3/5] (2.45ns)   --->   "%mul_ln1171_31 = mul i15 %sext_ln1171_57, i15 32721"   --->   Operation 120 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.45>
ST_9 : Operation 121 [3/5] (2.45ns)   --->   "%mul_ln1171_3 = mul i14 %sext_ln1171_7, i14 26"   --->   Operation 121 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1171_12 = sext i8 %trunc_ln38_3"   --->   Operation 122 'sext' 'sext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [4/5] (2.45ns)   --->   "%mul_ln1171_4 = mul i16 %r_V_3, i16 65442"   --->   Operation 123 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [5/5] (2.45ns)   --->   "%mul_ln1171_5 = mul i15 %sext_ln1171_12, i15 52"   --->   Operation 124 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln1171_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_2, i3 0"   --->   Operation 125 'bitconcatenate' 'shl_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1171_50 = sext i11 %shl_ln1171_24"   --->   Operation 126 'sext' 'sext_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln1171_25 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_2, i1 0"   --->   Operation 127 'bitconcatenate' 'shl_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1171_51 = sext i9 %shl_ln1171_25"   --->   Operation 128 'sext' 'sext_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (1.48ns)   --->   "%sub_ln1171_23 = sub i12 %sext_ln1171_50, i12 %sext_ln1171_51"   --->   Operation 129 'sub' 'sub_ln1171_23' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln717_50 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_23, i32 3, i32 11"   --->   Operation 130 'partselect' 'trunc_ln717_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln1171_26 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %tmp_2, i7 0"   --->   Operation 131 'bitconcatenate' 'shl_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1171_52 = sext i15 %shl_ln1171_26"   --->   Operation 132 'sext' 'sext_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln1171_27 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_2, i2 0"   --->   Operation 133 'bitconcatenate' 'shl_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1171_53 = sext i10 %shl_ln1171_27"   --->   Operation 134 'sext' 'sext_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (1.53ns)   --->   "%sub_ln1171_24 = sub i16 %sext_ln1171_53, i16 %sext_ln1171_52"   --->   Operation 135 'sub' 'sub_ln1171_24' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln717_51 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_24, i32 3, i32 15"   --->   Operation 136 'partselect' 'trunc_ln717_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln1171_28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln38_17, i7 0"   --->   Operation 137 'bitconcatenate' 'shl_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1171_54 = sext i15 %shl_ln1171_28"   --->   Operation 138 'sext' 'sext_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln1171_29 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_17, i1 0"   --->   Operation 139 'bitconcatenate' 'shl_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1171_55 = sext i9 %shl_ln1171_29"   --->   Operation 140 'sext' 'sext_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (1.53ns)   --->   "%sub_ln1171_25 = sub i16 %sext_ln1171_55, i16 %sext_ln1171_54"   --->   Operation 141 'sub' 'sub_ln1171_25' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln717_52 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_25, i32 3, i32 15"   --->   Operation 142 'partselect' 'trunc_ln717_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln1171_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_17, i2 0"   --->   Operation 143 'bitconcatenate' 'shl_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1171_56 = sext i10 %shl_ln1171_30"   --->   Operation 144 'sext' 'sext_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (1.53ns)   --->   "%sub_ln1171_26 = sub i16 %sext_ln1171_54, i16 %sext_ln1171_56"   --->   Operation 145 'sub' 'sub_ln1171_26' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln717_54 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_26, i32 3, i32 15"   --->   Operation 146 'partselect' 'trunc_ln717_54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/5] (2.45ns)   --->   "%mul_ln1171_30 = mul i15 %sext_ln1171_57, i15 32722"   --->   Operation 147 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln717_56 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_30, i32 3, i32 14"   --->   Operation 148 'partselect' 'trunc_ln717_56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [2/5] (2.45ns)   --->   "%mul_ln1171_31 = mul i15 %sext_ln1171_57, i15 32721"   --->   Operation 149 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 150 [2/5] (2.45ns)   --->   "%mul_ln1171_3 = mul i14 %sext_ln1171_7, i14 26"   --->   Operation 150 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [3/5] (2.45ns)   --->   "%mul_ln1171_4 = mul i16 %r_V_3, i16 65442"   --->   Operation 151 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [4/5] (2.45ns)   --->   "%mul_ln1171_5 = mul i15 %sext_ln1171_12, i15 52"   --->   Operation 152 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1171_15 = sext i8 %trunc_ln38_4"   --->   Operation 153 'sext' 'sext_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [5/5] (2.45ns)   --->   "%mul_ln1171_6 = mul i15 %sext_ln1171_15, i15 52"   --->   Operation 154 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1171_44 = sext i8 %trunc_ln38_15"   --->   Operation 155 'sext' 'sext_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_15, i4 0"   --->   Operation 156 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1171_46 = sext i12 %tmp_1"   --->   Operation 157 'sext' 'sext_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (1.54ns)   --->   "%sub_ln1171_29 = sub i13 %sext_ln1171_44, i13 %sext_ln1171_46"   --->   Operation 158 'sub' 'sub_ln1171_29' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln717_45 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_29, i32 3, i32 12"   --->   Operation 159 'partselect' 'trunc_ln717_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/5] (2.45ns)   --->   "%mul_ln1171_31 = mul i15 %sext_ln1171_57, i15 32721"   --->   Operation 160 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln717_57 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_31, i32 3, i32 14"   --->   Operation 161 'partselect' 'trunc_ln717_57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln712_44 = sext i8 %trunc_ln38_12"   --->   Operation 162 'sext' 'sext_ln712_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln712_54 = sext i12 %trunc_ln717_47"   --->   Operation 163 'sext' 'sext_ln712_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln712_55 = sext i5 %trunc_ln717_48"   --->   Operation 164 'sext' 'sext_ln712_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln712_57 = sext i9 %trunc_ln717_50"   --->   Operation 165 'sext' 'sext_ln712_57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln712_58 = sext i13 %trunc_ln717_51"   --->   Operation 166 'sext' 'sext_ln712_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln712_59 = sext i13 %trunc_ln717_52"   --->   Operation 167 'sext' 'sext_ln712_59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln712_60 = sext i13 %trunc_ln717_53"   --->   Operation 168 'sext' 'sext_ln712_60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln712_61 = sext i13 %trunc_ln717_54"   --->   Operation 169 'sext' 'sext_ln712_61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln712_63 = sext i12 %trunc_ln717_56"   --->   Operation 170 'sext' 'sext_ln712_63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (1.53ns)   --->   "%add_ln740_22 = add i14 %sext_ln712_54, i14 %sext_ln712_59"   --->   Operation 171 'add' 'add_ln740_22' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (1.53ns)   --->   "%add_ln740_42 = add i14 %sext_ln712_57, i14 %sext_ln712_60"   --->   Operation 172 'add' 'add_ln740_42' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (1.02ns)   --->   "%add_ln740_44 = add i6 %sext_ln712_55, i6 56"   --->   Operation 173 'add' 'add_ln740_44' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln740_11 = sext i6 %add_ln740_44"   --->   Operation 174 'sext' 'sext_ln740_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (1.54ns)   --->   "%add_ln740_45 = add i13 %sext_ln740_11, i13 %sext_ln712_63"   --->   Operation 175 'add' 'add_ln740_45' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (1.53ns)   --->   "%add_ln740_62 = add i14 %sext_ln712_58, i14 %sext_ln712_61"   --->   Operation 176 'add' 'add_ln740_62' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (1.41ns)   --->   "%add_ln740_64 = add i10 %sext_ln712_44, i10 480"   --->   Operation 177 'add' 'add_ln740_64' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.15>
ST_11 : Operation 178 [1/5] (2.45ns)   --->   "%mul_ln1171_3 = mul i14 %sext_ln1171_7, i14 26"   --->   Operation 178 'mul' 'mul_ln1171_3' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln717_6 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_3, i32 3, i32 13"   --->   Operation 179 'partselect' 'trunc_ln717_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [2/5] (2.45ns)   --->   "%mul_ln1171_4 = mul i16 %r_V_3, i16 65442"   --->   Operation 180 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [3/5] (2.45ns)   --->   "%mul_ln1171_5 = mul i15 %sext_ln1171_12, i15 52"   --->   Operation 181 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1171_14 = sext i8 %trunc_ln38_4"   --->   Operation 182 'sext' 'sext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [4/5] (2.45ns)   --->   "%mul_ln1171_6 = mul i15 %sext_ln1171_15, i15 52"   --->   Operation 183 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [5/5] (2.45ns)   --->   "%mul_ln1171_7 = mul i13 %sext_ln1171_14, i13 13"   --->   Operation 184 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln1171_22 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln38_16, i6 0"   --->   Operation 185 'bitconcatenate' 'shl_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1171_48 = sext i14 %shl_ln1171_22"   --->   Operation 186 'sext' 'sext_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_21 = sub i15 0, i15 %sext_ln1171_48"   --->   Operation 187 'sub' 'sub_ln1171_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln1171_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_16, i2 0"   --->   Operation 188 'bitconcatenate' 'shl_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1171_49 = sext i10 %shl_ln1171_23"   --->   Operation 189 'sext' 'sext_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%sub_ln1171_22 = sub i15 %sub_ln1171_21, i15 %sext_ln1171_49"   --->   Operation 190 'sub' 'sub_ln1171_22' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln717_49 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_22, i32 3, i32 14"   --->   Operation 191 'partselect' 'trunc_ln717_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln712_52 = sext i10 %trunc_ln717_45"   --->   Operation 192 'sext' 'sext_ln712_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln740 = sext i12 %trunc_ln717_57"   --->   Operation 193 'sext' 'sext_ln740' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_43 = add i14 %add_ln740_42, i14 %sext_ln712_52"   --->   Operation 194 'add' 'add_ln740_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln740_12 = sext i13 %add_ln740_45"   --->   Operation 195 'sext' 'sext_ln740_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_46 = add i14 %sext_ln740_12, i14 %add_ln740_43"   --->   Operation 196 'add' 'add_ln740_46' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln740_4 = zext i10 %add_ln740_64"   --->   Operation 197 'zext' 'zext_ln740_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (1.54ns)   --->   "%add_ln740_65 = add i13 %zext_ln740_4, i13 %sext_ln740"   --->   Operation 198 'add' 'add_ln740_65' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.13>
ST_12 : Operation 199 [1/5] (2.45ns)   --->   "%mul_ln1171_4 = mul i16 %r_V_3, i16 65442"   --->   Operation 199 'mul' 'mul_ln1171_4' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln717_8 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_4, i32 3, i32 15"   --->   Operation 200 'partselect' 'trunc_ln717_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [2/5] (2.45ns)   --->   "%mul_ln1171_5 = mul i15 %sext_ln1171_12, i15 52"   --->   Operation 201 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [3/5] (2.45ns)   --->   "%mul_ln1171_6 = mul i15 %sext_ln1171_15, i15 52"   --->   Operation 202 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [4/5] (2.45ns)   --->   "%mul_ln1171_7 = mul i13 %sext_ln1171_14, i13 13"   --->   Operation 203 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%r_V_6 = sext i8 %trunc_ln38_6" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 204 'sext' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [5/5] (2.45ns)   --->   "%mul_ln1171_10 = mul i16 %r_V_6, i16 125"   --->   Operation 205 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln712_56 = sext i12 %trunc_ln717_49"   --->   Operation 206 'sext' 'sext_ln712_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_63 = add i14 %add_ln740_62, i14 %sext_ln712_56"   --->   Operation 207 'add' 'add_ln740_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln740_15 = sext i13 %add_ln740_65"   --->   Operation 208 'sext' 'sext_ln740_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_66 = add i14 %sext_ln740_15, i14 %add_ln740_63"   --->   Operation 209 'add' 'add_ln740_66' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.45>
ST_13 : Operation 210 [1/5] (2.45ns)   --->   "%mul_ln1171_5 = mul i15 %sext_ln1171_12, i15 52"   --->   Operation 210 'mul' 'mul_ln1171_5' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln717_10 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_5, i32 3, i32 14"   --->   Operation 211 'partselect' 'trunc_ln717_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [2/5] (2.45ns)   --->   "%mul_ln1171_6 = mul i15 %sext_ln1171_15, i15 52"   --->   Operation 212 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [3/5] (2.45ns)   --->   "%mul_ln1171_7 = mul i13 %sext_ln1171_14, i13 13"   --->   Operation 213 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_4, i5 0"   --->   Operation 214 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1171_16 = sext i13 %shl_ln1171_s"   --->   Operation 215 'sext' 'sext_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_4, i2 0"   --->   Operation 216 'bitconcatenate' 'shl_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1171_17 = sext i10 %shl_ln1171_1"   --->   Operation 217 'sext' 'sext_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (1.53ns)   --->   "%add_ln1171 = add i14 %sext_ln1171_16, i14 %sext_ln1171_17"   --->   Operation 218 'add' 'add_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln717_13 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln1171, i32 3, i32 13"   --->   Operation 219 'partselect' 'trunc_ln717_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [4/5] (2.45ns)   --->   "%mul_ln1171_10 = mul i16 %r_V_6, i16 125"   --->   Operation 220 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%r_V_77 = sext i8 %trunc_ln38_7" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 221 'sext' 'r_V_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 222 [5/5] (2.45ns)   --->   "%mul_ln1171_11 = mul i16 %r_V_77, i16 65439"   --->   Operation 222 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.13>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln1171_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_2, i5 0"   --->   Operation 223 'bitconcatenate' 'shl_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1171_8 = sext i13 %shl_ln1171_6"   --->   Operation 224 'sext' 'sext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1171_9 = sext i13 %shl_ln1171_6"   --->   Operation 225 'sext' 'sext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_9 = sub i14 0, i14 %sext_ln1171_9"   --->   Operation 226 'sub' 'sub_ln1171_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%shl_ln1171_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_2, i1 0"   --->   Operation 227 'bitconcatenate' 'shl_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1171_10 = sext i9 %shl_ln1171_7"   --->   Operation 228 'sext' 'sext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%sub_ln1171_10 = sub i14 %sub_ln1171_9, i14 %sext_ln1171_10"   --->   Operation 229 'sub' 'sub_ln1171_10' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln717_4 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_10, i32 3, i32 13"   --->   Operation 230 'partselect' 'trunc_ln717_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln1171_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln38_2, i7 0"   --->   Operation 231 'bitconcatenate' 'shl_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1171_11 = sext i15 %shl_ln1171_8"   --->   Operation 232 'sext' 'sext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (1.53ns)   --->   "%sub_ln1171_11 = sub i16 %sext_ln1171_11, i16 %sext_ln1171_8"   --->   Operation 233 'sub' 'sub_ln1171_11' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln717_5 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_11, i32 3, i32 15"   --->   Operation 234 'partselect' 'trunc_ln717_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/5] (2.45ns)   --->   "%mul_ln1171_6 = mul i15 %sext_ln1171_15, i15 52"   --->   Operation 235 'mul' 'mul_ln1171_6' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln717_11 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_6, i32 3, i32 14"   --->   Operation 236 'partselect' 'trunc_ln717_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 237 [2/5] (2.45ns)   --->   "%mul_ln1171_7 = mul i13 %sext_ln1171_14, i13 13"   --->   Operation 237 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [3/5] (2.45ns)   --->   "%mul_ln1171_10 = mul i16 %r_V_6, i16 125"   --->   Operation 238 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [4/5] (2.45ns)   --->   "%mul_ln1171_11 = mul i16 %r_V_77, i16 65439"   --->   Operation 239 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [5/5] (2.45ns)   --->   "%mul_ln1171_12 = mul i16 %r_V_77, i16 104"   --->   Operation 240 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln712_12 = sext i11 %trunc_ln717_6"   --->   Operation 241 'sext' 'sext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln712_15 = sext i12 %trunc_ln717_10"   --->   Operation 242 'sext' 'sext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln712_18 = sext i11 %trunc_ln717_13"   --->   Operation 243 'sext' 'sext_ln712_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_49 = add i13 %sext_ln712_15, i13 %sext_ln712_18"   --->   Operation 244 'add' 'add_ln740_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 245 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_50 = add i13 %add_ln740_49, i13 %sext_ln712_12"   --->   Operation 245 'add' 'add_ln740_50' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.13>
ST_15 : Operation 246 [1/5] (2.45ns)   --->   "%mul_ln1171_7 = mul i13 %sext_ln1171_14, i13 13"   --->   Operation 246 'mul' 'mul_ln1171_7' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln717_12 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %mul_ln1171_7, i32 3, i32 12"   --->   Operation 247 'partselect' 'trunc_ln717_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 248 [2/5] (2.45ns)   --->   "%mul_ln1171_10 = mul i16 %r_V_6, i16 125"   --->   Operation 248 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 249 [3/5] (2.45ns)   --->   "%mul_ln1171_11 = mul i16 %r_V_77, i16 65439"   --->   Operation 249 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 250 [4/5] (2.45ns)   --->   "%mul_ln1171_12 = mul i16 %r_V_77, i16 104"   --->   Operation 250 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1171_23 = sext i8 %trunc_ln38_8"   --->   Operation 251 'sext' 'sext_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 252 [5/5] (2.45ns)   --->   "%mul_ln1171_13 = mul i15 %sext_ln1171_23, i15 47"   --->   Operation 252 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i11 %trunc_ln717_4"   --->   Operation 253 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln712_13 = sext i13 %trunc_ln717_7"   --->   Operation 254 'sext' 'sext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln712_16 = sext i12 %trunc_ln717_11"   --->   Operation 255 'sext' 'sext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_10 = add i14 %sext_ln712_13, i14 %sext_ln712_16"   --->   Operation 256 'add' 'add_ln740_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 257 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_11 = add i14 %add_ln740_10, i14 %sext_ln712_10"   --->   Operation 257 'add' 'add_ln740_11' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.13>
ST_16 : Operation 258 [1/5] (2.45ns)   --->   "%mul_ln1171_10 = mul i16 %r_V_6, i16 125"   --->   Operation 258 'mul' 'mul_ln1171_10' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln717_18 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_10, i32 3, i32 15"   --->   Operation 259 'partselect' 'trunc_ln717_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 260 [2/5] (2.45ns)   --->   "%mul_ln1171_11 = mul i16 %r_V_77, i16 65439"   --->   Operation 260 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 261 [3/5] (2.45ns)   --->   "%mul_ln1171_12 = mul i16 %r_V_77, i16 104"   --->   Operation 261 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%r_V_8 = sext i8 %trunc_ln38_8" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 262 'sext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 263 [4/5] (2.45ns)   --->   "%mul_ln1171_13 = mul i15 %sext_ln1171_23, i15 47"   --->   Operation 263 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 264 [5/5] (2.45ns)   --->   "%mul_ln1171_14 = mul i16 %r_V_8, i16 65446"   --->   Operation 264 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln712_11 = sext i13 %trunc_ln717_5"   --->   Operation 265 'sext' 'sext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln712_14 = sext i13 %trunc_ln717_8"   --->   Operation 266 'sext' 'sext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln712_17 = sext i10 %trunc_ln717_12"   --->   Operation 267 'sext' 'sext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_29 = add i14 %sext_ln712_14, i14 %sext_ln712_17"   --->   Operation 268 'add' 'add_ln740_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 269 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_30 = add i14 %add_ln740_29, i14 %sext_ln712_11"   --->   Operation 269 'add' 'add_ln740_30' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 2.45>
ST_17 : Operation 270 [1/5] (2.45ns)   --->   "%mul_ln1171_11 = mul i16 %r_V_77, i16 65439"   --->   Operation 270 'mul' 'mul_ln1171_11' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln717_19 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_11, i32 3, i32 15"   --->   Operation 271 'partselect' 'trunc_ln717_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 272 [2/5] (2.45ns)   --->   "%mul_ln1171_12 = mul i16 %r_V_77, i16 104"   --->   Operation 272 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 273 [3/5] (2.45ns)   --->   "%mul_ln1171_13 = mul i15 %sext_ln1171_23, i15 47"   --->   Operation 273 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 274 [4/5] (2.45ns)   --->   "%mul_ln1171_14 = mul i16 %r_V_8, i16 65446"   --->   Operation 274 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 275 [5/5] (2.45ns)   --->   "%mul_ln1171_15 = mul i16 %r_V_8, i16 86"   --->   Operation 275 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.45>
ST_18 : Operation 276 [1/5] (2.45ns)   --->   "%mul_ln1171_12 = mul i16 %r_V_77, i16 104"   --->   Operation 276 'mul' 'mul_ln1171_12' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln717_20 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_12, i32 3, i32 15"   --->   Operation 277 'partselect' 'trunc_ln717_20' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 278 [2/5] (2.45ns)   --->   "%mul_ln1171_13 = mul i15 %sext_ln1171_23, i15 47"   --->   Operation 278 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 279 [3/5] (2.45ns)   --->   "%mul_ln1171_14 = mul i16 %r_V_8, i16 65446"   --->   Operation 279 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 280 [4/5] (2.45ns)   --->   "%mul_ln1171_15 = mul i16 %r_V_8, i16 86"   --->   Operation 280 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [1/1] (0.00ns)   --->   "%r_V_9 = sext i8 %trunc_ln38_9" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 281 'sext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 282 [5/5] (2.45ns)   --->   "%mul_ln1171_16 = mul i16 %r_V_9, i16 65448"   --->   Operation 282 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.45>
ST_19 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_7, i3 0"   --->   Operation 283 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 284 [1/5] (2.45ns)   --->   "%mul_ln1171_13 = mul i15 %sext_ln1171_23, i15 47"   --->   Operation 284 'mul' 'mul_ln1171_13' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln717_21 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_13, i32 3, i32 14"   --->   Operation 285 'partselect' 'trunc_ln717_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 286 [2/5] (2.45ns)   --->   "%mul_ln1171_14 = mul i16 %r_V_8, i16 65446"   --->   Operation 286 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 287 [3/5] (2.45ns)   --->   "%mul_ln1171_15 = mul i16 %r_V_8, i16 86"   --->   Operation 287 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 288 [4/5] (2.45ns)   --->   "%mul_ln1171_16 = mul i16 %r_V_9, i16 65448"   --->   Operation 288 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 289 [5/5] (2.45ns)   --->   "%mul_ln1171_17 = mul i16 %r_V_9, i16 117"   --->   Operation 289 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln712_23 = sext i13 %trunc_ln717_18"   --->   Operation 290 'sext' 'sext_ln712_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln712_25 = sext i13 %trunc_ln717_20"   --->   Operation 291 'sext' 'sext_ln712_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln712_26 = sext i11 %shl_ln2"   --->   Operation 292 'sext' 'sext_ln712_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 293 [1/1] (1.53ns)   --->   "%add_ln740_32 = add i14 %sext_ln712_23, i14 %sext_ln712_25"   --->   Operation 293 'add' 'add_ln740_32' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 294 [1/1] (1.53ns)   --->   "%add_ln740_52 = add i14 %sext_ln712_23, i14 %sext_ln712_26"   --->   Operation 294 'add' 'add_ln740_52' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.45>
ST_20 : Operation 295 [1/5] (2.45ns)   --->   "%mul_ln1171_14 = mul i16 %r_V_8, i16 65446"   --->   Operation 295 'mul' 'mul_ln1171_14' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln717_22 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_14, i32 3, i32 15"   --->   Operation 296 'partselect' 'trunc_ln717_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 297 [2/5] (2.45ns)   --->   "%mul_ln1171_15 = mul i16 %r_V_8, i16 86"   --->   Operation 297 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 298 [3/5] (2.45ns)   --->   "%mul_ln1171_16 = mul i16 %r_V_9, i16 65448"   --->   Operation 298 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 299 [4/5] (2.45ns)   --->   "%mul_ln1171_17 = mul i16 %r_V_9, i16 117"   --->   Operation 299 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 300 [5/5] (2.45ns)   --->   "%mul_ln1171_18 = mul i16 %r_V_9, i16 65450"   --->   Operation 300 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.45>
ST_21 : Operation 301 [1/5] (2.45ns)   --->   "%mul_ln1171_15 = mul i16 %r_V_8, i16 86"   --->   Operation 301 'mul' 'mul_ln1171_15' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln717_23 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_15, i32 3, i32 15"   --->   Operation 302 'partselect' 'trunc_ln717_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 303 [2/5] (2.45ns)   --->   "%mul_ln1171_16 = mul i16 %r_V_9, i16 65448"   --->   Operation 303 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 304 [3/5] (2.45ns)   --->   "%mul_ln1171_17 = mul i16 %r_V_9, i16 117"   --->   Operation 304 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 305 [4/5] (2.45ns)   --->   "%mul_ln1171_18 = mul i16 %r_V_9, i16 65450"   --->   Operation 305 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 306 [1/1] (0.00ns)   --->   "%r_V_10 = sext i8 %trunc_ln38_s" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 306 'sext' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 307 [5/5] (2.45ns)   --->   "%mul_ln1171_19 = mul i16 %r_V_10, i16 91"   --->   Operation 307 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.45>
ST_22 : Operation 308 [1/5] (2.45ns)   --->   "%mul_ln1171_16 = mul i16 %r_V_9, i16 65448"   --->   Operation 308 'mul' 'mul_ln1171_16' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln717_24 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_16, i32 3, i32 15"   --->   Operation 309 'partselect' 'trunc_ln717_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 310 [2/5] (2.45ns)   --->   "%mul_ln1171_17 = mul i16 %r_V_9, i16 117"   --->   Operation 310 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 311 [3/5] (2.45ns)   --->   "%mul_ln1171_18 = mul i16 %r_V_9, i16 65450"   --->   Operation 311 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1171_24 = sext i8 %trunc_ln38_s"   --->   Operation 312 'sext' 'sext_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 313 [4/5] (2.45ns)   --->   "%mul_ln1171_19 = mul i16 %r_V_10, i16 91"   --->   Operation 313 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 314 [5/5] (2.45ns)   --->   "%mul_ln1171_20 = mul i14 %sext_ln1171_24, i14 16363"   --->   Operation 314 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.13>
ST_23 : Operation 315 [1/5] (2.45ns)   --->   "%mul_ln1171_17 = mul i16 %r_V_9, i16 117"   --->   Operation 315 'mul' 'mul_ln1171_17' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln717_25 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_17, i32 3, i32 15"   --->   Operation 316 'partselect' 'trunc_ln717_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 317 [2/5] (2.45ns)   --->   "%mul_ln1171_18 = mul i16 %r_V_9, i16 65450"   --->   Operation 317 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 318 [3/5] (2.45ns)   --->   "%mul_ln1171_19 = mul i16 %r_V_10, i16 91"   --->   Operation 318 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 319 [4/5] (2.45ns)   --->   "%mul_ln1171_20 = mul i14 %sext_ln1171_24, i14 16363"   --->   Operation 319 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1171_27 = sext i8 %trunc_ln38_10"   --->   Operation 320 'sext' 'sext_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 321 [5/5] (2.45ns)   --->   "%mul_ln1171_21 = mul i15 %sext_ln1171_27, i15 37"   --->   Operation 321 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln712_24 = sext i13 %trunc_ln717_19"   --->   Operation 322 'sext' 'sext_ln712_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln712_27 = sext i12 %trunc_ln717_21"   --->   Operation 323 'sext' 'sext_ln712_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln712_30 = sext i13 %trunc_ln717_24"   --->   Operation 324 'sext' 'sext_ln712_30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_14 = add i14 %sext_ln712_27, i14 %sext_ln712_30"   --->   Operation 325 'add' 'add_ln740_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 326 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_15 = add i14 %add_ln740_14, i14 %sext_ln712_24"   --->   Operation 326 'add' 'add_ln740_15' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 2.45>
ST_24 : Operation 327 [1/5] (2.45ns)   --->   "%mul_ln1171_18 = mul i16 %r_V_9, i16 65450"   --->   Operation 327 'mul' 'mul_ln1171_18' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln717_26 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_18, i32 3, i32 15"   --->   Operation 328 'partselect' 'trunc_ln717_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 329 [2/5] (2.45ns)   --->   "%mul_ln1171_19 = mul i16 %r_V_10, i16 91"   --->   Operation 329 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 330 [3/5] (2.45ns)   --->   "%mul_ln1171_20 = mul i14 %sext_ln1171_24, i14 16363"   --->   Operation 330 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 331 [1/1] (0.00ns)   --->   "%shl_ln1171_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_s, i4 0"   --->   Operation 331 'bitconcatenate' 'shl_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln1171_25 = sext i12 %shl_ln1171_11"   --->   Operation 332 'sext' 'sext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "%shl_ln1171_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_s, i2 0"   --->   Operation 333 'bitconcatenate' 'shl_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1171_26 = sext i10 %shl_ln1171_12"   --->   Operation 334 'sext' 'sext_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 335 [1/1] (1.54ns)   --->   "%sub_ln1171_14 = sub i13 %sext_ln1171_26, i13 %sext_ln1171_25"   --->   Operation 335 'sub' 'sub_ln1171_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln717_29 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_14, i32 3, i32 12"   --->   Operation 336 'partselect' 'trunc_ln717_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 337 [4/5] (2.45ns)   --->   "%mul_ln1171_21 = mul i15 %sext_ln1171_27, i15 37"   --->   Operation 337 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln1171_31 = sext i8 %trunc_ln38_11"   --->   Operation 338 'sext' 'sext_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 339 [5/5] (2.45ns)   --->   "%mul_ln1171_22 = mul i15 %sext_ln1171_31, i15 32710"   --->   Operation 339 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.13>
ST_25 : Operation 340 [1/5] (2.45ns)   --->   "%mul_ln1171_19 = mul i16 %r_V_10, i16 91"   --->   Operation 340 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln717_27 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_19, i32 3, i32 15"   --->   Operation 341 'partselect' 'trunc_ln717_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 342 [2/5] (2.45ns)   --->   "%mul_ln1171_20 = mul i14 %sext_ln1171_24, i14 16363"   --->   Operation 342 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 343 [3/5] (2.45ns)   --->   "%mul_ln1171_21 = mul i15 %sext_ln1171_27, i15 37"   --->   Operation 343 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 344 [4/5] (2.45ns)   --->   "%mul_ln1171_22 = mul i15 %sext_ln1171_31, i15 32710"   --->   Operation 344 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1171_36 = sext i8 %trunc_ln38_12"   --->   Operation 345 'sext' 'sext_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 346 [5/5] (2.45ns)   --->   "%mul_ln1171_23 = mul i15 %sext_ln1171_36, i15 38"   --->   Operation 346 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln712_29 = sext i13 %trunc_ln717_23"   --->   Operation 347 'sext' 'sext_ln712_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln712_32 = sext i13 %trunc_ln717_26"   --->   Operation 348 'sext' 'sext_ln712_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln712_35 = sext i10 %trunc_ln717_29"   --->   Operation 349 'sext' 'sext_ln712_35' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_54 = add i14 %sext_ln712_32, i14 %sext_ln712_35"   --->   Operation 350 'add' 'add_ln740_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 351 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_55 = add i14 %add_ln740_54, i14 %sext_ln712_29"   --->   Operation 351 'add' 'add_ln740_55' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 2.45>
ST_26 : Operation 352 [1/5] (2.45ns)   --->   "%mul_ln1171_20 = mul i14 %sext_ln1171_24, i14 16363"   --->   Operation 352 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln717_28 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_20, i32 3, i32 13"   --->   Operation 353 'partselect' 'trunc_ln717_28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 354 [2/5] (2.45ns)   --->   "%mul_ln1171_21 = mul i15 %sext_ln1171_27, i15 37"   --->   Operation 354 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 355 [3/5] (2.45ns)   --->   "%mul_ln1171_22 = mul i15 %sext_ln1171_31, i15 32710"   --->   Operation 355 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 356 [4/5] (2.45ns)   --->   "%mul_ln1171_23 = mul i15 %sext_ln1171_36, i15 38"   --->   Operation 356 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln1171_45 = sext i8 %trunc_ln38_15"   --->   Operation 357 'sext' 'sext_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 358 [5/5] (2.45ns)   --->   "%mul_ln1171_26 = mul i14 %sext_ln1171_45, i14 22"   --->   Operation 358 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.13>
ST_27 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1171_18 = sext i8 %trunc_ln38_5"   --->   Operation 359 'sext' 'sext_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 360 [1/1] (0.00ns)   --->   "%shl_ln1171_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_5, i4 0"   --->   Operation 360 'bitconcatenate' 'shl_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1171_20 = sext i12 %shl_ln1171_2"   --->   Operation 361 'sext' 'sext_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 362 [1/1] (1.54ns)   --->   "%add_ln1171_1 = add i13 %sext_ln1171_20, i13 %sext_ln1171_18"   --->   Operation 362 'add' 'add_ln1171_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln717_15 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln1171_1, i32 3, i32 12"   --->   Operation 363 'partselect' 'trunc_ln717_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 364 [1/5] (2.45ns)   --->   "%mul_ln1171_21 = mul i15 %sext_ln1171_27, i15 37"   --->   Operation 364 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln717_30 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_21, i32 3, i32 14"   --->   Operation 365 'partselect' 'trunc_ln717_30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 366 [2/5] (2.45ns)   --->   "%mul_ln1171_22 = mul i15 %sext_ln1171_31, i15 32710"   --->   Operation 366 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 367 [3/5] (2.45ns)   --->   "%mul_ln1171_23 = mul i15 %sext_ln1171_36, i15 38"   --->   Operation 367 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 368 [1/1] (0.00ns)   --->   "%r_V_16 = sext i8 %trunc_ln38_15" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 368 'sext' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 369 [4/5] (2.45ns)   --->   "%mul_ln1171_26 = mul i14 %sext_ln1171_45, i14 22"   --->   Operation 369 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 370 [5/5] (2.45ns)   --->   "%mul_ln1171_27 = mul i16 %r_V_16, i16 65467"   --->   Operation 370 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln712_28 = sext i13 %trunc_ln717_22"   --->   Operation 371 'sext' 'sext_ln712_28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln712_31 = sext i13 %trunc_ln717_25"   --->   Operation 372 'sext' 'sext_ln712_31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln712_34 = sext i11 %trunc_ln717_28"   --->   Operation 373 'sext' 'sext_ln712_34' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_34 = add i14 %sext_ln712_31, i14 %sext_ln712_34"   --->   Operation 374 'add' 'add_ln740_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 375 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_35 = add i14 %add_ln740_34, i14 %sext_ln712_28"   --->   Operation 375 'add' 'add_ln740_35' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 3.13>
ST_28 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i8 %trunc_ln38"   --->   Operation 376 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 377 [5/5] (2.45ns)   --->   "%mul_ln1171 = mul i15 %sext_ln1171, i15 32724"   --->   Operation 377 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 378 [1/5] (2.45ns)   --->   "%mul_ln1171_22 = mul i15 %sext_ln1171_31, i15 32710"   --->   Operation 378 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln717_35 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_22, i32 3, i32 14"   --->   Operation 379 'partselect' 'trunc_ln717_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 380 [2/5] (2.45ns)   --->   "%mul_ln1171_23 = mul i15 %sext_ln1171_36, i15 38"   --->   Operation 380 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 381 [3/5] (2.45ns)   --->   "%mul_ln1171_26 = mul i14 %sext_ln1171_45, i14 22"   --->   Operation 381 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 382 [4/5] (2.45ns)   --->   "%mul_ln1171_27 = mul i16 %r_V_16, i16 65467"   --->   Operation 382 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln712_20 = sext i10 %trunc_ln717_15"   --->   Operation 383 'sext' 'sext_ln712_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln712_33 = sext i13 %trunc_ln717_27"   --->   Operation 384 'sext' 'sext_ln712_33' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln712_36 = sext i12 %trunc_ln717_30"   --->   Operation 385 'sext' 'sext_ln712_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 386 [1/1] (1.53ns)   --->   "%add_ln740_18 = add i14 %sext_ln712_33, i14 %sext_ln712_36"   --->   Operation 386 'add' 'add_ln740_18' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_33 = add i14 %add_ln740_32, i14 %sext_ln712_20"   --->   Operation 387 'add' 'add_ln740_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 388 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_36 = add i14 %add_ln740_35, i14 %add_ln740_33"   --->   Operation 388 'add' 'add_ln740_36' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 2.90>
ST_29 : Operation 389 [1/1] (0.00ns)   --->   "%r_V_0 = sext i8 %trunc_ln38" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 389 'sext' 'r_V_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 390 [4/5] (2.45ns)   --->   "%mul_ln1171 = mul i15 %sext_ln1171, i15 32724"   --->   Operation 390 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 391 [5/5] (2.45ns)   --->   "%mul_ln1171_1 = mul i16 %r_V_0, i16 111"   --->   Operation 391 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 392 [1/1] (0.00ns)   --->   "%shl_ln1171_13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_10, i5 0"   --->   Operation 392 'bitconcatenate' 'shl_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1171_28 = sext i13 %shl_ln1171_13"   --->   Operation 393 'sext' 'sext_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 394 [1/1] (0.00ns)   --->   "%shl_ln1171_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_10, i3 0"   --->   Operation 394 'bitconcatenate' 'shl_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln1171_29 = sext i11 %shl_ln1171_14"   --->   Operation 395 'sext' 'sext_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 396 [1/1] (1.53ns)   --->   "%sub_ln1171_15 = sub i14 %sext_ln1171_28, i14 %sext_ln1171_29"   --->   Operation 396 'sub' 'sub_ln1171_15' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln717_31 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_15, i32 3, i32 13"   --->   Operation 397 'partselect' 'trunc_ln717_31' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln1171_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_10, i1 0"   --->   Operation 398 'bitconcatenate' 'shl_ln1171_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln1171_30 = sext i9 %shl_ln1171_15"   --->   Operation 399 'sext' 'sext_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 400 [1/1] (1.36ns)   --->   "%sub_ln1171_16 = sub i10 0, i10 %sext_ln1171_30"   --->   Operation 400 'sub' 'sub_ln1171_16' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln717_32 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %sub_ln1171_16, i32 3, i32 9"   --->   Operation 401 'partselect' 'trunc_ln717_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1171_32 = sext i8 %trunc_ln38_11"   --->   Operation 402 'sext' 'sext_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 403 [1/1] (0.00ns)   --->   "%shl_ln1171_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_11, i4 0"   --->   Operation 403 'bitconcatenate' 'shl_ln1171_16' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln1171_33 = sext i12 %shl_ln1171_16"   --->   Operation 404 'sext' 'sext_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 405 [1/1] (1.54ns)   --->   "%sub_ln1171_17 = sub i13 %sext_ln1171_33, i13 %sext_ln1171_32"   --->   Operation 405 'sub' 'sub_ln1171_17' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln717_33 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171_17, i32 3, i32 12"   --->   Operation 406 'partselect' 'trunc_ln717_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 407 [1/1] (0.00ns)   --->   "%shl_ln1171_17 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_11, i5 0"   --->   Operation 407 'bitconcatenate' 'shl_ln1171_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln1171_34 = sext i13 %shl_ln1171_17"   --->   Operation 408 'sext' 'sext_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 409 [1/1] (0.00ns)   --->   "%shl_ln1171_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_11, i1 0"   --->   Operation 409 'bitconcatenate' 'shl_ln1171_18' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln1171_35 = sext i9 %shl_ln1171_18"   --->   Operation 410 'sext' 'sext_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 411 [1/1] (1.53ns)   --->   "%sub_ln1171_18 = sub i14 %sext_ln1171_35, i14 %sext_ln1171_34"   --->   Operation 411 'sub' 'sub_ln1171_18' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln717_34 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %sub_ln1171_18, i32 3, i32 13"   --->   Operation 412 'partselect' 'trunc_ln717_34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln1171_37 = sext i8 %trunc_ln38_12"   --->   Operation 413 'sext' 'sext_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_12, i3 0"   --->   Operation 414 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln1171_38 = sext i11 %tmp_s"   --->   Operation 415 'sext' 'sext_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 416 [1/1] (1.48ns)   --->   "%sub_ln1171_28 = sub i12 %sext_ln1171_37, i12 %sext_ln1171_38"   --->   Operation 416 'sub' 'sub_ln1171_28' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln717_36 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln1171_28, i32 3, i32 11"   --->   Operation 417 'partselect' 'trunc_ln717_36' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 418 [1/5] (2.45ns)   --->   "%mul_ln1171_23 = mul i15 %sext_ln1171_36, i15 38"   --->   Operation 418 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln717_37 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171_23, i32 3, i32 14"   --->   Operation 419 'partselect' 'trunc_ln717_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln1171_39 = sext i8 %trunc_ln38_13"   --->   Operation 420 'sext' 'sext_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 421 [1/1] (0.00ns)   --->   "%shl_ln1171_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_13, i2 0"   --->   Operation 421 'bitconcatenate' 'shl_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln1171_41 = sext i10 %shl_ln1171_19"   --->   Operation 422 'sext' 'sext_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 423 [1/1] (1.41ns)   --->   "%sub_ln1171_19 = sub i11 0, i11 %sext_ln1171_41"   --->   Operation 423 'sub' 'sub_ln1171_19' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln717_38 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln1171_19, i32 3, i32 10"   --->   Operation 424 'partselect' 'trunc_ln717_38' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 425 [1/1] (1.41ns)   --->   "%add_ln1171_2 = add i11 %sext_ln1171_41, i11 %sext_ln1171_39"   --->   Operation 425 'add' 'add_ln1171_2' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln717_40 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %add_ln1171_2, i32 3, i32 10"   --->   Operation 426 'partselect' 'trunc_ln717_40' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 427 [2/5] (2.45ns)   --->   "%mul_ln1171_26 = mul i14 %sext_ln1171_45, i14 22"   --->   Operation 427 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 428 [3/5] (2.45ns)   --->   "%mul_ln1171_27 = mul i16 %r_V_16, i16 65467"   --->   Operation 428 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln712_38 = sext i7 %trunc_ln717_32"   --->   Operation 429 'sext' 'sext_ln712_38' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln712_41 = sext i12 %trunc_ln717_35"   --->   Operation 430 'sext' 'sext_ln712_41' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln712_42 = sext i9 %trunc_ln717_36"   --->   Operation 431 'sext' 'sext_ln712_42' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln712_45 = sext i8 %trunc_ln717_38"   --->   Operation 432 'sext' 'sext_ln712_45' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 433 [1/1] (1.36ns)   --->   "%add_ln740_19 = add i10 %sext_ln712_42, i10 %sext_ln712_45"   --->   Operation 433 'add' 'add_ln740_19' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 434 [1/1] (1.54ns)   --->   "%add_ln740_58 = add i13 %sext_ln712_38, i13 %sext_ln712_41"   --->   Operation 434 'add' 'add_ln740_58' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.45>
ST_30 : Operation 435 [3/5] (2.45ns)   --->   "%mul_ln1171 = mul i15 %sext_ln1171, i15 32724"   --->   Operation 435 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 436 [4/5] (2.45ns)   --->   "%mul_ln1171_1 = mul i16 %r_V_0, i16 111"   --->   Operation 436 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 437 [1/1] (0.00ns)   --->   "%r_V_1 = sext i8 %trunc_ln38_1" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 437 'sext' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 438 [5/5] (2.45ns)   --->   "%mul_ln1171_2 = mul i16 %r_V_1, i16 65426"   --->   Operation 438 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 439 [1/5] (2.45ns)   --->   "%mul_ln1171_26 = mul i14 %sext_ln1171_45, i14 22"   --->   Operation 439 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln717_44 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_26, i32 3, i32 13"   --->   Operation 440 'partselect' 'trunc_ln717_44' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 441 [2/5] (2.45ns)   --->   "%mul_ln1171_27 = mul i16 %r_V_16, i16 65467"   --->   Operation 441 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln712_37 = sext i11 %trunc_ln717_31"   --->   Operation 442 'sext' 'sext_ln712_37' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln712_39 = sext i10 %trunc_ln717_33"   --->   Operation 443 'sext' 'sext_ln712_39' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln712_40 = sext i11 %trunc_ln717_34"   --->   Operation 444 'sext' 'sext_ln712_40' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln712_43 = sext i12 %trunc_ln717_37"   --->   Operation 445 'sext' 'sext_ln712_43' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln740_6 = sext i10 %add_ln740_19"   --->   Operation 446 'sext' 'sext_ln740_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 447 [1/1] (1.41ns)   --->   "%add_ln740_20 = add i11 %sext_ln740_6, i11 %sext_ln712_39"   --->   Operation 447 'add' 'add_ln740_20' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 448 [1/1] (1.48ns)   --->   "%add_ln740_38 = add i12 %sext_ln712_37, i12 %sext_ln712_40"   --->   Operation 448 'add' 'add_ln740_38' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln740_9 = sext i12 %add_ln740_39"   --->   Operation 449 'sext' 'sext_ln740_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 450 [1/1] (1.54ns)   --->   "%add_ln740_40 = add i13 %sext_ln740_9, i13 %sext_ln712_43"   --->   Operation 450 'add' 'add_ln740_40' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.13>
ST_31 : Operation 451 [2/5] (2.45ns)   --->   "%mul_ln1171 = mul i15 %sext_ln1171, i15 32724"   --->   Operation 451 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 452 [3/5] (2.45ns)   --->   "%mul_ln1171_1 = mul i16 %r_V_0, i16 111"   --->   Operation 452 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 453 [4/5] (2.45ns)   --->   "%mul_ln1171_2 = mul i16 %r_V_1, i16 65426"   --->   Operation 453 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln1171_19 = sext i8 %trunc_ln38_5"   --->   Operation 454 'sext' 'sext_ln1171_19' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 455 [5/5] (2.45ns)   --->   "%mul_ln1171_8 = mul i14 %sext_ln1171_19, i14 16358"   --->   Operation 455 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 456 [1/1] (0.00ns)   --->   "%shl_ln1171_20 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln38_14, i6 0"   --->   Operation 456 'bitconcatenate' 'shl_ln1171_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln1171_42 = sext i14 %shl_ln1171_20"   --->   Operation 457 'sext' 'sext_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 458 [1/1] (0.00ns)   --->   "%shl_ln1171_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_14, i4 0"   --->   Operation 458 'bitconcatenate' 'shl_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln1171_43 = sext i12 %shl_ln1171_21"   --->   Operation 459 'sext' 'sext_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 460 [1/1] (1.52ns)   --->   "%sub_ln1171_20 = sub i15 %sext_ln1171_42, i15 %sext_ln1171_43"   --->   Operation 460 'sub' 'sub_ln1171_20' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln717_43 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln1171_20, i32 3, i32 14"   --->   Operation 461 'partselect' 'trunc_ln717_43' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 462 [1/5] (2.45ns)   --->   "%mul_ln1171_27 = mul i16 %r_V_16, i16 65467"   --->   Operation 462 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln717_46 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_27, i32 3, i32 15"   --->   Operation 463 'partselect' 'trunc_ln717_46' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln712_51 = sext i11 %trunc_ln717_44"   --->   Operation 464 'sext' 'sext_ln712_51' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_23 = add i14 %add_ln740_22, i14 %sext_ln712_51"   --->   Operation 465 'add' 'add_ln740_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln740_3 = zext i10 %add_ln740_25"   --->   Operation 466 'zext' 'zext_ln740_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 467 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_26 = add i14 %zext_ln740_3, i14 %add_ln740_23"   --->   Operation 467 'add' 'add_ln740_26' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln740_8 = sext i12 %add_ln740_38"   --->   Operation 468 'sext' 'sext_ln740_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln740_10 = sext i13 %add_ln740_40"   --->   Operation 469 'sext' 'sext_ln740_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_41 = add i14 %sext_ln740_10, i14 %sext_ln740_8"   --->   Operation 470 'add' 'add_ln740_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 471 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_47 = add i14 %add_ln740_46, i14 %add_ln740_41"   --->   Operation 471 'add' 'add_ln740_47' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 3.13>
ST_32 : Operation 472 [1/5] (2.45ns)   --->   "%mul_ln1171 = mul i15 %sext_ln1171, i15 32724"   --->   Operation 472 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %mul_ln1171, i32 3, i32 14"   --->   Operation 473 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 474 [2/5] (2.45ns)   --->   "%mul_ln1171_1 = mul i16 %r_V_0, i16 111"   --->   Operation 474 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln1171_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln38_1, i7 0"   --->   Operation 475 'bitconcatenate' 'shl_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i15 %shl_ln1171_5"   --->   Operation 476 'sext' 'sext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 477 [1/1] (1.53ns)   --->   "%sub_ln1171_7 = sub i16 %sext_ln1171_6, i16 %r_V_1"   --->   Operation 477 'sub' 'sub_ln1171_7' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_7, i32 3, i32 15"   --->   Operation 478 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 479 [1/1] (1.53ns)   --->   "%sub_ln1171_8 = sub i16 0, i16 %sext_ln1171_6"   --->   Operation 479 'sub' 'sub_ln1171_8' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln717_2 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_8, i32 3, i32 15"   --->   Operation 480 'partselect' 'trunc_ln717_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 481 [3/5] (2.45ns)   --->   "%mul_ln1171_2 = mul i16 %r_V_1, i16 65426"   --->   Operation 481 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 482 [4/5] (2.45ns)   --->   "%mul_ln1171_8 = mul i14 %sext_ln1171_19, i14 16358"   --->   Operation 482 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 483 [5/5] (2.45ns)   --->   "%mul_ln1171_9 = mul i14 %sext_ln1171_19, i14 19"   --->   Operation 483 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln712_47 = sext i8 %trunc_ln717_40"   --->   Operation 484 'sext' 'sext_ln712_47' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln712_50 = sext i12 %trunc_ln717_43"   --->   Operation 485 'sext' 'sext_ln712_50' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln712_53 = sext i13 %trunc_ln717_46"   --->   Operation 486 'sext' 'sext_ln712_53' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln740_7 = sext i11 %add_ln740_20"   --->   Operation 487 'sext' 'sext_ln740_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_21 = add i14 %sext_ln740_7, i14 %add_ln740_18"   --->   Operation 488 'add' 'add_ln740_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 489 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_27 = add i14 %add_ln740_26, i14 %add_ln740_21"   --->   Operation 489 'add' 'add_ln740_27' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_59 = add i14 %sext_ln712_50, i14 %sext_ln712_53"   --->   Operation 490 'add' 'add_ln740_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 491 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_60 = add i14 %add_ln740_59, i14 %sext_ln712_47"   --->   Operation 491 'add' 'add_ln740_60' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 3.13>
ST_33 : Operation 492 [1/5] (2.45ns)   --->   "%mul_ln1171_1 = mul i16 %r_V_0, i16 111"   --->   Operation 492 'mul' 'mul_ln1171_1' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln717_9 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_1, i32 3, i32 15"   --->   Operation 493 'partselect' 'trunc_ln717_9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 494 [2/5] (2.45ns)   --->   "%mul_ln1171_2 = mul i16 %r_V_1, i16 65426"   --->   Operation 494 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 495 [3/5] (2.45ns)   --->   "%mul_ln1171_8 = mul i14 %sext_ln1171_19, i14 16358"   --->   Operation 495 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 496 [4/5] (2.45ns)   --->   "%mul_ln1171_9 = mul i14 %sext_ln1171_19, i14 19"   --->   Operation 496 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i12 %trunc_ln5"   --->   Operation 497 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln712_7 = sext i13 %trunc_ln717_1"   --->   Operation 498 'sext' 'sext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_9 = add i14 %sext_ln712, i14 %sext_ln712_7"   --->   Operation 499 'add' 'add_ln740_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 500 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_12 = add i14 %add_ln740_11, i14 %add_ln740_9"   --->   Operation 500 'add' 'add_ln740_12' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln740_14 = sext i13 %add_ln740_58"   --->   Operation 501 'sext' 'sext_ln740_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_61 = add i14 %add_ln740_60, i14 %sext_ln740_14"   --->   Operation 502 'add' 'add_ln740_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 503 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_67 = add i14 %add_ln740_66, i14 %add_ln740_61"   --->   Operation 503 'add' 'add_ln740_67' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 3.13>
ST_34 : Operation 504 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38, i4 0"   --->   Operation 504 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i12 %shl_ln"   --->   Operation 505 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 506 [1/1] (0.00ns)   --->   "%shl_ln1171_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38, i2 0"   --->   Operation 506 'bitconcatenate' 'shl_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i10 %shl_ln1171_4"   --->   Operation 507 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 508 [1/1] (1.54ns)   --->   "%sub_ln1171 = sub i13 %sext_ln1171_5, i13 %sext_ln1171_4"   --->   Operation 508 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %sub_ln1171, i32 3, i32 12"   --->   Operation 509 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 510 [1/5] (2.45ns)   --->   "%mul_ln1171_2 = mul i16 %r_V_1, i16 65426"   --->   Operation 510 'mul' 'mul_ln1171_2' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %mul_ln1171_2, i32 3, i32 15"   --->   Operation 511 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 512 [2/5] (2.45ns)   --->   "%mul_ln1171_8 = mul i14 %sext_ln1171_19, i14 16358"   --->   Operation 512 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 513 [3/5] (2.45ns)   --->   "%mul_ln1171_9 = mul i14 %sext_ln1171_19, i14 19"   --->   Operation 513 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln712_5 = sext i13 %trunc_ln717_9"   --->   Operation 514 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln712_8 = sext i13 %trunc_ln717_2"   --->   Operation 515 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_28 = add i14 %sext_ln712_5, i14 %sext_ln712_8"   --->   Operation 516 'add' 'add_ln740_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 517 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_31 = add i14 %add_ln740_30, i14 %add_ln740_28"   --->   Operation 517 'add' 'add_ln740_31' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 3.13>
ST_35 : Operation 518 [1/5] (2.45ns)   --->   "%mul_ln1171_8 = mul i14 %sext_ln1171_19, i14 16358"   --->   Operation 518 'mul' 'mul_ln1171_8' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln717_14 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_8, i32 3, i32 13"   --->   Operation 519 'partselect' 'trunc_ln717_14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 520 [2/5] (2.45ns)   --->   "%mul_ln1171_9 = mul i14 %sext_ln1171_19, i14 19"   --->   Operation 520 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 521 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln38_6, i7 0"   --->   Operation 521 'bitconcatenate' 'shl_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln1171_21 = sext i15 %shl_ln1171_3"   --->   Operation 522 'sext' 'sext_ln1171_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 523 [1/1] (0.00ns)   --->   "%shl_ln1171_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_6, i1 0"   --->   Operation 523 'bitconcatenate' 'shl_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln1171_22 = sext i9 %shl_ln1171_10"   --->   Operation 524 'sext' 'sext_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 525 [1/1] (1.53ns)   --->   "%sub_ln1171_13 = sub i16 %sext_ln1171_22, i16 %sext_ln1171_21"   --->   Operation 525 'sub' 'sub_ln1171_13' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln717_17 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %sub_ln1171_13, i32 3, i32 15"   --->   Operation 526 'partselect' 'trunc_ln717_17' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln712_6 = sext i10 %trunc_ln717_s"   --->   Operation 527 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln712_9 = sext i13 %trunc_ln717_3"   --->   Operation 528 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_37 = add i14 %add_ln740_36, i14 %add_ln740_31"   --->   Operation 529 'add' 'add_ln740_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 530 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_3 = add i14 %add_ln740_47, i14 %add_ln740_37"   --->   Operation 530 'add' 'add_ln740_3' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_48 = add i14 %sext_ln712_6, i14 %sext_ln712_9"   --->   Operation 531 'add' 'add_ln740_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln740_13 = sext i13 %add_ln740_50"   --->   Operation 532 'sext' 'sext_ln740_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 533 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_51 = add i14 %sext_ln740_13, i14 %add_ln740_48"   --->   Operation 533 'add' 'add_ln740_51' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 3.13>
ST_36 : Operation 534 [1/5] (2.45ns)   --->   "%mul_ln1171_9 = mul i14 %sext_ln1171_19, i14 19"   --->   Operation 534 'mul' 'mul_ln1171_9' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln717_16 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %mul_ln1171_9, i32 3, i32 13"   --->   Operation 535 'partselect' 'trunc_ln717_16' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln712_19 = sext i11 %trunc_ln717_14"   --->   Operation 536 'sext' 'sext_ln712_19' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln712_22 = sext i13 %trunc_ln717_17"   --->   Operation 537 'sext' 'sext_ln712_22' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_13 = add i14 %sext_ln712_19, i14 %sext_ln712_22"   --->   Operation 538 'add' 'add_ln740_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 539 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_16 = add i14 %add_ln740_15, i14 %add_ln740_13"   --->   Operation 539 'add' 'add_ln740_16' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 3.13>
ST_37 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln712_21 = sext i11 %trunc_ln717_16"   --->   Operation 540 'sext' 'sext_ln712_21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 541 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_17 = add i14 %add_ln740_16, i14 %add_ln740_12"   --->   Operation 541 'add' 'add_ln740_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 542 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740 = add i14 %add_ln740_27, i14 %add_ln740_17"   --->   Operation 542 'add' 'add_ln740' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_53 = add i14 %add_ln740_52, i14 %sext_ln712_21"   --->   Operation 543 'add' 'add_ln740_53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 544 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_56 = add i14 %add_ln740_55, i14 %add_ln740_53"   --->   Operation 544 'add' 'add_ln740_56' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 3.13>
ST_38 : Operation 545 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 545 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 546 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_2, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 546 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 547 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740, i2 0"   --->   Operation 547 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 548 [1/1] (0.00ns)   --->   "%shl_ln740_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_3, i2 0"   --->   Operation 548 'bitconcatenate' 'shl_ln740_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_57 = add i14 %add_ln740_56, i14 %add_ln740_51"   --->   Operation 549 'add' 'add_ln740_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 550 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_4 = add i14 %add_ln740_67, i14 %add_ln740_57"   --->   Operation 550 'add' 'add_ln740_4' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 551 [1/1] (0.00ns)   --->   "%shl_ln740_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_4, i2 0"   --->   Operation 551 'bitconcatenate' 'shl_ln740_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 552 [1/1] (0.00ns)   --->   "%mrv = insertvalue i48 <undef>, i16 %shl_ln3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 552 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 553 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i48 %mrv, i16 %shl_ln740_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 553 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 554 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i48 %mrv_1, i16 %shl_ln740_4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 554 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 555 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i48 %mrv_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 555 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 2.46ns
The critical path consists of the following:
	wire read operation ('p_read32', firmware/nnet_utils/nnet_dense_latency.h:38) on port 'p_read' (firmware/nnet_utils/nnet_dense_latency.h:38) [4]  (0 ns)
	'mul' operation ('mul_ln1171_24') [171]  (2.46 ns)

 <State 2>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_24') [171]  (2.46 ns)

 <State 3>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_24') [171]  (2.46 ns)

 <State 4>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_24') [171]  (2.46 ns)

 <State 5>: 2.78ns
The critical path consists of the following:
	'sub' operation ('sub_ln1171_27') [242]  (1.42 ns)
	'add' operation ('add_ln740_25') [328]  (1.36 ns)

 <State 6>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_25') [178]  (2.46 ns)

 <State 7>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_3') [42]  (2.46 ns)

 <State 8>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_3') [42]  (2.46 ns)

 <State 9>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_3') [42]  (2.46 ns)

 <State 10>: 2.57ns
The critical path consists of the following:
	'add' operation ('add_ln740_44') [353]  (1.02 ns)
	'add' operation ('add_ln740_45') [355]  (1.55 ns)

 <State 11>: 3.16ns
The critical path consists of the following:
	'sub' operation ('sub_ln1171_21') [205]  (0 ns)
	'sub' operation ('sub_ln1171_22') [208]  (3.16 ns)

 <State 12>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_63') [378]  (0 ns)
	'add' operation ('add_ln740_66') [383]  (3.13 ns)

 <State 13>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_5') [53]  (2.46 ns)

 <State 14>: 3.13ns
The critical path consists of the following:
	'sub' operation ('sub_ln1171_9') [33]  (0 ns)
	'sub' operation ('sub_ln1171_10') [36]  (3.13 ns)

 <State 15>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_11') [311]  (3.13 ns)

 <State 16>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_30') [336]  (3.13 ns)

 <State 17>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_11') [91]  (2.46 ns)

 <State 18>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_12') [93]  (2.46 ns)

 <State 19>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_13') [99]  (2.46 ns)

 <State 20>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_14') [101]  (2.46 ns)

 <State 21>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_15') [103]  (2.46 ns)

 <State 22>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_16') [107]  (2.46 ns)

 <State 23>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_15') [315]  (3.13 ns)

 <State 24>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_18') [111]  (2.46 ns)

 <State 25>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_55') [369]  (3.13 ns)

 <State 26>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_20') [118]  (2.46 ns)

 <State 27>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_35') [341]  (3.13 ns)

 <State 28>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_33') [339]  (0 ns)
	'add' operation ('add_ln740_36') [342]  (3.13 ns)

 <State 29>: 2.91ns
The critical path consists of the following:
	'sub' operation ('sub_ln1171_16') [138]  (1.36 ns)
	'add' operation ('add_ln740_58') [372]  (1.55 ns)

 <State 30>: 2.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [8]  (2.46 ns)

 <State 31>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_23') [325]  (0 ns)
	'add' operation ('add_ln740_26') [330]  (3.13 ns)

 <State 32>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_21') [323]  (0 ns)
	'add' operation ('add_ln740_27') [331]  (3.13 ns)

 <State 33>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_9') [309]  (0 ns)
	'add' operation ('add_ln740_12') [312]  (3.13 ns)

 <State 34>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_28') [334]  (0 ns)
	'add' operation ('add_ln740_31') [337]  (3.13 ns)

 <State 35>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_37') [343]  (0 ns)
	'add' operation ('add_ln740_3') [359]  (3.13 ns)

 <State 36>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_13') [313]  (0 ns)
	'add' operation ('add_ln740_16') [316]  (3.13 ns)

 <State 37>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_17') [317]  (0 ns)
	'add' operation ('add_ln740') [332]  (3.13 ns)

 <State 38>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_57') [371]  (0 ns)
	'add' operation ('add_ln740_4') [385]  (3.13 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
